

================================================================
== Vitis HLS Report for 'yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4'
================================================================
* Date:           Tue Nov 19 23:11:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_acc_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.547 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1384456|  1384456|  13.845 ms|  13.845 ms|  1384456|  1384456|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                              |                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance           |       Module      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_post_process_unit_fu_348  |post_process_unit  |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
        |grp_post_process_unit_fu_356  |post_process_unit  |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4  |  1384454|  1384454|         9|          2|          1|  692224|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_ch_idx = alloca i32 1"   --->   Operation 12 'alloca' 'input_ch_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%col_idx = alloca i32 1"   --->   Operation 13 'alloca' 'col_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%row_idx = alloca i32 1"   --->   Operation 15 'alloca' 'row_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten15 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_14"   --->   Operation 17 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_a_V_data_V, i8 %inStream_a_V_keep_V, i8 %inStream_a_V_strb_V, i2 %inStream_a_V_user_V, i1 %inStream_a_V_last_V, i5 %inStream_a_V_id_V, i6 %inStream_a_V_dest_V, void @empty_15"   --->   Operation 18 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_b_V_data_V, i8 %inStream_b_V_keep_V, i8 %inStream_b_V_strb_V, i2 %inStream_b_V_user_V, i1 %inStream_b_V_last_V, i5 %inStream_b_V_id_V, i6 %inStream_b_V_dest_V, void @empty_6"   --->   Operation 19 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %outStream_V_dest_V, i5 %outStream_V_id_V, i1 %outStream_V_last_V, i2 %outStream_V_user_V, i8 %outStream_V_strb_V, i8 %outStream_V_keep_V, i64 %outStream_V_data_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %inStream_b_V_dest_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %inStream_b_V_id_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %inStream_b_V_last_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %inStream_b_V_user_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_b_V_strb_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_b_V_keep_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inStream_b_V_data_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %inStream_a_V_dest_V, i5 %inStream_a_V_id_V, i1 %inStream_a_V_last_V, i2 %inStream_a_V_user_V, i8 %inStream_a_V_strb_V, i8 %inStream_a_V_keep_V, i64 %inStream_a_V_data_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%leaky_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leaky"   --->   Operation 29 'read' 'leaky_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%bias_en_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %bias_en"   --->   Operation 30 'read' 'bias_en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%icmp_ln1027_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1027"   --->   Operation 31 'read' 'icmp_ln1027_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%fold_input_ch_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %fold_input_ch"   --->   Operation 32 'read' 'fold_input_ch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cmp_i_i32_mid111_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i32_mid111"   --->   Operation 33 'read' 'cmp_i_i32_mid111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bound_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %bound"   --->   Operation 34 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bound4_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %bound4"   --->   Operation 35 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sub_i_i55_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub_i_i55"   --->   Operation 36 'read' 'sub_i_i55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sub_i_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub_i_i"   --->   Operation 37 'read' 'sub_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i22 0, i22 %indvar_flatten15"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %row_idx"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %col_idx"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %input_ch_idx"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body37"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten15_load = load i22 %indvar_flatten15"   --->   Operation 44 'load' 'indvar_flatten15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.44ns)   --->   "%icmp_ln1027_1 = icmp_eq  i22 %indvar_flatten15_load, i22 %bound4_read"   --->   Operation 45 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.25ns)   --->   "%add_ln1027_1 = add i22 %indvar_flatten15_load, i22 1"   --->   Operation 46 'add' 'add_ln1027_1' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027_1, void %for.inc126.loopexit, void %for.end128.loopexit.exitStub"   --->   Operation 47 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%input_ch_idx_load = load i4 %input_ch_idx"   --->   Operation 48 'load' 'input_ch_idx_load' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten"   --->   Operation 49 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.09ns)   --->   "%icmp_ln1027_2 = icmp_eq  i13 %indvar_flatten_load, i13 %bound_read"   --->   Operation 50 'icmp' 'icmp_ln1027_2' <Predicate = (!icmp_ln1027_1)> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.30ns)   --->   "%icmp_ln1027_3 = icmp_eq  i4 %input_ch_idx_load, i4 %fold_input_ch_read"   --->   Operation 51 'icmp' 'icmp_ln1027_3' <Predicate = (!icmp_ln1027_1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.99ns)   --->   "%select_ln42_3 = select i1 %icmp_ln1027_2, i1 %icmp_ln1027_read, i1 %icmp_ln1027_3" [src/yolo_acc.cpp:42]   --->   Operation 52 'select' 'select_ln42_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45 = or i1 %select_ln42_3, i1 %icmp_ln1027_2" [src/yolo_acc.cpp:45]   --->   Operation 53 'or' 'or_ln45' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %or_ln45, i4 0, i4 %input_ch_idx_load" [src/yolo_acc.cpp:45]   --->   Operation 54 'select' 'select_ln45' <Predicate = (!icmp_ln1027_1)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i4 %select_ln45" [src/yolo_acc.cpp:65]   --->   Operation 55 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln65, i2 0" [src/yolo_acc.cpp:65]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i5 %shl_ln" [src/yolo_acc.cpp:65]   --->   Operation 57 'zext' 'zext_ln65' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_bias_fp_V_addr = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln65" [src/yolo_acc.cpp:65]   --->   Operation 58 'getelementptr' 'kernel_bias_fp_V_addr' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%kernel_bias_fp_V_load = load i5 %kernel_bias_fp_V_addr" [src/yolo_acc.cpp:65]   --->   Operation 59 'load' 'kernel_bias_fp_V_load' <Predicate = (!icmp_ln1027_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln66 = or i5 %shl_ln, i5 1" [src/yolo_acc.cpp:66]   --->   Operation 60 'or' 'or_ln66' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i5 %or_ln66" [src/yolo_acc.cpp:66]   --->   Operation 61 'zext' 'zext_ln66' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_bias_fp_V_addr_1 = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln66" [src/yolo_acc.cpp:66]   --->   Operation 62 'getelementptr' 'kernel_bias_fp_V_addr_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (2.32ns)   --->   "%kernel_bias_fp_V_load_1 = load i5 %kernel_bias_fp_V_addr_1" [src/yolo_acc.cpp:66]   --->   Operation 63 'load' 'kernel_bias_fp_V_load_1' <Predicate = (!icmp_ln1027_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln48 = store i22 %add_ln1027_1, i22 %indvar_flatten15" [src/yolo_acc.cpp:48]   --->   Operation 64 'store' 'store_ln48' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.54>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%col_idx_1 = load i9 %col_idx"   --->   Operation 65 'load' 'col_idx_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%row_idx_1 = load i9 %row_idx" [src/yolo_acc.cpp:42]   --->   Operation 66 'load' 'row_idx_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%row_idx_cast = zext i9 %row_idx_1" [src/yolo_acc.cpp:42]   --->   Operation 67 'zext' 'row_idx_cast' <Predicate = (!icmp_ln1027_2)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.77ns)   --->   "%cmp_i_i = icmp_eq  i10 %sub_i_i_read, i10 %row_idx_cast" [src/yolo_acc.cpp:42]   --->   Operation 68 'icmp' 'cmp_i_i' <Predicate = (!icmp_ln1027_2)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%col_idx_cast = zext i9 %col_idx_1"   --->   Operation 69 'zext' 'col_idx_cast' <Predicate = (!icmp_ln1027_2 & !select_ln42_3)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.77ns)   --->   "%cmp_i_i32 = icmp_eq  i10 %sub_i_i55_read, i10 %col_idx_cast"   --->   Operation 70 'icmp' 'cmp_i_i32' <Predicate = (!icmp_ln1027_2 & !select_ln42_3)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.96ns)   --->   "%select_ln42 = select i1 %icmp_ln1027_2, i9 0, i9 %col_idx_1" [src/yolo_acc.cpp:42]   --->   Operation 71 'select' 'select_ln42' <Predicate = (!icmp_ln1027_1)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.82ns)   --->   "%add_ln42 = add i9 %row_idx_1, i9 1" [src/yolo_acc.cpp:42]   --->   Operation 72 'add' 'add_ln42' <Predicate = (!icmp_ln1027_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%row_idx_cast_mid1 = zext i9 %add_ln42" [src/yolo_acc.cpp:42]   --->   Operation 73 'zext' 'row_idx_cast_mid1' <Predicate = (!icmp_ln1027_1 & icmp_ln1027_2)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.77ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i10 %sub_i_i_read, i10 %row_idx_cast_mid1" [src/yolo_acc.cpp:42]   --->   Operation 74 'icmp' 'cmp_i_i_mid1' <Predicate = (!icmp_ln1027_1 & icmp_ln1027_2)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node curr_output_last_V)   --->   "%select_ln42_1 = select i1 %icmp_ln1027_2, i1 %cmp_i_i_mid1, i1 %cmp_i_i" [src/yolo_acc.cpp:42]   --->   Operation 75 'select' 'select_ln42_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_1)   --->   "%select_ln42_2 = select i1 %icmp_ln1027_2, i1 %cmp_i_i32_mid111_read, i1 %cmp_i_i32" [src/yolo_acc.cpp:42]   --->   Operation 76 'select' 'select_ln42_2' <Predicate = (!icmp_ln1027_1 & !select_ln42_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.96ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_2, i9 %add_ln42, i9 %row_idx_1"   --->   Operation 77 'select' 'select_ln1027' <Predicate = (!icmp_ln1027_1)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.82ns)   --->   "%col_idx_3 = add i9 %select_ln42, i9 1" [src/yolo_acc.cpp:45]   --->   Operation 78 'add' 'col_idx_3' <Predicate = (!icmp_ln1027_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%col_idx_cast_mid1 = zext i9 %col_idx_3" [src/yolo_acc.cpp:45]   --->   Operation 79 'zext' 'col_idx_cast_mid1' <Predicate = (!icmp_ln1027_1 & select_ln42_3)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.77ns)   --->   "%cmp_i_i32_mid1 = icmp_eq  i10 %sub_i_i55_read, i10 %col_idx_cast_mid1" [src/yolo_acc.cpp:45]   --->   Operation 80 'icmp' 'cmp_i_i32_mid1' <Predicate = (!icmp_ln1027_1 & select_ln42_3)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln45_1 = select i1 %select_ln42_3, i1 %cmp_i_i32_mid1, i1 %select_ln42_2" [src/yolo_acc.cpp:45]   --->   Operation 81 'select' 'select_ln45_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.96ns)   --->   "%select_ln1027_1 = select i1 %select_ln42_3, i9 %col_idx_3, i9 %select_ln42"   --->   Operation 82 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%empty = read i94 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %inStream_a_V_data_V, i8 %inStream_a_V_keep_V, i8 %inStream_a_V_strb_V, i2 %inStream_a_V_user_V, i1 %inStream_a_V_last_V, i5 %inStream_a_V_id_V, i6 %inStream_a_V_dest_V"   --->   Operation 83 'read' 'empty' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_s = extractvalue i94 %empty"   --->   Operation 84 'extractvalue' 'p_s' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i94 %empty"   --->   Operation 85 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i94 %empty"   --->   Operation 86 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i94 %empty"   --->   Operation 87 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i94 %empty"   --->   Operation 88 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i94 %empty"   --->   Operation 89 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_0_V_1 = trunc i64 %p_s"   --->   Operation 90 'trunc' 'tmp_data_sub_data_0_V_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_1_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_s, i32 16, i32 31"   --->   Operation 91 'partselect' 'tmp_data_sub_data_1_V_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_2_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_s, i32 32, i32 47"   --->   Operation 92 'partselect' 'tmp_data_sub_data_2_V_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_3_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_s, i32 48, i32 63"   --->   Operation 93 'partselect' 'tmp_data_sub_data_3_V_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%empty_23 = read i94 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %inStream_b_V_data_V, i8 %inStream_b_V_keep_V, i8 %inStream_b_V_strb_V, i2 %inStream_b_V_user_V, i1 %inStream_b_V_last_V, i5 %inStream_b_V_id_V, i6 %inStream_b_V_dest_V"   --->   Operation 94 'read' 'empty_23' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%p_6 = extractvalue i94 %empty_23"   --->   Operation 95 'extractvalue' 'p_6' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_0_V_2 = trunc i64 %p_6"   --->   Operation 96 'trunc' 'tmp_data_sub_data_0_V_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_1_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_6, i32 16, i32 31"   --->   Operation 97 'partselect' 'tmp_data_sub_data_1_V_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_2_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_6, i32 32, i32 47"   --->   Operation 98 'partselect' 'tmp_data_sub_data_2_V_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_3_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_6, i32 48, i32 63"   --->   Operation 99 'partselect' 'tmp_data_sub_data_3_V_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i16 %tmp_data_sub_data_0_V_1"   --->   Operation 100 'sext' 'sext_ln813' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i16 %tmp_data_sub_data_0_V_2"   --->   Operation 101 'sext' 'sext_ln813_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.07ns)   --->   "%ret_V = add i17 %sext_ln813_1, i17 %sext_ln813"   --->   Operation 102 'add' 'ret_V' <Predicate = (!icmp_ln1027_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 103 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.07ns)   --->   "%p_Val2_1 = add i16 %tmp_data_sub_data_0_V_2, i16 %tmp_data_sub_data_0_V_1"   --->   Operation 104 'add' 'p_Val2_1' <Predicate = (!icmp_ln1027_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1, i32 15"   --->   Operation 105 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%xor_ln895 = xor i1 %p_Result_s, i1 1"   --->   Operation 106 'xor' 'xor_ln895' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%overflow = and i1 %p_Result_1, i1 %xor_ln895"   --->   Operation 107 'and' 'overflow' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%xor_ln302 = xor i1 %p_Result_s, i1 %p_Result_1"   --->   Operation 108 'xor' 'xor_ln302' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln302)   --->   "%select_ln346 = select i1 %overflow, i16 32767, i16 32768"   --->   Operation 109 'select' 'select_ln346' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln302 = select i1 %xor_ln302, i16 %select_ln346, i16 %p_Val2_1"   --->   Operation 110 'select' 'select_ln302' <Predicate = (!icmp_ln1027_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i16 %tmp_data_sub_data_1_V_1"   --->   Operation 111 'sext' 'sext_ln813_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i16 %tmp_data_sub_data_1_V_2"   --->   Operation 112 'sext' 'sext_ln813_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (2.07ns)   --->   "%ret_V_1 = add i17 %sext_ln813_3, i17 %sext_ln813_2"   --->   Operation 113 'add' 'ret_V_1' <Predicate = (!icmp_ln1027_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16"   --->   Operation 114 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (2.07ns)   --->   "%p_Val2_3 = add i16 %tmp_data_sub_data_1_V_2, i16 %tmp_data_sub_data_1_V_1"   --->   Operation 115 'add' 'p_Val2_3' <Predicate = (!icmp_ln1027_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 15"   --->   Operation 116 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_1)   --->   "%xor_ln895_1 = xor i1 %p_Result_2, i1 1"   --->   Operation 117 'xor' 'xor_ln895_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_1)   --->   "%overflow_1 = and i1 %p_Result_3, i1 %xor_ln895_1"   --->   Operation 118 'and' 'overflow_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_1)   --->   "%xor_ln302_1 = xor i1 %p_Result_2, i1 %p_Result_3"   --->   Operation 119 'xor' 'xor_ln302_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_1)   --->   "%select_ln346_1 = select i1 %overflow_1, i16 32767, i16 32768"   --->   Operation 120 'select' 'select_ln346_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln302_1 = select i1 %xor_ln302_1, i16 %select_ln346_1, i16 %p_Val2_3"   --->   Operation 121 'select' 'select_ln302_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln813_4 = sext i16 %tmp_data_sub_data_2_V_1"   --->   Operation 122 'sext' 'sext_ln813_4' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln813_5 = sext i16 %tmp_data_sub_data_2_V_2"   --->   Operation 123 'sext' 'sext_ln813_5' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (2.07ns)   --->   "%ret_V_2 = add i17 %sext_ln813_5, i17 %sext_ln813_4"   --->   Operation 124 'add' 'ret_V_2' <Predicate = (!icmp_ln1027_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16"   --->   Operation 125 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (2.07ns)   --->   "%p_Val2_5 = add i16 %tmp_data_sub_data_2_V_2, i16 %tmp_data_sub_data_2_V_1"   --->   Operation 126 'add' 'p_Val2_5' <Predicate = (!icmp_ln1027_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_5, i32 15"   --->   Operation 127 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_2)   --->   "%xor_ln895_2 = xor i1 %p_Result_4, i1 1"   --->   Operation 128 'xor' 'xor_ln895_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_2)   --->   "%overflow_2 = and i1 %p_Result_5, i1 %xor_ln895_2"   --->   Operation 129 'and' 'overflow_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_2)   --->   "%xor_ln302_2 = xor i1 %p_Result_4, i1 %p_Result_5"   --->   Operation 130 'xor' 'xor_ln302_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_2)   --->   "%select_ln346_2 = select i1 %overflow_2, i16 32767, i16 32768"   --->   Operation 131 'select' 'select_ln346_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln302_2 = select i1 %xor_ln302_2, i16 %select_ln346_2, i16 %p_Val2_5"   --->   Operation 132 'select' 'select_ln302_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln813_6 = sext i16 %tmp_data_sub_data_3_V_1"   --->   Operation 133 'sext' 'sext_ln813_6' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln813_7 = sext i16 %tmp_data_sub_data_3_V_2"   --->   Operation 134 'sext' 'sext_ln813_7' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (2.07ns)   --->   "%ret_V_3 = add i17 %sext_ln813_7, i17 %sext_ln813_6"   --->   Operation 135 'add' 'ret_V_3' <Predicate = (!icmp_ln1027_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16"   --->   Operation 136 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (2.07ns)   --->   "%p_Val2_7 = add i16 %tmp_data_sub_data_3_V_2, i16 %tmp_data_sub_data_3_V_1"   --->   Operation 137 'add' 'p_Val2_7' <Predicate = (!icmp_ln1027_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_7, i32 15"   --->   Operation 138 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_3)   --->   "%xor_ln895_3 = xor i1 %p_Result_6, i1 1"   --->   Operation 139 'xor' 'xor_ln895_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_3)   --->   "%overflow_3 = and i1 %p_Result_7, i1 %xor_ln895_3"   --->   Operation 140 'and' 'overflow_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_3)   --->   "%xor_ln302_3 = xor i1 %p_Result_6, i1 %p_Result_7"   --->   Operation 141 'xor' 'xor_ln302_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln302_3)   --->   "%select_ln346_3 = select i1 %overflow_3, i16 32767, i16 32768"   --->   Operation 142 'select' 'select_ln346_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln302_3 = select i1 %xor_ln302_3, i16 %select_ln346_3, i16 %p_Val2_7"   --->   Operation 143 'select' 'select_ln302_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/2] (2.32ns)   --->   "%kernel_bias_fp_V_load = load i5 %kernel_bias_fp_V_addr" [src/yolo_acc.cpp:65]   --->   Operation 144 'load' 'kernel_bias_fp_V_load' <Predicate = (!icmp_ln1027_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 145 [1/2] (2.32ns)   --->   "%kernel_bias_fp_V_load_1 = load i5 %kernel_bias_fp_V_addr_1" [src/yolo_acc.cpp:66]   --->   Operation 145 'load' 'kernel_bias_fp_V_load_1' <Predicate = (!icmp_ln1027_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln67 = or i5 %shl_ln, i5 2" [src/yolo_acc.cpp:67]   --->   Operation 146 'or' 'or_ln67' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i5 %or_ln67" [src/yolo_acc.cpp:67]   --->   Operation 147 'zext' 'zext_ln67' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%kernel_bias_fp_V_addr_2 = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln67" [src/yolo_acc.cpp:67]   --->   Operation 148 'getelementptr' 'kernel_bias_fp_V_addr_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 149 [2/2] (2.32ns)   --->   "%kernel_bias_fp_V_load_2 = load i5 %kernel_bias_fp_V_addr_2" [src/yolo_acc.cpp:67]   --->   Operation 149 'load' 'kernel_bias_fp_V_load_2' <Predicate = (!icmp_ln1027_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln68 = or i5 %shl_ln, i5 3" [src/yolo_acc.cpp:68]   --->   Operation 150 'or' 'or_ln68' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %or_ln68" [src/yolo_acc.cpp:68]   --->   Operation 151 'zext' 'zext_ln68' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%kernel_bias_fp_V_addr_3 = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln68" [src/yolo_acc.cpp:68]   --->   Operation 152 'getelementptr' 'kernel_bias_fp_V_addr_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 153 [2/2] (2.32ns)   --->   "%kernel_bias_fp_V_load_3 = load i5 %kernel_bias_fp_V_addr_3" [src/yolo_acc.cpp:68]   --->   Operation 153 'load' 'kernel_bias_fp_V_load_3' <Predicate = (!icmp_ln1027_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 154 [1/1] (1.30ns)   --->   "%icmp_ln75 = icmp_eq  i4 %select_ln45, i4 7" [src/yolo_acc.cpp:75]   --->   Operation 154 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln1027_1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node curr_output_last_V)   --->   "%and_ln76 = and i1 %select_ln42_1, i1 %icmp_ln75" [src/yolo_acc.cpp:76]   --->   Operation 155 'and' 'and_ln76' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.99ns) (out node of the LUT)   --->   "%curr_output_last_V = and i1 %and_ln76, i1 %select_ln45_1" [src/yolo_acc.cpp:76]   --->   Operation 156 'and' 'curr_output_last_V' <Predicate = (!icmp_ln1027_1)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (1.73ns)   --->   "%add_ln48 = add i4 %select_ln45, i4 1" [src/yolo_acc.cpp:48]   --->   Operation 157 'add' 'add_ln48' <Predicate = (!icmp_ln1027_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (1.67ns)   --->   "%add_ln1027 = add i13 %indvar_flatten_load, i13 1"   --->   Operation 158 'add' 'add_ln1027' <Predicate = (!icmp_ln1027_1 & !icmp_ln1027_2)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.69ns)   --->   "%select_ln1027_2 = select i1 %icmp_ln1027_2, i13 1, i13 %add_ln1027"   --->   Operation 159 'select' 'select_ln1027_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln48 = store i9 %select_ln1027, i9 %row_idx" [src/yolo_acc.cpp:48]   --->   Operation 160 'store' 'store_ln48' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>
ST_3 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln48 = store i13 %select_ln1027_2, i13 %indvar_flatten" [src/yolo_acc.cpp:48]   --->   Operation 161 'store' 'store_ln48' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>
ST_3 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln48 = store i9 %select_ln1027_1, i9 %col_idx" [src/yolo_acc.cpp:48]   --->   Operation 162 'store' 'store_ln48' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>
ST_3 : Operation 163 [1/1] (1.58ns)   --->   "%store_ln48 = store i4 %add_ln48, i4 %input_ch_idx" [src/yolo_acc.cpp:48]   --->   Operation 163 'store' 'store_ln48' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.20>
ST_4 : Operation 164 [6/6] (5.20ns)   --->   "%curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:65]   --->   Operation 164 'call' 'curr_output_data_sub_data_0_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 165 [6/6] (5.20ns)   --->   "%curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:66]   --->   Operation 165 'call' 'curr_output_data_sub_data_1_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 166 [1/2] (2.32ns)   --->   "%kernel_bias_fp_V_load_2 = load i5 %kernel_bias_fp_V_addr_2" [src/yolo_acc.cpp:67]   --->   Operation 166 'load' 'kernel_bias_fp_V_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 167 [1/2] (2.32ns)   --->   "%kernel_bias_fp_V_load_3 = load i5 %kernel_bias_fp_V_addr_3" [src/yolo_acc.cpp:68]   --->   Operation 167 'load' 'kernel_bias_fp_V_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 5.20>
ST_5 : Operation 168 [5/6] (5.20ns)   --->   "%curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:65]   --->   Operation 168 'call' 'curr_output_data_sub_data_0_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 169 [5/6] (5.20ns)   --->   "%curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:66]   --->   Operation 169 'call' 'curr_output_data_sub_data_1_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 170 [6/6] (5.20ns)   --->   "%curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:67]   --->   Operation 170 'call' 'curr_output_data_sub_data_2_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 171 [6/6] (5.20ns)   --->   "%curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:68]   --->   Operation 171 'call' 'curr_output_data_sub_data_3_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.20>
ST_6 : Operation 172 [4/6] (5.20ns)   --->   "%curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:65]   --->   Operation 172 'call' 'curr_output_data_sub_data_0_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 173 [4/6] (5.20ns)   --->   "%curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:66]   --->   Operation 173 'call' 'curr_output_data_sub_data_1_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 174 [5/6] (5.20ns)   --->   "%curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:67]   --->   Operation 174 'call' 'curr_output_data_sub_data_2_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 175 [5/6] (5.20ns)   --->   "%curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:68]   --->   Operation 175 'call' 'curr_output_data_sub_data_3_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.20>
ST_7 : Operation 176 [3/6] (5.20ns)   --->   "%curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:65]   --->   Operation 176 'call' 'curr_output_data_sub_data_0_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 177 [3/6] (5.20ns)   --->   "%curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:66]   --->   Operation 177 'call' 'curr_output_data_sub_data_1_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 178 [4/6] (5.20ns)   --->   "%curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:67]   --->   Operation 178 'call' 'curr_output_data_sub_data_2_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 179 [4/6] (5.20ns)   --->   "%curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:68]   --->   Operation 179 'call' 'curr_output_data_sub_data_3_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.20>
ST_8 : Operation 180 [2/6] (5.20ns)   --->   "%curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:65]   --->   Operation 180 'call' 'curr_output_data_sub_data_0_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 181 [2/6] (5.20ns)   --->   "%curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:66]   --->   Operation 181 'call' 'curr_output_data_sub_data_1_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 182 [3/6] (5.20ns)   --->   "%curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:67]   --->   Operation 182 'call' 'curr_output_data_sub_data_2_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 183 [3/6] (5.20ns)   --->   "%curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:68]   --->   Operation 183 'call' 'curr_output_data_sub_data_3_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 198 'ret' 'ret_ln0' <Predicate = (icmp_ln1027_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.20>
ST_9 : Operation 184 [1/6] (4.71ns)   --->   "%curr_output_data_sub_data_0_V = call i16 @post_process_unit, i16 %select_ln302, i16 %kernel_bias_fp_V_load, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:65]   --->   Operation 184 'call' 'curr_output_data_sub_data_0_V' <Predicate = true> <Delay = 4.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 185 [1/6] (4.71ns)   --->   "%curr_output_data_sub_data_1_V = call i16 @post_process_unit, i16 %select_ln302_1, i16 %kernel_bias_fp_V_load_1, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:66]   --->   Operation 185 'call' 'curr_output_data_sub_data_1_V' <Predicate = true> <Delay = 4.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 186 [2/6] (5.20ns)   --->   "%curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:67]   --->   Operation 186 'call' 'curr_output_data_sub_data_2_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 187 [2/6] (5.20ns)   --->   "%curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:68]   --->   Operation 187 'call' 'curr_output_data_sub_data_3_V' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.71>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_str"   --->   Operation 188 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 692224, i64 692224, i64 692224"   --->   Operation 189 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_3_VITIS_LOOP_48_4_str"   --->   Operation 190 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/yolo_acc.cpp:51]   --->   Operation 191 'specpipeline' 'specpipeline_ln51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/yolo_acc.cpp:48]   --->   Operation 192 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/6] (4.71ns)   --->   "%curr_output_data_sub_data_2_V = call i16 @post_process_unit, i16 %select_ln302_2, i16 %kernel_bias_fp_V_load_2, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:67]   --->   Operation 193 'call' 'curr_output_data_sub_data_2_V' <Predicate = true> <Delay = 4.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 194 [1/6] (4.71ns)   --->   "%curr_output_data_sub_data_3_V = call i16 @post_process_unit, i16 %select_ln302_3, i16 %kernel_bias_fp_V_load_3, i1 %bias_en_read, i1 %leaky_read" [src/yolo_acc.cpp:68]   --->   Operation 194 'call' 'curr_output_data_sub_data_3_V' <Predicate = true> <Delay = 4.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %curr_output_data_sub_data_3_V, i16 %curr_output_data_sub_data_2_V, i16 %curr_output_data_sub_data_1_V, i16 %curr_output_data_sub_data_0_V"   --->   Operation 195 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i64 %p_0, i8 %tmp_keep_V, i8 %tmp_strb_V, i2 %tmp_user_V, i1 %curr_output_last_V, i5 %tmp_id_V, i6 %tmp_dest_V"   --->   Operation 196 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body37" [src/yolo_acc.cpp:48]   --->   Operation 197 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_i_i55]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp_i_i32_mid111]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fold_input_ch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln1027]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStream_a_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_bias_fp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bias_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leaky]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_ch_idx                  (alloca             ) [ 01110000000]
col_idx                       (alloca             ) [ 01110000000]
indvar_flatten                (alloca             ) [ 01110000000]
row_idx                       (alloca             ) [ 01110000000]
indvar_flatten15              (alloca             ) [ 01100000000]
specaxissidechannel_ln0       (specaxissidechannel) [ 00000000000]
specaxissidechannel_ln0       (specaxissidechannel) [ 00000000000]
specaxissidechannel_ln0       (specaxissidechannel) [ 00000000000]
specinterface_ln0             (specinterface      ) [ 00000000000]
specinterface_ln0             (specinterface      ) [ 00000000000]
specinterface_ln0             (specinterface      ) [ 00000000000]
specinterface_ln0             (specinterface      ) [ 00000000000]
specinterface_ln0             (specinterface      ) [ 00000000000]
specinterface_ln0             (specinterface      ) [ 00000000000]
specinterface_ln0             (specinterface      ) [ 00000000000]
specinterface_ln0             (specinterface      ) [ 00000000000]
specinterface_ln0             (specinterface      ) [ 00000000000]
leaky_read                    (read               ) [ 01111111111]
bias_en_read                  (read               ) [ 01111111111]
icmp_ln1027_read              (read               ) [ 00100000000]
fold_input_ch_read            (read               ) [ 00100000000]
cmp_i_i32_mid111_read         (read               ) [ 01110000000]
bound_read                    (read               ) [ 00100000000]
bound4_read                   (read               ) [ 00100000000]
sub_i_i55_read                (read               ) [ 01110000000]
sub_i_i_read                  (read               ) [ 01110000000]
store_ln0                     (store              ) [ 00000000000]
store_ln0                     (store              ) [ 00000000000]
store_ln0                     (store              ) [ 00000000000]
store_ln0                     (store              ) [ 00000000000]
store_ln0                     (store              ) [ 00000000000]
br_ln0                        (br                 ) [ 00000000000]
indvar_flatten15_load         (load               ) [ 00000000000]
icmp_ln1027_1                 (icmp               ) [ 01111111100]
add_ln1027_1                  (add                ) [ 00000000000]
br_ln1027                     (br                 ) [ 00000000000]
input_ch_idx_load             (load               ) [ 00000000000]
indvar_flatten_load           (load               ) [ 01010000000]
icmp_ln1027_2                 (icmp               ) [ 01010000000]
icmp_ln1027_3                 (icmp               ) [ 00000000000]
select_ln42_3                 (select             ) [ 01010000000]
or_ln45                       (or                 ) [ 00000000000]
select_ln45                   (select             ) [ 01010000000]
trunc_ln65                    (trunc              ) [ 00000000000]
shl_ln                        (bitconcatenate     ) [ 01010000000]
zext_ln65                     (zext               ) [ 00000000000]
kernel_bias_fp_V_addr         (getelementptr      ) [ 01010000000]
or_ln66                       (or                 ) [ 00000000000]
zext_ln66                     (zext               ) [ 00000000000]
kernel_bias_fp_V_addr_1       (getelementptr      ) [ 01010000000]
store_ln48                    (store              ) [ 00000000000]
col_idx_1                     (load               ) [ 00000000000]
row_idx_1                     (load               ) [ 00000000000]
row_idx_cast                  (zext               ) [ 00000000000]
cmp_i_i                       (icmp               ) [ 00000000000]
col_idx_cast                  (zext               ) [ 00000000000]
cmp_i_i32                     (icmp               ) [ 00000000000]
select_ln42                   (select             ) [ 00000000000]
add_ln42                      (add                ) [ 00000000000]
row_idx_cast_mid1             (zext               ) [ 00000000000]
cmp_i_i_mid1                  (icmp               ) [ 00000000000]
select_ln42_1                 (select             ) [ 00000000000]
select_ln42_2                 (select             ) [ 00000000000]
select_ln1027                 (select             ) [ 00000000000]
col_idx_3                     (add                ) [ 00000000000]
col_idx_cast_mid1             (zext               ) [ 00000000000]
cmp_i_i32_mid1                (icmp               ) [ 00000000000]
select_ln45_1                 (select             ) [ 00000000000]
select_ln1027_1               (select             ) [ 00000000000]
empty                         (read               ) [ 00000000000]
p_s                           (extractvalue       ) [ 00000000000]
tmp_keep_V                    (extractvalue       ) [ 01101111111]
tmp_strb_V                    (extractvalue       ) [ 01101111111]
tmp_user_V                    (extractvalue       ) [ 01101111111]
tmp_id_V                      (extractvalue       ) [ 01101111111]
tmp_dest_V                    (extractvalue       ) [ 01101111111]
tmp_data_sub_data_0_V_1       (trunc              ) [ 00000000000]
tmp_data_sub_data_1_V_1       (partselect         ) [ 00000000000]
tmp_data_sub_data_2_V_1       (partselect         ) [ 00000000000]
tmp_data_sub_data_3_V_1       (partselect         ) [ 00000000000]
empty_23                      (read               ) [ 00000000000]
p_6                           (extractvalue       ) [ 00000000000]
tmp_data_sub_data_0_V_2       (trunc              ) [ 00000000000]
tmp_data_sub_data_1_V_2       (partselect         ) [ 00000000000]
tmp_data_sub_data_2_V_2       (partselect         ) [ 00000000000]
tmp_data_sub_data_3_V_2       (partselect         ) [ 00000000000]
sext_ln813                    (sext               ) [ 00000000000]
sext_ln813_1                  (sext               ) [ 00000000000]
ret_V                         (add                ) [ 00000000000]
p_Result_s                    (bitselect          ) [ 00000000000]
p_Val2_1                      (add                ) [ 00000000000]
p_Result_1                    (bitselect          ) [ 00000000000]
xor_ln895                     (xor                ) [ 00000000000]
overflow                      (and                ) [ 00000000000]
xor_ln302                     (xor                ) [ 00000000000]
select_ln346                  (select             ) [ 00000000000]
select_ln302                  (select             ) [ 01101111110]
sext_ln813_2                  (sext               ) [ 00000000000]
sext_ln813_3                  (sext               ) [ 00000000000]
ret_V_1                       (add                ) [ 00000000000]
p_Result_2                    (bitselect          ) [ 00000000000]
p_Val2_3                      (add                ) [ 00000000000]
p_Result_3                    (bitselect          ) [ 00000000000]
xor_ln895_1                   (xor                ) [ 00000000000]
overflow_1                    (and                ) [ 00000000000]
xor_ln302_1                   (xor                ) [ 00000000000]
select_ln346_1                (select             ) [ 00000000000]
select_ln302_1                (select             ) [ 01101111110]
sext_ln813_4                  (sext               ) [ 00000000000]
sext_ln813_5                  (sext               ) [ 00000000000]
ret_V_2                       (add                ) [ 00000000000]
p_Result_4                    (bitselect          ) [ 00000000000]
p_Val2_5                      (add                ) [ 00000000000]
p_Result_5                    (bitselect          ) [ 00000000000]
xor_ln895_2                   (xor                ) [ 00000000000]
overflow_2                    (and                ) [ 00000000000]
xor_ln302_2                   (xor                ) [ 00000000000]
select_ln346_2                (select             ) [ 00000000000]
select_ln302_2                (select             ) [ 01101111111]
sext_ln813_6                  (sext               ) [ 00000000000]
sext_ln813_7                  (sext               ) [ 00000000000]
ret_V_3                       (add                ) [ 00000000000]
p_Result_6                    (bitselect          ) [ 00000000000]
p_Val2_7                      (add                ) [ 00000000000]
p_Result_7                    (bitselect          ) [ 00000000000]
xor_ln895_3                   (xor                ) [ 00000000000]
overflow_3                    (and                ) [ 00000000000]
xor_ln302_3                   (xor                ) [ 00000000000]
select_ln346_3                (select             ) [ 00000000000]
select_ln302_3                (select             ) [ 01101111111]
kernel_bias_fp_V_load         (load               ) [ 01101111110]
kernel_bias_fp_V_load_1       (load               ) [ 01101111110]
or_ln67                       (or                 ) [ 00000000000]
zext_ln67                     (zext               ) [ 00000000000]
kernel_bias_fp_V_addr_2       (getelementptr      ) [ 00101000000]
or_ln68                       (or                 ) [ 00000000000]
zext_ln68                     (zext               ) [ 00000000000]
kernel_bias_fp_V_addr_3       (getelementptr      ) [ 00101000000]
icmp_ln75                     (icmp               ) [ 00000000000]
and_ln76                      (and                ) [ 00000000000]
curr_output_last_V            (and                ) [ 01101111111]
add_ln48                      (add                ) [ 00000000000]
add_ln1027                    (add                ) [ 00000000000]
select_ln1027_2               (select             ) [ 00000000000]
store_ln48                    (store              ) [ 00000000000]
store_ln48                    (store              ) [ 00000000000]
store_ln48                    (store              ) [ 00000000000]
store_ln48                    (store              ) [ 00000000000]
kernel_bias_fp_V_load_2       (load               ) [ 01100111111]
kernel_bias_fp_V_load_3       (load               ) [ 01100111111]
curr_output_data_sub_data_0_V (call               ) [ 00100000001]
curr_output_data_sub_data_1_V (call               ) [ 00100000001]
specloopname_ln0              (specloopname       ) [ 00000000000]
speclooptripcount_ln0         (speclooptripcount  ) [ 00000000000]
specloopname_ln0              (specloopname       ) [ 00000000000]
specpipeline_ln51             (specpipeline       ) [ 00000000000]
specloopname_ln48             (specloopname       ) [ 00000000000]
curr_output_data_sub_data_2_V (call               ) [ 00000000000]
curr_output_data_sub_data_3_V (call               ) [ 00000000000]
p_0                           (bitconcatenate     ) [ 00000000000]
write_ln258                   (write              ) [ 00000000000]
br_ln48                       (br                 ) [ 00000000000]
ret_ln0                       (ret                ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_i_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub_i_i55">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_i_i55"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bound4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bound">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp_i_i32_mid111">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp_i_i32_mid111"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fold_input_ch">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fold_input_ch"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="icmp_ln1027">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inStream_a_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inStream_a_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inStream_a_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="inStream_a_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="inStream_a_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="inStream_a_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="inStream_a_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="inStream_b_V_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="inStream_b_V_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="inStream_b_V_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="inStream_b_V_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="inStream_b_V_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="inStream_b_V_id_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="inStream_b_V_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_bias_fp_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_bias_fp_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="bias_en">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_en"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="leaky">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leaky"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_process_unit"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_45_3_VITIS_LOOP_48_4_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="input_ch_idx_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_ch_idx/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="col_idx_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_idx/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="indvar_flatten_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="row_idx_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_idx/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="indvar_flatten15_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten15/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="leaky_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="leaky_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="bias_en_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_en_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln1027_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln1027_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="fold_input_ch_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="0"/>
<pin id="213" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fold_input_ch_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="cmp_i_i32_mid111_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp_i_i32_mid111_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bound_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="13" slack="0"/>
<pin id="224" dir="0" index="1" bw="13" slack="0"/>
<pin id="225" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="bound4_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="22" slack="0"/>
<pin id="230" dir="0" index="1" bw="22" slack="0"/>
<pin id="231" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound4_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sub_i_i55_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="0" index="1" bw="10" slack="0"/>
<pin id="237" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i_i55_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sub_i_i_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="0" index="1" bw="10" slack="0"/>
<pin id="243" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_i_i_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="empty_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="94" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="0" index="3" bw="8" slack="0"/>
<pin id="251" dir="0" index="4" bw="2" slack="0"/>
<pin id="252" dir="0" index="5" bw="1" slack="0"/>
<pin id="253" dir="0" index="6" bw="5" slack="0"/>
<pin id="254" dir="0" index="7" bw="6" slack="0"/>
<pin id="255" dir="1" index="8" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="empty_23_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="94" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="0" index="3" bw="8" slack="0"/>
<pin id="269" dir="0" index="4" bw="2" slack="0"/>
<pin id="270" dir="0" index="5" bw="1" slack="0"/>
<pin id="271" dir="0" index="6" bw="5" slack="0"/>
<pin id="272" dir="0" index="7" bw="6" slack="0"/>
<pin id="273" dir="1" index="8" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_23/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="write_ln258_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="0" index="3" bw="8" slack="0"/>
<pin id="287" dir="0" index="4" bw="2" slack="0"/>
<pin id="288" dir="0" index="5" bw="1" slack="0"/>
<pin id="289" dir="0" index="6" bw="5" slack="0"/>
<pin id="290" dir="0" index="7" bw="6" slack="0"/>
<pin id="291" dir="0" index="8" bw="64" slack="0"/>
<pin id="292" dir="0" index="9" bw="8" slack="7"/>
<pin id="293" dir="0" index="10" bw="8" slack="7"/>
<pin id="294" dir="0" index="11" bw="2" slack="7"/>
<pin id="295" dir="0" index="12" bw="1" slack="7"/>
<pin id="296" dir="0" index="13" bw="5" slack="7"/>
<pin id="297" dir="0" index="14" bw="6" slack="7"/>
<pin id="298" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/10 "/>
</bind>
</comp>

<comp id="307" class="1004" name="kernel_bias_fp_V_addr_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_bias_fp_V_addr/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="0"/>
<pin id="319" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="320" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="321" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="16" slack="1"/>
<pin id="322" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_bias_fp_V_load/2 kernel_bias_fp_V_load_1/2 kernel_bias_fp_V_load_2/3 kernel_bias_fp_V_load_3/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="kernel_bias_fp_V_addr_1_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_bias_fp_V_addr_1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="kernel_bias_fp_V_addr_2_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_bias_fp_V_addr_2/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="kernel_bias_fp_V_addr_3_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_bias_fp_V_addr_3/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_post_process_unit_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="1"/>
<pin id="351" dir="0" index="2" bw="16" slack="1"/>
<pin id="352" dir="0" index="3" bw="1" slack="3"/>
<pin id="353" dir="0" index="4" bw="1" slack="3"/>
<pin id="354" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="curr_output_data_sub_data_0_V/4 curr_output_data_sub_data_2_V/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_post_process_unit_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="1"/>
<pin id="359" dir="0" index="2" bw="16" slack="1"/>
<pin id="360" dir="0" index="3" bw="1" slack="3"/>
<pin id="361" dir="0" index="4" bw="1" slack="3"/>
<pin id="362" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="curr_output_data_sub_data_1_V/4 curr_output_data_sub_data_3_V/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln0_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="22" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln0_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="9" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln0_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="13" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln0_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="9" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln0_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="4" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="indvar_flatten15_load_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="22" slack="1"/>
<pin id="391" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten15_load/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln1027_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="22" slack="0"/>
<pin id="394" dir="0" index="1" bw="22" slack="1"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_1/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln1027_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="22" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="input_ch_idx_load_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="1"/>
<pin id="405" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_ch_idx_load/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="indvar_flatten_load_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="13" slack="1"/>
<pin id="408" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln1027_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="13" slack="0"/>
<pin id="411" dir="0" index="1" bw="13" slack="1"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_2/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln1027_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="0" index="1" bw="4" slack="1"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_3/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="select_ln42_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="1"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_3/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="or_ln45_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln45_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="4" slack="0"/>
<pin id="436" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln65_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="shl_ln_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="0" index="1" bw="3" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln65_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="or_ln66_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln66_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln48_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="22" slack="0"/>
<pin id="470" dir="0" index="1" bw="22" slack="1"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="col_idx_1_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="2"/>
<pin id="475" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_idx_1/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="row_idx_1_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="2"/>
<pin id="478" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_idx_1/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="row_idx_cast_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="0"/>
<pin id="481" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_idx_cast/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="cmp_i_i_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="10" slack="2"/>
<pin id="485" dir="0" index="1" bw="9" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="col_idx_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="9" slack="0"/>
<pin id="490" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_idx_cast/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="cmp_i_i32_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="10" slack="2"/>
<pin id="494" dir="0" index="1" bw="9" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i32/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln42_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="9" slack="0"/>
<pin id="501" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln42_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="9" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="row_idx_cast_mid1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="0"/>
<pin id="512" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_idx_cast_mid1/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="cmp_i_i_mid1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="2"/>
<pin id="516" dir="0" index="1" bw="9" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_mid1/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln42_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_1/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln42_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="1" slack="2"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_2/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="select_ln1027_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="0" index="1" bw="9" slack="0"/>
<pin id="535" dir="0" index="2" bw="9" slack="0"/>
<pin id="536" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="col_idx_3_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="9" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_idx_3/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="col_idx_cast_mid1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="9" slack="0"/>
<pin id="547" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_idx_cast_mid1/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="cmp_i_i32_mid1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="2"/>
<pin id="551" dir="0" index="1" bw="9" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i32_mid1/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln45_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_1/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln1027_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="0" index="1" bw="9" slack="0"/>
<pin id="564" dir="0" index="2" bw="9" slack="0"/>
<pin id="565" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_1/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_s_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="94" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_keep_V_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="94" slack="0"/>
<pin id="574" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_strb_V_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="94" slack="0"/>
<pin id="578" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_user_V_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="94" slack="0"/>
<pin id="582" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_id_V_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="94" slack="0"/>
<pin id="586" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_dest_V_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="94" slack="0"/>
<pin id="590" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_data_sub_data_0_V_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="0"/>
<pin id="594" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_sub_data_0_V_1/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_data_sub_data_1_V_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="0"/>
<pin id="598" dir="0" index="1" bw="64" slack="0"/>
<pin id="599" dir="0" index="2" bw="6" slack="0"/>
<pin id="600" dir="0" index="3" bw="6" slack="0"/>
<pin id="601" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_sub_data_1_V_1/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_data_sub_data_2_V_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="0"/>
<pin id="609" dir="0" index="2" bw="7" slack="0"/>
<pin id="610" dir="0" index="3" bw="7" slack="0"/>
<pin id="611" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_sub_data_2_V_1/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_data_sub_data_3_V_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="0" index="1" bw="64" slack="0"/>
<pin id="619" dir="0" index="2" bw="7" slack="0"/>
<pin id="620" dir="0" index="3" bw="7" slack="0"/>
<pin id="621" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_sub_data_3_V_1/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_6_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="94" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_6/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_data_sub_data_0_V_2_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_sub_data_0_V_2/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_data_sub_data_1_V_2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="0"/>
<pin id="636" dir="0" index="1" bw="64" slack="0"/>
<pin id="637" dir="0" index="2" bw="6" slack="0"/>
<pin id="638" dir="0" index="3" bw="6" slack="0"/>
<pin id="639" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_sub_data_1_V_2/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_data_sub_data_2_V_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="0"/>
<pin id="647" dir="0" index="2" bw="7" slack="0"/>
<pin id="648" dir="0" index="3" bw="7" slack="0"/>
<pin id="649" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_sub_data_2_V_2/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_data_sub_data_3_V_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="0"/>
<pin id="656" dir="0" index="1" bw="64" slack="0"/>
<pin id="657" dir="0" index="2" bw="7" slack="0"/>
<pin id="658" dir="0" index="3" bw="7" slack="0"/>
<pin id="659" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_sub_data_3_V_2/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="sext_ln813_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="0"/>
<pin id="666" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="sext_ln813_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="0"/>
<pin id="670" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_1/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="ret_V_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="0"/>
<pin id="674" dir="0" index="1" bw="16" slack="0"/>
<pin id="675" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="p_Result_s_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="17" slack="0"/>
<pin id="681" dir="0" index="2" bw="6" slack="0"/>
<pin id="682" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="p_Val2_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="0"/>
<pin id="688" dir="0" index="1" bw="16" slack="0"/>
<pin id="689" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="p_Result_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="16" slack="0"/>
<pin id="695" dir="0" index="2" bw="5" slack="0"/>
<pin id="696" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="xor_ln895_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="overflow_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="xor_ln302_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="select_ln346_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="16" slack="0"/>
<pin id="721" dir="0" index="2" bw="16" slack="0"/>
<pin id="722" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="select_ln302_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="16" slack="0"/>
<pin id="729" dir="0" index="2" bw="16" slack="0"/>
<pin id="730" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sext_ln813_2_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="0"/>
<pin id="736" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_2/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln813_3_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="0"/>
<pin id="740" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_3/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="ret_V_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="0"/>
<pin id="744" dir="0" index="1" bw="16" slack="0"/>
<pin id="745" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="p_Result_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="17" slack="0"/>
<pin id="751" dir="0" index="2" bw="6" slack="0"/>
<pin id="752" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="p_Val2_3_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="0"/>
<pin id="758" dir="0" index="1" bw="16" slack="0"/>
<pin id="759" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="p_Result_3_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="16" slack="0"/>
<pin id="765" dir="0" index="2" bw="5" slack="0"/>
<pin id="766" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="xor_ln895_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_1/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="overflow_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="xor_ln302_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302_1/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="select_ln346_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="16" slack="0"/>
<pin id="791" dir="0" index="2" bw="16" slack="0"/>
<pin id="792" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_1/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="select_ln302_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="16" slack="0"/>
<pin id="799" dir="0" index="2" bw="16" slack="0"/>
<pin id="800" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_1/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="sext_ln813_4_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="0"/>
<pin id="806" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_4/3 "/>
</bind>
</comp>

<comp id="808" class="1004" name="sext_ln813_5_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="16" slack="0"/>
<pin id="810" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_5/3 "/>
</bind>
</comp>

<comp id="812" class="1004" name="ret_V_2_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="0"/>
<pin id="814" dir="0" index="1" bw="16" slack="0"/>
<pin id="815" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/3 "/>
</bind>
</comp>

<comp id="818" class="1004" name="p_Result_4_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="17" slack="0"/>
<pin id="821" dir="0" index="2" bw="6" slack="0"/>
<pin id="822" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/3 "/>
</bind>
</comp>

<comp id="826" class="1004" name="p_Val2_5_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="0"/>
<pin id="828" dir="0" index="1" bw="16" slack="0"/>
<pin id="829" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/3 "/>
</bind>
</comp>

<comp id="832" class="1004" name="p_Result_5_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="16" slack="0"/>
<pin id="835" dir="0" index="2" bw="5" slack="0"/>
<pin id="836" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/3 "/>
</bind>
</comp>

<comp id="840" class="1004" name="xor_ln895_2_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_2/3 "/>
</bind>
</comp>

<comp id="846" class="1004" name="overflow_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/3 "/>
</bind>
</comp>

<comp id="852" class="1004" name="xor_ln302_2_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302_2/3 "/>
</bind>
</comp>

<comp id="858" class="1004" name="select_ln346_2_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="16" slack="0"/>
<pin id="861" dir="0" index="2" bw="16" slack="0"/>
<pin id="862" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_2/3 "/>
</bind>
</comp>

<comp id="866" class="1004" name="select_ln302_2_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="16" slack="0"/>
<pin id="869" dir="0" index="2" bw="16" slack="0"/>
<pin id="870" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_2/3 "/>
</bind>
</comp>

<comp id="874" class="1004" name="sext_ln813_6_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="0"/>
<pin id="876" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_6/3 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sext_ln813_7_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="16" slack="0"/>
<pin id="880" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_7/3 "/>
</bind>
</comp>

<comp id="882" class="1004" name="ret_V_3_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="0"/>
<pin id="884" dir="0" index="1" bw="16" slack="0"/>
<pin id="885" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/3 "/>
</bind>
</comp>

<comp id="888" class="1004" name="p_Result_6_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="17" slack="0"/>
<pin id="891" dir="0" index="2" bw="6" slack="0"/>
<pin id="892" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/3 "/>
</bind>
</comp>

<comp id="896" class="1004" name="p_Val2_7_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="0"/>
<pin id="898" dir="0" index="1" bw="16" slack="0"/>
<pin id="899" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/3 "/>
</bind>
</comp>

<comp id="902" class="1004" name="p_Result_7_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="16" slack="0"/>
<pin id="905" dir="0" index="2" bw="5" slack="0"/>
<pin id="906" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/3 "/>
</bind>
</comp>

<comp id="910" class="1004" name="xor_ln895_3_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="1" slack="0"/>
<pin id="913" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895_3/3 "/>
</bind>
</comp>

<comp id="916" class="1004" name="overflow_3_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="0"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_3/3 "/>
</bind>
</comp>

<comp id="922" class="1004" name="xor_ln302_3_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln302_3/3 "/>
</bind>
</comp>

<comp id="928" class="1004" name="select_ln346_3_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="0"/>
<pin id="930" dir="0" index="1" bw="16" slack="0"/>
<pin id="931" dir="0" index="2" bw="16" slack="0"/>
<pin id="932" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln346_3/3 "/>
</bind>
</comp>

<comp id="936" class="1004" name="select_ln302_3_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="16" slack="0"/>
<pin id="939" dir="0" index="2" bw="16" slack="0"/>
<pin id="940" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln302_3/3 "/>
</bind>
</comp>

<comp id="944" class="1004" name="or_ln67_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="5" slack="1"/>
<pin id="946" dir="0" index="1" bw="3" slack="0"/>
<pin id="947" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67/3 "/>
</bind>
</comp>

<comp id="949" class="1004" name="zext_ln67_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="5" slack="0"/>
<pin id="951" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/3 "/>
</bind>
</comp>

<comp id="954" class="1004" name="or_ln68_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="5" slack="1"/>
<pin id="956" dir="0" index="1" bw="3" slack="0"/>
<pin id="957" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68/3 "/>
</bind>
</comp>

<comp id="959" class="1004" name="zext_ln68_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="5" slack="0"/>
<pin id="961" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/3 "/>
</bind>
</comp>

<comp id="964" class="1004" name="icmp_ln75_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="4" slack="1"/>
<pin id="966" dir="0" index="1" bw="4" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/3 "/>
</bind>
</comp>

<comp id="969" class="1004" name="and_ln76_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="0"/>
<pin id="971" dir="0" index="1" bw="1" slack="0"/>
<pin id="972" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76/3 "/>
</bind>
</comp>

<comp id="975" class="1004" name="curr_output_last_V_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="1" slack="0"/>
<pin id="978" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="curr_output_last_V/3 "/>
</bind>
</comp>

<comp id="981" class="1004" name="add_ln48_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="4" slack="1"/>
<pin id="983" dir="0" index="1" bw="1" slack="0"/>
<pin id="984" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/3 "/>
</bind>
</comp>

<comp id="986" class="1004" name="add_ln1027_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="13" slack="1"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/3 "/>
</bind>
</comp>

<comp id="991" class="1004" name="select_ln1027_2_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="1"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="0" index="2" bw="13" slack="0"/>
<pin id="995" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_2/3 "/>
</bind>
</comp>

<comp id="998" class="1004" name="store_ln48_store_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="9" slack="0"/>
<pin id="1000" dir="0" index="1" bw="9" slack="2"/>
<pin id="1001" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/3 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="store_ln48_store_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="13" slack="0"/>
<pin id="1005" dir="0" index="1" bw="13" slack="2"/>
<pin id="1006" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/3 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="store_ln48_store_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="9" slack="0"/>
<pin id="1010" dir="0" index="1" bw="9" slack="2"/>
<pin id="1011" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/3 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="store_ln48_store_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="4" slack="0"/>
<pin id="1015" dir="0" index="1" bw="4" slack="2"/>
<pin id="1016" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/3 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="p_0_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="64" slack="0"/>
<pin id="1020" dir="0" index="1" bw="16" slack="0"/>
<pin id="1021" dir="0" index="2" bw="16" slack="0"/>
<pin id="1022" dir="0" index="3" bw="16" slack="1"/>
<pin id="1023" dir="0" index="4" bw="16" slack="1"/>
<pin id="1024" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/10 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="input_ch_idx_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="4" slack="0"/>
<pin id="1031" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="input_ch_idx "/>
</bind>
</comp>

<comp id="1036" class="1005" name="col_idx_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="9" slack="0"/>
<pin id="1038" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="col_idx "/>
</bind>
</comp>

<comp id="1043" class="1005" name="indvar_flatten_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="13" slack="0"/>
<pin id="1045" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1050" class="1005" name="row_idx_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="9" slack="0"/>
<pin id="1052" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="row_idx "/>
</bind>
</comp>

<comp id="1057" class="1005" name="indvar_flatten15_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="22" slack="0"/>
<pin id="1059" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten15 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="leaky_read_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="3"/>
<pin id="1066" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="leaky_read "/>
</bind>
</comp>

<comp id="1070" class="1005" name="bias_en_read_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="3"/>
<pin id="1072" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="bias_en_read "/>
</bind>
</comp>

<comp id="1076" class="1005" name="icmp_ln1027_read_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="1"/>
<pin id="1078" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027_read "/>
</bind>
</comp>

<comp id="1081" class="1005" name="fold_input_ch_read_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="4" slack="1"/>
<pin id="1083" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fold_input_ch_read "/>
</bind>
</comp>

<comp id="1086" class="1005" name="cmp_i_i32_mid111_read_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="2"/>
<pin id="1088" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp_i_i32_mid111_read "/>
</bind>
</comp>

<comp id="1091" class="1005" name="bound_read_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="13" slack="1"/>
<pin id="1093" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="1096" class="1005" name="bound4_read_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="22" slack="1"/>
<pin id="1098" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="bound4_read "/>
</bind>
</comp>

<comp id="1101" class="1005" name="sub_i_i55_read_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="10" slack="2"/>
<pin id="1103" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="sub_i_i55_read "/>
</bind>
</comp>

<comp id="1107" class="1005" name="sub_i_i_read_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="10" slack="2"/>
<pin id="1109" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="sub_i_i_read "/>
</bind>
</comp>

<comp id="1113" class="1005" name="icmp_ln1027_1_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="1"/>
<pin id="1115" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027_1 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="indvar_flatten_load_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="13" slack="1"/>
<pin id="1119" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_load "/>
</bind>
</comp>

<comp id="1122" class="1005" name="icmp_ln1027_2_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="1"/>
<pin id="1124" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027_2 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="select_ln42_3_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="1"/>
<pin id="1133" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln42_3 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="select_ln45_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="4" slack="1"/>
<pin id="1139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="shl_ln_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="5" slack="1"/>
<pin id="1145" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1149" class="1005" name="kernel_bias_fp_V_addr_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="5" slack="1"/>
<pin id="1151" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="kernel_bias_fp_V_addr "/>
</bind>
</comp>

<comp id="1154" class="1005" name="kernel_bias_fp_V_addr_1_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="5" slack="1"/>
<pin id="1156" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="kernel_bias_fp_V_addr_1 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="tmp_keep_V_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="8" slack="7"/>
<pin id="1161" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="1164" class="1005" name="tmp_strb_V_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="7"/>
<pin id="1166" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="1169" class="1005" name="tmp_user_V_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="2" slack="7"/>
<pin id="1171" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="1174" class="1005" name="tmp_id_V_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="5" slack="7"/>
<pin id="1176" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="1179" class="1005" name="tmp_dest_V_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="6" slack="7"/>
<pin id="1181" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="1184" class="1005" name="select_ln302_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="16" slack="1"/>
<pin id="1186" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln302 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="select_ln302_1_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="16" slack="1"/>
<pin id="1191" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln302_1 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="select_ln302_2_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="16" slack="2"/>
<pin id="1196" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="select_ln302_2 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="select_ln302_3_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="16" slack="2"/>
<pin id="1201" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="select_ln302_3 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="kernel_bias_fp_V_load_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="16" slack="1"/>
<pin id="1206" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_bias_fp_V_load "/>
</bind>
</comp>

<comp id="1209" class="1005" name="kernel_bias_fp_V_load_1_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="16" slack="1"/>
<pin id="1211" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_bias_fp_V_load_1 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="kernel_bias_fp_V_addr_2_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="5" slack="1"/>
<pin id="1216" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="kernel_bias_fp_V_addr_2 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="kernel_bias_fp_V_addr_3_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="5" slack="1"/>
<pin id="1221" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="kernel_bias_fp_V_addr_3 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="curr_output_last_V_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="7"/>
<pin id="1226" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="curr_output_last_V "/>
</bind>
</comp>

<comp id="1229" class="1005" name="kernel_bias_fp_V_load_2_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="16" slack="1"/>
<pin id="1231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_bias_fp_V_load_2 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="kernel_bias_fp_V_load_3_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="16" slack="1"/>
<pin id="1236" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_bias_fp_V_load_3 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="curr_output_data_sub_data_0_V_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="16" slack="1"/>
<pin id="1241" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_0_V "/>
</bind>
</comp>

<comp id="1244" class="1005" name="curr_output_data_sub_data_1_V_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="16" slack="1"/>
<pin id="1246" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="curr_output_data_sub_data_1_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="62" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="62" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="84" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="84" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="84" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="86" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="84" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="88" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="90" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="92" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="92" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="256"><net_src comp="114" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="16" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="246" pin=4"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="246" pin=5"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="246" pin=6"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="246" pin=7"/></net>

<net id="274"><net_src comp="114" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="30" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="264" pin=4"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="264" pin=5"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="264" pin=6"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="264" pin=7"/></net>

<net id="299"><net_src comp="170" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="302"><net_src comp="52" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="282" pin=4"/></net>

<net id="304"><net_src comp="56" pin="0"/><net_sink comp="282" pin=5"/></net>

<net id="305"><net_src comp="58" pin="0"/><net_sink comp="282" pin=6"/></net>

<net id="306"><net_src comp="60" pin="0"/><net_sink comp="282" pin=7"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="108" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="323"><net_src comp="307" pin="3"/><net_sink comp="314" pin=2"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="108" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="324" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="337"><net_src comp="42" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="108" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="332" pin="3"/><net_sink comp="314" pin=2"/></net>

<net id="345"><net_src comp="42" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="108" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="340" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="355"><net_src comp="152" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="363"><net_src comp="152" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="368"><net_src comp="94" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="96" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="98" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="96" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="100" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="389" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="102" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="413"><net_src comp="406" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="403" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="409" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="414" pin="2"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="419" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="409" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="100" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="403" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="104" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="106" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="444" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="461"><net_src comp="444" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="110" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="472"><net_src comp="397" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="473" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="96" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="503"><net_src comp="473" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="476" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="112" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="525"><net_src comp="483" pin="2"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="492" pin="2"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="504" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="538"><net_src comp="476" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="497" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="112" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="560"><net_src comp="526" pin="3"/><net_sink comp="554" pin=2"/></net>

<net id="566"><net_src comp="539" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="567"><net_src comp="497" pin="3"/><net_sink comp="561" pin=2"/></net>

<net id="571"><net_src comp="246" pin="8"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="246" pin="8"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="246" pin="8"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="246" pin="8"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="246" pin="8"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="246" pin="8"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="568" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="602"><net_src comp="116" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="568" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="118" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="120" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="612"><net_src comp="116" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="568" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="122" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="615"><net_src comp="124" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="622"><net_src comp="116" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="568" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="126" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="128" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="629"><net_src comp="264" pin="8"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="626" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="640"><net_src comp="116" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="626" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="118" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="120" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="650"><net_src comp="116" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="626" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="122" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="653"><net_src comp="124" pin="0"/><net_sink comp="644" pin=3"/></net>

<net id="660"><net_src comp="116" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="626" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="126" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="128" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="667"><net_src comp="592" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="630" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="664" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="130" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="672" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="118" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="630" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="592" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="132" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="686" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="134" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="678" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="136" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="692" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="700" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="678" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="692" pin="3"/><net_sink comp="712" pin=1"/></net>

<net id="723"><net_src comp="706" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="138" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="140" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="731"><net_src comp="712" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="718" pin="3"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="686" pin="2"/><net_sink comp="726" pin=2"/></net>

<net id="737"><net_src comp="596" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="634" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="734" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="130" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="742" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="118" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="760"><net_src comp="634" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="596" pin="4"/><net_sink comp="756" pin=1"/></net>

<net id="767"><net_src comp="132" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="756" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="134" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="774"><net_src comp="748" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="136" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="762" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="770" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="748" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="762" pin="3"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="776" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="138" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="140" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="801"><net_src comp="782" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="788" pin="3"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="756" pin="2"/><net_sink comp="796" pin=2"/></net>

<net id="807"><net_src comp="606" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="644" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="804" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="823"><net_src comp="130" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="812" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="825"><net_src comp="118" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="830"><net_src comp="644" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="606" pin="4"/><net_sink comp="826" pin=1"/></net>

<net id="837"><net_src comp="132" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="826" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="134" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="844"><net_src comp="818" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="136" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="832" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="840" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="818" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="832" pin="3"/><net_sink comp="852" pin=1"/></net>

<net id="863"><net_src comp="846" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="138" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="865"><net_src comp="140" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="871"><net_src comp="852" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="858" pin="3"/><net_sink comp="866" pin=1"/></net>

<net id="873"><net_src comp="826" pin="2"/><net_sink comp="866" pin=2"/></net>

<net id="877"><net_src comp="616" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="654" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="886"><net_src comp="878" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="874" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="893"><net_src comp="130" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="882" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="118" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="900"><net_src comp="654" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="616" pin="4"/><net_sink comp="896" pin=1"/></net>

<net id="907"><net_src comp="132" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="896" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="909"><net_src comp="134" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="914"><net_src comp="888" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="136" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="902" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="910" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="888" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="902" pin="3"/><net_sink comp="922" pin=1"/></net>

<net id="933"><net_src comp="916" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="138" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="935"><net_src comp="140" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="941"><net_src comp="922" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="928" pin="3"/><net_sink comp="936" pin=1"/></net>

<net id="943"><net_src comp="896" pin="2"/><net_sink comp="936" pin=2"/></net>

<net id="948"><net_src comp="142" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="952"><net_src comp="944" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="958"><net_src comp="144" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="962"><net_src comp="954" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="968"><net_src comp="146" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="973"><net_src comp="519" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="964" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="979"><net_src comp="969" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="554" pin="3"/><net_sink comp="975" pin=1"/></net>

<net id="985"><net_src comp="148" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="150" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="150" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="997"><net_src comp="986" pin="2"/><net_sink comp="991" pin=2"/></net>

<net id="1002"><net_src comp="532" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1007"><net_src comp="991" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1012"><net_src comp="561" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1017"><net_src comp="981" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1025"><net_src comp="168" pin="0"/><net_sink comp="1018" pin=0"/></net>

<net id="1026"><net_src comp="356" pin="5"/><net_sink comp="1018" pin=1"/></net>

<net id="1027"><net_src comp="348" pin="5"/><net_sink comp="1018" pin=2"/></net>

<net id="1028"><net_src comp="1018" pin="5"/><net_sink comp="282" pin=8"/></net>

<net id="1032"><net_src comp="172" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1035"><net_src comp="1029" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1039"><net_src comp="176" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1042"><net_src comp="1036" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1046"><net_src comp="180" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1049"><net_src comp="1043" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1053"><net_src comp="184" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1056"><net_src comp="1050" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1060"><net_src comp="188" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="1062"><net_src comp="1057" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1063"><net_src comp="1057" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="1067"><net_src comp="192" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="348" pin=4"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="1073"><net_src comp="198" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="348" pin=3"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="356" pin=3"/></net>

<net id="1079"><net_src comp="204" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1084"><net_src comp="210" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="1089"><net_src comp="216" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1094"><net_src comp="222" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="1099"><net_src comp="228" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="1104"><net_src comp="234" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1110"><net_src comp="240" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1116"><net_src comp="392" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1120"><net_src comp="406" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1125"><net_src comp="409" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1128"><net_src comp="1122" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1129"><net_src comp="1122" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1130"><net_src comp="1122" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1134"><net_src comp="419" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1136"><net_src comp="1131" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1140"><net_src comp="432" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1146"><net_src comp="444" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1152"><net_src comp="307" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1157"><net_src comp="324" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1162"><net_src comp="572" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="282" pin=9"/></net>

<net id="1167"><net_src comp="576" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="282" pin=10"/></net>

<net id="1172"><net_src comp="580" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="282" pin=11"/></net>

<net id="1177"><net_src comp="584" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="282" pin=13"/></net>

<net id="1182"><net_src comp="588" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="282" pin=14"/></net>

<net id="1187"><net_src comp="726" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1192"><net_src comp="796" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="1197"><net_src comp="866" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1202"><net_src comp="936" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="1207"><net_src comp="314" pin="7"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1212"><net_src comp="314" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1217"><net_src comp="332" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1222"><net_src comp="340" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1227"><net_src comp="975" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="282" pin=12"/></net>

<net id="1232"><net_src comp="314" pin="7"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1237"><net_src comp="314" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1242"><net_src comp="348" pin="5"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="1018" pin=4"/></net>

<net id="1247"><net_src comp="356" pin="5"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="1018" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {10 }
	Port: outStream_V_keep_V | {10 }
	Port: outStream_V_strb_V | {10 }
	Port: outStream_V_user_V | {10 }
	Port: outStream_V_last_V | {10 }
	Port: outStream_V_id_V | {10 }
	Port: outStream_V_dest_V | {10 }
 - Input state : 
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : sub_i_i | {1 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : sub_i_i55 | {1 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : bound4 | {1 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : bound | {1 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : cmp_i_i32_mid111 | {1 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : fold_input_ch | {1 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : icmp_ln1027 | {1 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : inStream_a_V_data_V | {3 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : inStream_a_V_keep_V | {3 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : inStream_a_V_strb_V | {3 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : inStream_a_V_user_V | {3 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : inStream_a_V_last_V | {3 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : inStream_a_V_id_V | {3 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : inStream_a_V_dest_V | {3 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : inStream_b_V_data_V | {3 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : inStream_b_V_keep_V | {3 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : inStream_b_V_strb_V | {3 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : inStream_b_V_user_V | {3 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : inStream_b_V_last_V | {3 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : inStream_b_V_id_V | {3 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : inStream_b_V_dest_V | {3 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : kernel_bias_fp_V | {2 3 4 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : bias_en | {1 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4 : leaky | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln1027_1 : 1
		add_ln1027_1 : 1
		br_ln1027 : 2
		icmp_ln1027_2 : 1
		icmp_ln1027_3 : 1
		select_ln42_3 : 2
		or_ln45 : 3
		select_ln45 : 3
		trunc_ln65 : 4
		shl_ln : 5
		zext_ln65 : 6
		kernel_bias_fp_V_addr : 7
		kernel_bias_fp_V_load : 8
		or_ln66 : 6
		zext_ln66 : 6
		kernel_bias_fp_V_addr_1 : 7
		kernel_bias_fp_V_load_1 : 8
		store_ln48 : 2
	State 3
		row_idx_cast : 1
		cmp_i_i : 2
		col_idx_cast : 1
		cmp_i_i32 : 2
		select_ln42 : 1
		add_ln42 : 1
		row_idx_cast_mid1 : 2
		cmp_i_i_mid1 : 3
		select_ln42_1 : 4
		select_ln42_2 : 3
		select_ln1027 : 2
		col_idx_3 : 2
		col_idx_cast_mid1 : 3
		cmp_i_i32_mid1 : 4
		select_ln45_1 : 5
		select_ln1027_1 : 3
		tmp_data_sub_data_0_V_1 : 1
		tmp_data_sub_data_1_V_1 : 1
		tmp_data_sub_data_2_V_1 : 1
		tmp_data_sub_data_3_V_1 : 1
		tmp_data_sub_data_0_V_2 : 1
		tmp_data_sub_data_1_V_2 : 1
		tmp_data_sub_data_2_V_2 : 1
		tmp_data_sub_data_3_V_2 : 1
		sext_ln813 : 2
		sext_ln813_1 : 2
		ret_V : 3
		p_Result_s : 4
		p_Val2_1 : 2
		p_Result_1 : 3
		xor_ln895 : 5
		overflow : 5
		xor_ln302 : 5
		select_ln346 : 5
		select_ln302 : 6
		sext_ln813_2 : 2
		sext_ln813_3 : 2
		ret_V_1 : 3
		p_Result_2 : 4
		p_Val2_3 : 2
		p_Result_3 : 3
		xor_ln895_1 : 5
		overflow_1 : 5
		xor_ln302_1 : 5
		select_ln346_1 : 5
		select_ln302_1 : 6
		sext_ln813_4 : 2
		sext_ln813_5 : 2
		ret_V_2 : 3
		p_Result_4 : 4
		p_Val2_5 : 2
		p_Result_5 : 3
		xor_ln895_2 : 5
		overflow_2 : 5
		xor_ln302_2 : 5
		select_ln346_2 : 5
		select_ln302_2 : 6
		sext_ln813_6 : 2
		sext_ln813_7 : 2
		ret_V_3 : 3
		p_Result_6 : 4
		p_Val2_7 : 2
		p_Result_7 : 3
		xor_ln895_3 : 5
		overflow_3 : 5
		xor_ln302_3 : 5
		select_ln346_3 : 5
		select_ln302_3 : 6
		kernel_bias_fp_V_addr_2 : 1
		kernel_bias_fp_V_load_2 : 2
		kernel_bias_fp_V_addr_3 : 1
		kernel_bias_fp_V_load_3 : 2
		and_ln76 : 5
		curr_output_last_V : 5
		select_ln1027_2 : 1
		store_ln48 : 3
		store_ln48 : 2
		store_ln48 : 4
		store_ln48 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		p_0 : 1
		write_ln258 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   call   |    grp_post_process_unit_fu_348   |    1    |  1.588  |    96   |   198   |
|          |    grp_post_process_unit_fu_356   |    1    |  1.588  |    96   |   198   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |        add_ln1027_1_fu_397        |    0    |    0    |    0    |    29   |
|          |          add_ln42_fu_504          |    0    |    0    |    0    |    14   |
|          |          col_idx_3_fu_539         |    0    |    0    |    0    |    14   |
|          |            ret_V_fu_672           |    0    |    0    |    0    |    23   |
|          |          p_Val2_1_fu_686          |    0    |    0    |    0    |    23   |
|          |           ret_V_1_fu_742          |    0    |    0    |    0    |    23   |
|    add   |          p_Val2_3_fu_756          |    0    |    0    |    0    |    23   |
|          |           ret_V_2_fu_812          |    0    |    0    |    0    |    23   |
|          |          p_Val2_5_fu_826          |    0    |    0    |    0    |    23   |
|          |           ret_V_3_fu_882          |    0    |    0    |    0    |    23   |
|          |          p_Val2_7_fu_896          |    0    |    0    |    0    |    23   |
|          |          add_ln48_fu_981          |    0    |    0    |    0    |    13   |
|          |         add_ln1027_fu_986         |    0    |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |        select_ln42_3_fu_419       |    0    |    0    |    0    |    2    |
|          |         select_ln45_fu_432        |    0    |    0    |    0    |    4    |
|          |         select_ln42_fu_497        |    0    |    0    |    0    |    9    |
|          |        select_ln42_1_fu_519       |    0    |    0    |    0    |    2    |
|          |        select_ln42_2_fu_526       |    0    |    0    |    0    |    2    |
|          |        select_ln1027_fu_532       |    0    |    0    |    0    |    9    |
|          |        select_ln45_1_fu_554       |    0    |    0    |    0    |    2    |
|          |       select_ln1027_1_fu_561      |    0    |    0    |    0    |    9    |
|  select  |        select_ln346_fu_718        |    0    |    0    |    0    |    16   |
|          |        select_ln302_fu_726        |    0    |    0    |    0    |    16   |
|          |       select_ln346_1_fu_788       |    0    |    0    |    0    |    16   |
|          |       select_ln302_1_fu_796       |    0    |    0    |    0    |    16   |
|          |       select_ln346_2_fu_858       |    0    |    0    |    0    |    16   |
|          |       select_ln302_2_fu_866       |    0    |    0    |    0    |    16   |
|          |       select_ln346_3_fu_928       |    0    |    0    |    0    |    16   |
|          |       select_ln302_3_fu_936       |    0    |    0    |    0    |    16   |
|          |       select_ln1027_2_fu_991      |    0    |    0    |    0    |    13   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |        icmp_ln1027_1_fu_392       |    0    |    0    |    0    |    14   |
|          |        icmp_ln1027_2_fu_409       |    0    |    0    |    0    |    12   |
|          |        icmp_ln1027_3_fu_414       |    0    |    0    |    0    |    9    |
|   icmp   |           cmp_i_i_fu_483          |    0    |    0    |    0    |    11   |
|          |          cmp_i_i32_fu_492         |    0    |    0    |    0    |    11   |
|          |        cmp_i_i_mid1_fu_514        |    0    |    0    |    0    |    11   |
|          |       cmp_i_i32_mid1_fu_549       |    0    |    0    |    0    |    11   |
|          |          icmp_ln75_fu_964         |    0    |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          xor_ln895_fu_700         |    0    |    0    |    0    |    2    |
|          |          xor_ln302_fu_712         |    0    |    0    |    0    |    2    |
|          |         xor_ln895_1_fu_770        |    0    |    0    |    0    |    2    |
|    xor   |         xor_ln302_1_fu_782        |    0    |    0    |    0    |    2    |
|          |         xor_ln895_2_fu_840        |    0    |    0    |    0    |    2    |
|          |         xor_ln302_2_fu_852        |    0    |    0    |    0    |    2    |
|          |         xor_ln895_3_fu_910        |    0    |    0    |    0    |    2    |
|          |         xor_ln302_3_fu_922        |    0    |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          overflow_fu_706          |    0    |    0    |    0    |    2    |
|          |         overflow_1_fu_776         |    0    |    0    |    0    |    2    |
|    and   |         overflow_2_fu_846         |    0    |    0    |    0    |    2    |
|          |         overflow_3_fu_916         |    0    |    0    |    0    |    2    |
|          |          and_ln76_fu_969          |    0    |    0    |    0    |    2    |
|          |     curr_output_last_V_fu_975     |    0    |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |           or_ln45_fu_426          |    0    |    0    |    0    |    2    |
|    or    |           or_ln66_fu_457          |    0    |    0    |    0    |    0    |
|          |           or_ln67_fu_944          |    0    |    0    |    0    |    0    |
|          |           or_ln68_fu_954          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |       leaky_read_read_fu_192      |    0    |    0    |    0    |    0    |
|          |      bias_en_read_read_fu_198     |    0    |    0    |    0    |    0    |
|          |    icmp_ln1027_read_read_fu_204   |    0    |    0    |    0    |    0    |
|          |   fold_input_ch_read_read_fu_210  |    0    |    0    |    0    |    0    |
|          | cmp_i_i32_mid111_read_read_fu_216 |    0    |    0    |    0    |    0    |
|   read   |       bound_read_read_fu_222      |    0    |    0    |    0    |    0    |
|          |      bound4_read_read_fu_228      |    0    |    0    |    0    |    0    |
|          |     sub_i_i55_read_read_fu_234    |    0    |    0    |    0    |    0    |
|          |      sub_i_i_read_read_fu_240     |    0    |    0    |    0    |    0    |
|          |         empty_read_fu_246         |    0    |    0    |    0    |    0    |
|          |        empty_23_read_fu_264       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   write  |      write_ln258_write_fu_282     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         trunc_ln65_fu_440         |    0    |    0    |    0    |    0    |
|   trunc  |   tmp_data_sub_data_0_V_1_fu_592  |    0    |    0    |    0    |    0    |
|          |   tmp_data_sub_data_0_V_2_fu_630  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_444           |    0    |    0    |    0    |    0    |
|          |            p_0_fu_1018            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          zext_ln65_fu_452         |    0    |    0    |    0    |    0    |
|          |          zext_ln66_fu_463         |    0    |    0    |    0    |    0    |
|          |        row_idx_cast_fu_479        |    0    |    0    |    0    |    0    |
|   zext   |        col_idx_cast_fu_488        |    0    |    0    |    0    |    0    |
|          |      row_idx_cast_mid1_fu_510     |    0    |    0    |    0    |    0    |
|          |      col_idx_cast_mid1_fu_545     |    0    |    0    |    0    |    0    |
|          |          zext_ln67_fu_949         |    0    |    0    |    0    |    0    |
|          |          zext_ln68_fu_959         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |             p_s_fu_568            |    0    |    0    |    0    |    0    |
|          |         tmp_keep_V_fu_572         |    0    |    0    |    0    |    0    |
|          |         tmp_strb_V_fu_576         |    0    |    0    |    0    |    0    |
|extractvalue|         tmp_user_V_fu_580         |    0    |    0    |    0    |    0    |
|          |          tmp_id_V_fu_584          |    0    |    0    |    0    |    0    |
|          |         tmp_dest_V_fu_588         |    0    |    0    |    0    |    0    |
|          |             p_6_fu_626            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |   tmp_data_sub_data_1_V_1_fu_596  |    0    |    0    |    0    |    0    |
|          |   tmp_data_sub_data_2_V_1_fu_606  |    0    |    0    |    0    |    0    |
|partselect|   tmp_data_sub_data_3_V_1_fu_616  |    0    |    0    |    0    |    0    |
|          |   tmp_data_sub_data_1_V_2_fu_634  |    0    |    0    |    0    |    0    |
|          |   tmp_data_sub_data_2_V_2_fu_644  |    0    |    0    |    0    |    0    |
|          |   tmp_data_sub_data_3_V_2_fu_654  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         sext_ln813_fu_664         |    0    |    0    |    0    |    0    |
|          |        sext_ln813_1_fu_668        |    0    |    0    |    0    |    0    |
|          |        sext_ln813_2_fu_734        |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln813_3_fu_738        |    0    |    0    |    0    |    0    |
|          |        sext_ln813_4_fu_804        |    0    |    0    |    0    |    0    |
|          |        sext_ln813_5_fu_808        |    0    |    0    |    0    |    0    |
|          |        sext_ln813_6_fu_874        |    0    |    0    |    0    |    0    |
|          |        sext_ln813_7_fu_878        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         p_Result_s_fu_678         |    0    |    0    |    0    |    0    |
|          |         p_Result_1_fu_692         |    0    |    0    |    0    |    0    |
|          |         p_Result_2_fu_748         |    0    |    0    |    0    |    0    |
| bitselect|         p_Result_3_fu_762         |    0    |    0    |    0    |    0    |
|          |         p_Result_4_fu_818         |    0    |    0    |    0    |    0    |
|          |         p_Result_5_fu_832         |    0    |    0    |    0    |    0    |
|          |         p_Result_6_fu_888         |    0    |    0    |    0    |    0    |
|          |         p_Result_7_fu_902         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    2    |  3.176  |   192   |   962   |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|         bias_en_read_reg_1070        |    1   |
|         bound4_read_reg_1096         |   22   |
|          bound_read_reg_1091         |   13   |
|    cmp_i_i32_mid111_read_reg_1086    |    1   |
|           col_idx_reg_1036           |    9   |
|curr_output_data_sub_data_0_V_reg_1239|   16   |
|curr_output_data_sub_data_1_V_reg_1244|   16   |
|      curr_output_last_V_reg_1224     |    1   |
|      fold_input_ch_read_reg_1081     |    4   |
|        icmp_ln1027_1_reg_1113        |    1   |
|        icmp_ln1027_2_reg_1122        |    1   |
|       icmp_ln1027_read_reg_1076      |    1   |
|       indvar_flatten15_reg_1057      |   22   |
|     indvar_flatten_load_reg_1117     |   13   |
|        indvar_flatten_reg_1043       |   13   |
|         input_ch_idx_reg_1029        |    4   |
|   kernel_bias_fp_V_addr_1_reg_1154   |    5   |
|   kernel_bias_fp_V_addr_2_reg_1214   |    5   |
|   kernel_bias_fp_V_addr_3_reg_1219   |    5   |
|    kernel_bias_fp_V_addr_reg_1149    |    5   |
|   kernel_bias_fp_V_load_1_reg_1209   |   16   |
|   kernel_bias_fp_V_load_2_reg_1229   |   16   |
|   kernel_bias_fp_V_load_3_reg_1234   |   16   |
|    kernel_bias_fp_V_load_reg_1204    |   16   |
|          leaky_read_reg_1064         |    1   |
|           row_idx_reg_1050           |    9   |
|        select_ln302_1_reg_1189       |   16   |
|        select_ln302_2_reg_1194       |   16   |
|        select_ln302_3_reg_1199       |   16   |
|         select_ln302_reg_1184        |   16   |
|        select_ln42_3_reg_1131        |    1   |
|         select_ln45_reg_1137         |    4   |
|            shl_ln_reg_1143           |    5   |
|        sub_i_i55_read_reg_1101       |   10   |
|         sub_i_i_read_reg_1107        |   10   |
|          tmp_dest_V_reg_1179         |    6   |
|           tmp_id_V_reg_1174          |    5   |
|          tmp_keep_V_reg_1159         |    8   |
|          tmp_strb_V_reg_1164         |    8   |
|          tmp_user_V_reg_1169         |    2   |
+--------------------------------------+--------+
|                 Total                |   355  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_314      |  p0  |   4  |   5  |   20   ||    20   |
|       grp_access_fu_314      |  p2  |   4  |   0  |    0   ||    20   |
| grp_post_process_unit_fu_348 |  p1  |   2  |  16  |   32   ||    9    |
| grp_post_process_unit_fu_348 |  p2  |   2  |  16  |   32   ||    9    |
| grp_post_process_unit_fu_356 |  p1  |   2  |  16  |   32   ||    9    |
| grp_post_process_unit_fu_356 |  p2  |   2  |  16  |   32   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   148  || 10.0052 ||    76   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    3   |   192  |   962  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   76   |
|  Register |    -   |    -   |   355  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   13   |   547  |  1038  |
+-----------+--------+--------+--------+--------+
