{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 14:37:57 2020 " "Info: Processing started: Fri Nov 27 14:37:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off aaa -c aaa --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off aaa -c aaa --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Ck " "Info: Assuming node \"Ck\" is an undefined clock" {  } { { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 6 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Ck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Ck register register State.state_b State.state_c 500.0 MHz Internal " "Info: Clock \"Ck\" Internal fmax is restricted to 500.0 MHz between source register \"State.state_b\" and destination register \"State.state_c\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.530 ns + Longest register register " "Info: + Longest register to register delay is 0.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns State.state_b 1 REG LCFF_X39_Y23_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y23_N7; Fanout = 3; REG Node = 'State.state_b'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { State.state_b } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.309 ns) 0.530 ns State.state_c 2 REG LCFF_X39_Y23_N3 1 " "Info: 2: + IC(0.221 ns) + CELL(0.309 ns) = 0.530 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 1; REG Node = 'State.state_c'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.530 ns" { State.state_b State.state_c } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 58.30 % ) " "Info: Total cell delay = 0.309 ns ( 58.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.221 ns ( 41.70 % ) " "Info: Total interconnect delay = 0.221 ns ( 41.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.530 ns" { State.state_b State.state_c } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "0.530 ns" { State.state_b {} State.state_c {} } { 0.000ns 0.221ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ck destination 2.499 ns + Shortest register " "Info: + Shortest clock path from clock \"Ck\" to destination register is 2.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Ck 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Ck'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ck } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Ck~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Ck~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { Ck Ck~clkctrl } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.618 ns) 2.499 ns State.state_c 3 REG LCFF_X39_Y23_N3 1 " "Info: 3: + IC(0.684 ns) + CELL(0.618 ns) = 2.499 ns; Loc. = LCFF_X39_Y23_N3; Fanout = 1; REG Node = 'State.state_c'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.302 ns" { Ck~clkctrl State.state_c } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.90 % ) " "Info: Total cell delay = 1.472 ns ( 58.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 41.10 % ) " "Info: Total interconnect delay = 1.027 ns ( 41.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.499 ns" { Ck Ck~clkctrl State.state_c } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.499 ns" { Ck {} Ck~combout {} Ck~clkctrl {} State.state_c {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ck source 2.499 ns - Longest register " "Info: - Longest clock path from clock \"Ck\" to source register is 2.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Ck 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Ck'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ck } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Ck~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Ck~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { Ck Ck~clkctrl } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.618 ns) 2.499 ns State.state_b 3 REG LCFF_X39_Y23_N7 3 " "Info: 3: + IC(0.684 ns) + CELL(0.618 ns) = 2.499 ns; Loc. = LCFF_X39_Y23_N7; Fanout = 3; REG Node = 'State.state_b'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.302 ns" { Ck~clkctrl State.state_b } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.90 % ) " "Info: Total cell delay = 1.472 ns ( 58.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 41.10 % ) " "Info: Total interconnect delay = 1.027 ns ( 41.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.499 ns" { Ck Ck~clkctrl State.state_b } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.499 ns" { Ck {} Ck~combout {} Ck~clkctrl {} State.state_b {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.499 ns" { Ck Ck~clkctrl State.state_c } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.499 ns" { Ck {} Ck~combout {} Ck~clkctrl {} State.state_c {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.499 ns" { Ck Ck~clkctrl State.state_b } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.499 ns" { Ck {} Ck~combout {} Ck~clkctrl {} State.state_b {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.530 ns" { State.state_b State.state_c } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "0.530 ns" { State.state_b {} State.state_c {} } { 0.000ns 0.221ns } { 0.000ns 0.309ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.499 ns" { Ck Ck~clkctrl State.state_c } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.499 ns" { Ck {} Ck~combout {} Ck~clkctrl {} State.state_c {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.499 ns" { Ck Ck~clkctrl State.state_b } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.499 ns" { Ck {} Ck~combout {} Ck~clkctrl {} State.state_b {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { State.state_c } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { State.state_c {} } {  } {  } "" } } { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 20 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Ck o_A State.state_b 5.592 ns register " "Info: tco from clock \"Ck\" to destination pin \"o_A\" through register \"State.state_b\" is 5.592 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ck source 2.499 ns + Longest register " "Info: + Longest clock path from clock \"Ck\" to source register is 2.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Ck 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Ck'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Ck } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Ck~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Ck~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { Ck Ck~clkctrl } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.618 ns) 2.499 ns State.state_b 3 REG LCFF_X39_Y23_N7 3 " "Info: 3: + IC(0.684 ns) + CELL(0.618 ns) = 2.499 ns; Loc. = LCFF_X39_Y23_N7; Fanout = 3; REG Node = 'State.state_b'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.302 ns" { Ck~clkctrl State.state_b } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.90 % ) " "Info: Total cell delay = 1.472 ns ( 58.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.027 ns ( 41.10 % ) " "Info: Total interconnect delay = 1.027 ns ( 41.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.499 ns" { Ck Ck~clkctrl State.state_b } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.499 ns" { Ck {} Ck~combout {} Ck~clkctrl {} State.state_b {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.999 ns + Longest register pin " "Info: + Longest register to pin delay is 2.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns State.state_b 1 REG LCFF_X39_Y23_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y23_N7; Fanout = 3; REG Node = 'State.state_b'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { State.state_b } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.272 ns) 0.525 ns o_A~0 2 COMB LCCOMB_X39_Y23_N0 1 " "Info: 2: + IC(0.253 ns) + CELL(0.272 ns) = 0.525 ns; Loc. = LCCOMB_X39_Y23_N0; Fanout = 1; COMB Node = 'o_A~0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.525 ns" { State.state_b o_A~0 } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(2.154 ns) 2.999 ns o_A 3 PIN PIN_F2 0 " "Info: 3: + IC(0.320 ns) + CELL(2.154 ns) = 2.999 ns; Loc. = PIN_F2; Fanout = 0; PIN Node = 'o_A'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.474 ns" { o_A~0 o_A } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/lab9/fsm new 5/aaa/aaa.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.426 ns ( 80.89 % ) " "Info: Total cell delay = 2.426 ns ( 80.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 19.11 % ) " "Info: Total interconnect delay = 0.573 ns ( 19.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.999 ns" { State.state_b o_A~0 o_A } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.999 ns" { State.state_b {} o_A~0 {} o_A {} } { 0.000ns 0.253ns 0.320ns } { 0.000ns 0.272ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.499 ns" { Ck Ck~clkctrl State.state_b } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.499 ns" { Ck {} Ck~combout {} Ck~clkctrl {} State.state_b {} } { 0.000ns 0.000ns 0.343ns 0.684ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.999 ns" { State.state_b o_A~0 o_A } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.999 ns" { State.state_b {} o_A~0 {} o_A {} } { 0.000ns 0.253ns 0.320ns } { 0.000ns 0.272ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4383 " "Info: Allocated 4383 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 14:38:11 2020 " "Info: Processing ended: Fri Nov 27 14:38:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
