{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 10 20:55:03 2009 " "Info: Processing started: Sat Jan 10 20:55:03 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AlarmLogic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file AlarmLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AlarmLogic-AlarmLogic_arch " "Info: Found design unit 1: AlarmLogic-AlarmLogic_arch" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 AlarmLogic " "Info: Found entity 1: AlarmLogic" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DigitalClock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DigitalClock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalClock-DigitalClock_arch " "Info: Found design unit 1: DigitalClock-DigitalClock_arch" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 DigitalClock " "Info: Found entity 1: DigitalClock" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DigitalWatch.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DigitalWatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalWatch " "Info: Found entity 1: DigitalWatch" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MasterSelect.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MasterSelect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MasterSelect-MasterSelect_arch " "Info: Found design unit 1: MasterSelect-MasterSelect_arch" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 MasterSelect " "Info: Found entity 1: MasterSelect" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SegmentDisplay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SegmentDisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegmentDisplay-SegmentDisplay_arch " "Info: Found design unit 1: SegmentDisplay-SegmentDisplay_arch" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 SegmentDisplay " "Info: Found entity 1: SegmentDisplay" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TimerLogic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TimerLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerLogic-TimerLogic_arch " "Info: Found design unit 1: TimerLogic-TimerLogic_arch" {  } { { "TimerLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/TimerLogic.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 TimerLogic " "Info: Found entity 1: TimerLogic" {  } { { "TimerLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/TimerLogic.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalWatch " "Info: Elaborating entity \"DigitalWatch\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmLogic AlarmLogic:inst3 " "Info: Elaborating entity \"AlarmLogic\" for hierarchy \"AlarmLogic:inst3\"" {  } { { "DigitalWatch.bdf" "inst3" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 160 512 712 416 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AlarmClock AlarmLogic.vhd(56) " "Warning (10631): VHDL Process Statement warning at AlarmLogic.vhd(56): inferring latch(es) for signal or variable \"AlarmClock\", which holds its previous value in one or more paths through the process" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmClock AlarmLogic.vhd(56) " "Info (10041): Inferred latch for \"AlarmClock\" at AlarmLogic.vhd(56)" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MasterSelect MasterSelect:inst " "Info: Elaborating entity \"MasterSelect\" for hierarchy \"MasterSelect:inst\"" {  } { { "DigitalWatch.bdf" "inst" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 136 200 368 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset MasterSelect.vhd(80) " "Warning (10492): VHDL Process Statement warning at MasterSelect.vhd(80): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegmentDisplay SegmentDisplay:inst5 " "Info: Elaborating entity \"SegmentDisplay\" for hierarchy \"SegmentDisplay:inst5\"" {  } { { "DigitalWatch.bdf" "inst5" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 16 904 1112 304 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalClock DigitalClock:inst4 " "Info: Elaborating entity \"DigitalClock\" for hierarchy \"DigitalClock:inst4\"" {  } { { "DigitalWatch.bdf" "inst4" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { -32 512 704 128 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerLogic TimerLogic:inst13 " "Info: Elaborating entity \"TimerLogic\" for hierarchy \"TimerLogic:inst13\"" {  } { { "DigitalWatch.bdf" "inst13" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 432 504 712 592 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DigitalClock:inst4\|timeClock " "Warning: Found clock multiplexer DigitalClock:inst4\|timeClock" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DigitalClock:inst4\|timeClock~0 " "Warning: Found clock multiplexer DigitalClock:inst4\|timeClock~0" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "AlarmLogic:inst3\|alarm_on\[6\] AlarmLogic:inst3\|alarm " "Info (13350): Duplicate register \"AlarmLogic:inst3\|alarm_on\[6\]\" merged to single register \"AlarmLogic:inst3\|alarm\"" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 41 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AlarmLogic:inst3\|alarm_on\[5\] AlarmLogic:inst3\|alarm " "Info (13350): Duplicate register \"AlarmLogic:inst3\|alarm_on\[5\]\" merged to single register \"AlarmLogic:inst3\|alarm\"" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 41 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AlarmLogic:inst3\|alarm_on\[4\] AlarmLogic:inst3\|alarm " "Info (13350): Duplicate register \"AlarmLogic:inst3\|alarm_on\[4\]\" merged to single register \"AlarmLogic:inst3\|alarm\"" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 41 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AlarmLogic:inst3\|alarm_on\[3\] AlarmLogic:inst3\|alarm " "Info (13350): Duplicate register \"AlarmLogic:inst3\|alarm_on\[3\]\" merged to single register \"AlarmLogic:inst3\|alarm\"" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 41 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AlarmLogic:inst3\|alarm_on\[2\] AlarmLogic:inst3\|alarm " "Info (13350): Duplicate register \"AlarmLogic:inst3\|alarm_on\[2\]\" merged to single register \"AlarmLogic:inst3\|alarm\"" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 41 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AlarmLogic:inst3\|alarm_on\[1\] AlarmLogic:inst3\|alarm " "Info (13350): Duplicate register \"AlarmLogic:inst3\|alarm_on\[1\]\" merged to single register \"AlarmLogic:inst3\|alarm\"" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 41 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AlarmLogic:inst3\|alarm_on\[0\] AlarmLogic:inst3\|alarm " "Info (13350): Duplicate register \"AlarmLogic:inst3\|alarm_on\[0\]\" merged to single register \"AlarmLogic:inst3\|alarm\"" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 41 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AlarmLogic:inst3\|alarm_out\[0\] AlarmLogic:inst3\|alarm_out\[7\] " "Info (13350): Duplicate register \"AlarmLogic:inst3\|alarm_out\[0\]\" merged to single register \"AlarmLogic:inst3\|alarm_out\[7\]\"" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 121 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AlarmLogic:inst3\|alarm_out\[1\] AlarmLogic:inst3\|alarm_out\[7\] " "Info (13350): Duplicate register \"AlarmLogic:inst3\|alarm_out\[1\]\" merged to single register \"AlarmLogic:inst3\|alarm_out\[7\]\"" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 121 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AlarmLogic:inst3\|alarm_out\[2\] AlarmLogic:inst3\|alarm_out\[7\] " "Info (13350): Duplicate register \"AlarmLogic:inst3\|alarm_out\[2\]\" merged to single register \"AlarmLogic:inst3\|alarm_out\[7\]\"" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 121 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AlarmLogic:inst3\|alarm_out\[3\] AlarmLogic:inst3\|alarm_out\[7\] " "Info (13350): Duplicate register \"AlarmLogic:inst3\|alarm_out\[3\]\" merged to single register \"AlarmLogic:inst3\|alarm_out\[7\]\"" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 121 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AlarmLogic:inst3\|alarm_out\[4\] AlarmLogic:inst3\|alarm_out\[7\] " "Info (13350): Duplicate register \"AlarmLogic:inst3\|alarm_out\[4\]\" merged to single register \"AlarmLogic:inst3\|alarm_out\[7\]\"" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 121 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AlarmLogic:inst3\|alarm_out\[5\] AlarmLogic:inst3\|alarm_out\[7\] " "Info (13350): Duplicate register \"AlarmLogic:inst3\|alarm_out\[5\]\" merged to single register \"AlarmLogic:inst3\|alarm_out\[7\]\"" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 121 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "AlarmLogic:inst3\|alarm_out\[6\] AlarmLogic:inst3\|alarm_out\[7\] " "Info (13350): Duplicate register \"AlarmLogic:inst3\|alarm_out\[6\]\" merged to single register \"AlarmLogic:inst3\|alarm_out\[7\]\"" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 121 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DigitalWatch\|SegmentDisplay:inst5\|state 4 " "Info: State machine \"\|DigitalWatch\|SegmentDisplay:inst5\|state\" contains 4 states" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DigitalWatch\|SegmentDisplay:inst5\|state " "Info: Selected Auto state machine encoding method for state machine \"\|DigitalWatch\|SegmentDisplay:inst5\|state\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DigitalWatch\|SegmentDisplay:inst5\|state " "Info: Encoding result for state machine \"\|DigitalWatch\|SegmentDisplay:inst5\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "SegmentDisplay:inst5\|state.s3 " "Info: Encoded state bit \"SegmentDisplay:inst5\|state.s3\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "SegmentDisplay:inst5\|state.s2 " "Info: Encoded state bit \"SegmentDisplay:inst5\|state.s2\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "SegmentDisplay:inst5\|state.s1 " "Info: Encoded state bit \"SegmentDisplay:inst5\|state.s1\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "SegmentDisplay:inst5\|state.s0 " "Info: Encoded state bit \"SegmentDisplay:inst5\|state.s0\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DigitalWatch\|SegmentDisplay:inst5\|state.s0 0000 " "Info: State \"\|DigitalWatch\|SegmentDisplay:inst5\|state.s0\" uses code string \"0000\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DigitalWatch\|SegmentDisplay:inst5\|state.s1 0011 " "Info: State \"\|DigitalWatch\|SegmentDisplay:inst5\|state.s1\" uses code string \"0011\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DigitalWatch\|SegmentDisplay:inst5\|state.s2 0101 " "Info: State \"\|DigitalWatch\|SegmentDisplay:inst5\|state.s2\" uses code string \"0101\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DigitalWatch\|SegmentDisplay:inst5\|state.s3 1001 " "Info: State \"\|DigitalWatch\|SegmentDisplay:inst5\|state.s3\" uses code string \"1001\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Info: Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Div0\"" {  } { { "SegmentDisplay.vhd" "Div0" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 172 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Div3\"" {  } { { "SegmentDisplay.vhd" "Div3" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 179 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Div6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Div6\"" {  } { { "SegmentDisplay.vhd" "Div6" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 186 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Mod0\"" {  } { { "SegmentDisplay.vhd" "Mod0" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 173 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Mod3\"" {  } { { "SegmentDisplay.vhd" "Mod3" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 180 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Mod6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Mod6\"" {  } { { "SegmentDisplay.vhd" "Mod6" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 187 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Div1\"" {  } { { "SegmentDisplay.vhd" "Div1" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 174 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Div4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Div4\"" {  } { { "SegmentDisplay.vhd" "Div4" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 181 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Div7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Div7\"" {  } { { "SegmentDisplay.vhd" "Div7" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 188 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Mod1\"" {  } { { "SegmentDisplay.vhd" "Mod1" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 175 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Mod4\"" {  } { { "SegmentDisplay.vhd" "Mod4" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 182 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Mod7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Mod7\"" {  } { { "SegmentDisplay.vhd" "Mod7" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 189 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Div2\"" {  } { { "SegmentDisplay.vhd" "Div2" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 176 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Div5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Div5\"" {  } { { "SegmentDisplay.vhd" "Div5" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 183 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Div8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Div8\"" {  } { { "SegmentDisplay.vhd" "Div8" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 190 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Mod2\"" {  } { { "SegmentDisplay.vhd" "Mod2" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 177 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Mod5\"" {  } { { "SegmentDisplay.vhd" "Mod5" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 184 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SegmentDisplay:inst5\|Mod8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SegmentDisplay:inst5\|Mod8\"" {  } { { "SegmentDisplay.vhd" "Mod8" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 191 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "SegmentDisplay:inst5\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"SegmentDisplay:inst5\|lpm_divide:Div0\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 172 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SegmentDisplay:inst5\|lpm_divide:Div0 " "Info: Instantiated megafunction \"SegmentDisplay:inst5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 172 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c5m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_c5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c5m " "Info: Found entity 1: lpm_divide_c5m" {  } { { "db/lpm_divide_c5m.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/lpm_divide_c5m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Info: Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0oe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_0oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0oe " "Info: Found entity 1: alt_u_div_0oe" {  } { { "db/alt_u_div_0oe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/alt_u_div_0oe.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3dc " "Info: Found entity 1: add_sub_3dc" {  } { { "db/add_sub_3dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_3dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4dc " "Info: Found entity 1: add_sub_4dc" {  } { { "db/add_sub_4dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_4dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5dc " "Info: Found entity 1: add_sub_5dc" {  } { { "db/add_sub_5dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_5dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6dc " "Info: Found entity 1: add_sub_6dc" {  } { { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7dc " "Info: Found entity 1: add_sub_7dc" {  } { { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_7dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "SegmentDisplay:inst5\|lpm_divide:Div6 " "Info: Elaborated megafunction instantiation \"SegmentDisplay:inst5\|lpm_divide:Div6\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 186 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SegmentDisplay:inst5\|lpm_divide:Div6 " "Info: Instantiated megafunction \"SegmentDisplay:inst5\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 186 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d5m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_d5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d5m " "Info: Found entity 1: lpm_divide_d5m" {  } { { "db/lpm_divide_d5m.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/lpm_divide_d5m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2oe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_2oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2oe " "Info: Found entity 1: alt_u_div_2oe" {  } { { "db/alt_u_div_2oe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/alt_u_div_2oe.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "SegmentDisplay:inst5\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"SegmentDisplay:inst5\|lpm_divide:Mod0\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 173 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SegmentDisplay:inst5\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"SegmentDisplay:inst5\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 173 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gtl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_gtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gtl " "Info: Found entity 1: lpm_divide_gtl" {  } { { "db/lpm_divide_gtl.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/lpm_divide_gtl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_3oe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_3oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_3oe " "Info: Found entity 1: alt_u_div_3oe" {  } { { "db/alt_u_div_3oe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/alt_u_div_3oe.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "SegmentDisplay:inst5\|lpm_divide:Mod6 " "Info: Elaborated megafunction instantiation \"SegmentDisplay:inst5\|lpm_divide:Mod6\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 187 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SegmentDisplay:inst5\|lpm_divide:Mod6 " "Info: Instantiated megafunction \"SegmentDisplay:inst5\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Info: Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 187 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Info: Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/lpm_divide_itl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6oe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_6oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6oe " "Info: Found entity 1: alt_u_div_6oe" {  } { { "db/alt_u_div_6oe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/alt_u_div_6oe.tdf" 34 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8dc " "Info: Found entity 1: add_sub_8dc" {  } { { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_8dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "SegmentDisplay:inst5\|lpm_divide:Div8 " "Info: Elaborated megafunction instantiation \"SegmentDisplay:inst5\|lpm_divide:Div8\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 190 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SegmentDisplay:inst5\|lpm_divide:Div8 " "Info: Instantiated megafunction \"SegmentDisplay:inst5\|lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 190 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e5m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_e5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e5m " "Info: Found entity 1: lpm_divide_e5m" {  } { { "db/lpm_divide_e5m.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/lpm_divide_e5m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Info: Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4oe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_4oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4oe " "Info: Found entity 1: alt_u_div_4oe" {  } { { "db/alt_u_div_4oe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/alt_u_div_4oe.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "SegmentDisplay:inst5\|lpm_divide:Mod8 " "Info: Elaborated megafunction instantiation \"SegmentDisplay:inst5\|lpm_divide:Mod8\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 191 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SegmentDisplay:inst5\|lpm_divide:Mod8 " "Info: Instantiated megafunction \"SegmentDisplay:inst5\|lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 191 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ktl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ktl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ktl " "Info: Found entity 1: lpm_divide_ktl" {  } { { "db/lpm_divide_ktl.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/lpm_divide_ktl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Info: Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aoe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_aoe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aoe " "Info: Found entity 1: alt_u_div_aoe" {  } { { "db/alt_u_div_aoe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/alt_u_div_aoe.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9dc " "Info: Found entity 1: add_sub_9dc" {  } { { "db/add_sub_9dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_9dc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 99 -1 0 } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 48 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SegmentDisplay:inst5\|state.s2 " "Info: Register \"SegmentDisplay:inst5\|state.s2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1179 " "Info: Implemented 1179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "1113 " "Info: Implemented 1113 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 10 20:55:28 2009 " "Info: Processing ended: Sat Jan 10 20:55:28 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 10 20:55:30 2009 " "Info: Processing started: Sat Jan 10 20:55:30 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "DigitalWatch EP1C4F324C7 " "Info: Selected device EP1C4F324C7 for design \"DigitalWatch\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F324I7 " "Info: Device EP1C4F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324C7 " "Info: Device EP1C12F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324I7 " "Info: Device EP1C12F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324C7 " "Info: Device EP1C20F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324I7 " "Info: Device EP1C20F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS31p/INIT_DONE~ C3 " "Info: Pin ~LVDS31p/INIT_DONE~ is reserved at location C3" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~LVDS31p/INIT_DONE~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS31p/INIT_DONE~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ J1 " "Info: Pin ~nCSO~ is reserved at location J1" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ K6 " "Info: Pin ~ASDO~ is reserved at location K6" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN J3 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN J3" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "MasterSelect:inst\|clk100hz Global clock " "Info: Automatically promoted some destinations of signal \"MasterSelect:inst\|clk100hz\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MasterSelect:inst\|clk100hz " "Info: Destination \"MasterSelect:inst\|clk100hz\" may be non-global or may not use global clock" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 66 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 66 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "AlarmLogic:inst3\|AlarmClock Global clock " "Info: Automatically promoted some destinations of signal \"AlarmLogic:inst3\|AlarmClock\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "AlarmLogic:inst3\|AlarmClock " "Info: Destination \"AlarmLogic:inst3\|AlarmClock\" may be non-global or may not use global clock" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 33 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 33 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "DigitalClock:inst4\|timeClock Global clock " "Info: Automatically promoted signal \"DigitalClock:inst4\|timeClock\" to use Global clock" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "MasterSelect:inst\|clk2hz Global clock " "Info: Automatically promoted some destinations of signal \"MasterSelect:inst\|clk2hz\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MasterSelect:inst\|clk2hz " "Info: Destination \"MasterSelect:inst\|clk2hz\" may be non-global or may not use global clock" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 49 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DigitalClock:inst4\|timeClock~0 " "Info: Destination \"DigitalClock:inst4\|timeClock~0\" may be non-global or may not use global clock" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "AlarmLogic:inst3\|AlarmClock~8 " "Info: Destination \"AlarmLogic:inst3\|AlarmClock~8\" may be non-global or may not use global clock" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 33 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 49 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sw1 Global clock " "Info: Automatically promoted signal \"sw1\" to use Global clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 208 16 184 224 "sw1" "" } { 512 384 504 528 "sw1" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "sw1 " "Info: Pin \"sw1\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { sw1 } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw1" } } } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 208 16 184 224 "sw1" "" } { 512 384 504 528 "sw1" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "MasterSelect:inst\|sw0_node Global clock " "Info: Automatically promoted signal \"MasterSelect:inst\|sw0_node\" to use Global clock" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 26 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock " "Info: Automatically promoted some destinations of signal \"reset\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "TimerLogic:inst13\|min\[5\]~0 " "Info: Destination \"TimerLogic:inst13\|min\[5\]~0\" may be non-global or may not use global clock" {  } { { "TimerLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/TimerLogic.vhd" 102 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "MasterSelect:inst\|set_time\[2\]~0 " "Info: Destination \"MasterSelect:inst\|set_time\[2\]~0\" may be non-global or may not use global clock" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 99 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SegmentDisplay:inst5\|state.s3 " "Info: Destination \"SegmentDisplay:inst5\|state.s3\" may be non-global or may not use global clock" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SegmentDisplay:inst5\|state.s0 " "Info: Destination \"SegmentDisplay:inst5\|state.s0\" may be non-global or may not use global clock" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "SegmentDisplay:inst5\|state.s1 " "Info: Destination \"SegmentDisplay:inst5\|state.s1\" may be non-global or may not use global clock" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 41 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 160 16 184 176 "reset" "" } { -16 424 512 0 "reset" "" } { 32 832 904 48 "reset" "" } { 176 432 512 192 "reset" "" } { 448 448 504 464 "reset" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "reset " "Info: Pin \"reset\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { reset } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 160 16 184 176 "reset" "" } { -16 424 512 0 "reset" "" } { 32 832 904 48 "reset" "" } { 176 432 512 192 "reset" "" } { 448 448 504 464 "reset" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "17.681 ns register register " "Info: Estimated most critical path is register to register delay of 17.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalClock:inst4\|min\[3\] 1 REG LAB_X18_Y8 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y8; Fanout = 14; REG Node = 'DigitalClock:inst4\|min\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalClock:inst4|min[3] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.509 ns) 0.915 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[1\]~COUTCOUT1 2 COMB LAB_X18_Y8 1 " "Info: 2: + IC(0.406 ns) + CELL(0.509 ns) = 0.915 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[1\]~COUTCOUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { DigitalClock:inst4|min[3] SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 1.453 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~39 3 COMB LAB_X18_Y8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.538 ns) = 1.453 ns; Loc. = LAB_X18_Y8; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~39'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.509 ns) 2.913 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~36COUT1 4 COMB LAB_X19_Y7 2 " "Info: 4: + IC(0.951 ns) + CELL(0.509 ns) = 2.913 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~36COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.984 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~30COUT1 5 COMB LAB_X19_Y7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.984 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~30COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.055 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~34COUT1 6 COMB LAB_X19_Y7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.055 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~34COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 3.593 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~31 7 COMB LAB_X19_Y7 9 " "Info: 7: + IC(0.000 ns) + CELL(0.538 ns) = 3.593 ns; Loc. = LAB_X19_Y7; Fanout = 9; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~31'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.522 ns) 4.783 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[19\]~34 8 COMB LAB_X18_Y8 3 " "Info: 8: + IC(0.668 ns) + CELL(0.522 ns) = 4.783 ns; Loc. = LAB_X18_Y8; Fanout = 3; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[19\]~34'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 } "NODE_NAME" } } { "db/alt_u_div_6oe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/alt_u_div_6oe.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.382 ns) 6.248 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~50COUT1 9 COMB LAB_X19_Y7 2 " "Info: 9: + IC(1.083 ns) + CELL(0.382 ns) = 6.248 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~50COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.319 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~46COUT1 10 COMB LAB_X19_Y7 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.319 ns; Loc. = LAB_X19_Y7; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~46COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.390 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~48COUT1 11 COMB LAB_X19_Y7 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.390 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~48COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 6.928 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~43 12 COMB LAB_X19_Y7 11 " "Info: 12: + IC(0.000 ns) + CELL(0.538 ns) = 6.928 ns; Loc. = LAB_X19_Y7; Fanout = 11; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~43'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.522 ns) 8.118 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[25\]~22 13 COMB LAB_X19_Y8 3 " "Info: 13: + IC(0.668 ns) + CELL(0.522 ns) = 8.118 ns; Loc. = LAB_X19_Y8; Fanout = 3; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[25\]~22'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.190 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22 } "NODE_NAME" } } { "db/alt_u_div_6oe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/alt_u_div_6oe.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.374 ns) 9.601 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~62 14 COMB LAB_X20_Y5 2 " "Info: 14: + IC(1.109 ns) + CELL(0.374 ns) = 9.601 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~62'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.069 ns) 9.670 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~60 15 COMB LAB_X20_Y5 2 " "Info: 15: + IC(0.000 ns) + CELL(0.069 ns) = 9.670 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~60'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.069 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.240 ns) 9.910 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~56 16 COMB LAB_X20_Y5 2 " "Info: 16: + IC(0.000 ns) + CELL(0.240 ns) = 9.910 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~56'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.240 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.601 ns) 10.511 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~53 17 COMB LAB_X20_Y5 6 " "Info: 17: + IC(0.000 ns) + CELL(0.601 ns) = 10.511 ns; Loc. = LAB_X20_Y5; Fanout = 6; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~53'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.258 ns) 11.732 ns SegmentDisplay:inst5\|Mux27~500 18 COMB LAB_X19_Y9 3 " "Info: 18: + IC(0.963 ns) + CELL(0.258 ns) = 11.732 ns; Loc. = LAB_X19_Y9; Fanout = 3; COMB Node = 'SegmentDisplay:inst5\|Mux27~500'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 SegmentDisplay:inst5|Mux27~500 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.522 ns) 12.953 ns SegmentDisplay:inst5\|Mux24~441 19 COMB LAB_X20_Y5 1 " "Info: 19: + IC(0.699 ns) + CELL(0.522 ns) = 12.953 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'SegmentDisplay:inst5\|Mux24~441'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { SegmentDisplay:inst5|Mux27~500 SegmentDisplay:inst5|Mux24~441 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.101 ns) 13.730 ns SegmentDisplay:inst5\|WideNor3~170 20 COMB LAB_X21_Y5 1 " "Info: 20: + IC(0.676 ns) + CELL(0.101 ns) = 13.730 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'SegmentDisplay:inst5\|WideNor3~170'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { SegmentDisplay:inst5|Mux24~441 SegmentDisplay:inst5|WideNor3~170 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 250 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.258 ns) 14.951 ns SegmentDisplay:inst5\|WideNor3~171 21 COMB LAB_X20_Y9 7 " "Info: 21: + IC(0.963 ns) + CELL(0.258 ns) = 14.951 ns; Loc. = LAB_X20_Y9; Fanout = 7; COMB Node = 'SegmentDisplay:inst5\|WideNor3~171'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { SegmentDisplay:inst5|WideNor3~170 SegmentDisplay:inst5|WideNor3~171 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 250 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.390 ns) 15.728 ns SegmentDisplay:inst5\|Equal35~112 22 COMB LAB_X19_Y9 2 " "Info: 22: + IC(0.387 ns) + CELL(0.390 ns) = 15.728 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|Equal35~112'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { SegmentDisplay:inst5|WideNor3~171 SegmentDisplay:inst5|Equal35~112 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 254 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.101 ns) 16.306 ns SegmentDisplay:inst5\|Selector25~22 23 COMB LAB_X19_Y9 2 " "Info: 23: + IC(0.477 ns) + CELL(0.101 ns) = 16.306 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|Selector25~22'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { SegmentDisplay:inst5|Equal35~112 SegmentDisplay:inst5|Selector25~22 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 250 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.390 ns) 16.884 ns SegmentDisplay:inst5\|Selector23~45 24 COMB LAB_X19_Y9 2 " "Info: 24: + IC(0.188 ns) + CELL(0.390 ns) = 16.884 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|Selector23~45'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { SegmentDisplay:inst5|Selector25~22 SegmentDisplay:inst5|Selector23~45 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 250 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.273 ns) 17.681 ns SegmentDisplay:inst5\|seg_min1\[5\] 25 REG LAB_X19_Y9 2 " "Info: 25: + IC(0.524 ns) + CELL(0.273 ns) = 17.681 ns; Loc. = LAB_X19_Y9; Fanout = 2; REG Node = 'SegmentDisplay:inst5\|seg_min1\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.797 ns" { SegmentDisplay:inst5|Selector23~45 SegmentDisplay:inst5|seg_min1[5] } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.919 ns ( 44.79 % ) " "Info: Total cell delay = 7.919 ns ( 44.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.762 ns ( 55.21 % ) " "Info: Total interconnect delay = 9.762 ns ( 55.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.681 ns" { DigitalClock:inst4|min[3] SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 SegmentDisplay:inst5|Mux27~500 SegmentDisplay:inst5|Mux24~441 SegmentDisplay:inst5|WideNor3~170 SegmentDisplay:inst5|WideNor3~171 SegmentDisplay:inst5|Equal35~112 SegmentDisplay:inst5|Selector25~22 SegmentDisplay:inst5|Selector23~45 SegmentDisplay:inst5|seg_min1[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Warning" "WFITAPI_FITAPI_WARNING_VPR_VERY_HIGH_HOLD_REQUIREMENTS_DETECTED" "14 2451 " "Warning: 14 (of 2451) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." { { "Info" "IFITAPI_FITAPI_INFO_VPR_REGISTERS_WITH_VERY_HIGH_HOLD_REQUIREMENTS" "14 " "Info: Found 14 Registers with very high hold time requirements" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SegmentDisplay:inst5\|seg_sec1\[6\] " "Info: Node \"SegmentDisplay:inst5\|seg_sec1\[6\]\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 269 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|seg_sec1\[6\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst5|seg_sec1[6] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SegmentDisplay:inst5\|seg_min1\[5\] " "Info: Node \"SegmentDisplay:inst5\|seg_min1\[5\]\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 234 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|seg_min1\[5\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst5|seg_min1[5] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SegmentDisplay:inst5\|seg_min1\[2\] " "Info: Node \"SegmentDisplay:inst5\|seg_min1\[2\]\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 234 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|seg_min1\[2\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst5|seg_min1[2] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SegmentDisplay:inst5\|seg_sec1\[5\] " "Info: Node \"SegmentDisplay:inst5\|seg_sec1\[5\]\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 269 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|seg_sec1\[5\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst5|seg_sec1[5] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SegmentDisplay:inst5\|seg_min1\[6\] " "Info: Node \"SegmentDisplay:inst5\|seg_min1\[6\]\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 234 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|seg_min1\[6\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst5|seg_min1[6] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "AlarmLogic:inst3\|alarm_out\[7\] " "Info: Node \"AlarmLogic:inst3\|alarm_out\[7\]\"" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 121 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AlarmLogic:inst3\|alarm_out\[7\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AlarmLogic:inst3|alarm_out[7] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SegmentDisplay:inst5\|seg_hour1\[6\] " "Info: Node \"SegmentDisplay:inst5\|seg_hour1\[6\]\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 199 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|seg_hour1\[6\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst5|seg_hour1[6] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SegmentDisplay:inst5\|seg_sec0\[2\] " "Info: Node \"SegmentDisplay:inst5\|seg_sec0\[2\]\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 269 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|seg_sec0\[2\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst5|seg_sec0[2] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SegmentDisplay:inst5\|seg_sec0\[6\] " "Info: Node \"SegmentDisplay:inst5\|seg_sec0\[6\]\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 269 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|seg_sec0\[6\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst5|seg_sec0[6] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SegmentDisplay:inst5\|seg_hour1\[5\] " "Info: Node \"SegmentDisplay:inst5\|seg_hour1\[5\]\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 199 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|seg_hour1\[5\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst5|seg_hour1[5] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME_DUAL_OUTPUT" "SegmentDisplay:inst5\|mode_out\[0\] " "Info: Node \"SegmentDisplay:inst5\|mode_out\[0\]\" (dual-output)" { { "Info" "IFITAPI_FITAPI_ATOM_REGISTERED_OUTPUT" "SegmentDisplay:inst5\|mode_out\[0\] " "Info: Registered output is \"SegmentDisplay:inst5\|mode_out\[0\]\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 146 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|mode_out\[0\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst5|mode_out[0] } "NODE_NAME" } }  } 0 0 "Registered output is \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_COMBINATORIAL_OUTPUT" "DigitalClock:inst4\|Equal0~51 " "Info: Combinational output is \"DigitalClock:inst4\|Equal0~51\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 146 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|mode_out\[0\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst5|mode_out[0] } "NODE_NAME" } }  } 0 0 "Combinational output is \"%1!s!\"" 0 0 "" 0 0}  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 146 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|mode_out\[0\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst5|mode_out[0] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\" (dual-output)" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SegmentDisplay:inst5\|seg_hour0\[3\] " "Info: Node \"SegmentDisplay:inst5\|seg_hour0\[3\]\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 199 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|seg_hour0\[3\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst5|seg_hour0[3] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SegmentDisplay:inst5\|seg_min0\[3\] " "Info: Node \"SegmentDisplay:inst5\|seg_min0\[3\]\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 234 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|seg_min0\[3\]" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst5|seg_min0[3] } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SegmentDisplay:inst5\|disp_hour " "Info: Node \"SegmentDisplay:inst5\|disp_hour\"" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 38 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|disp_hour" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SegmentDisplay:inst5|disp_hour } "NODE_NAME" } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! Registers with very high hold time requirements" 0 0 "" 0 0}  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X10_Y9 X19_Y18 " "Info: Peak interconnect usage is 18% of the available device resources in the region that extends from location X10_Y9 to location X19_Y18" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 10 20:55:45 2009 " "Info: Processing ended: Sat Jan 10 20:55:45 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 10 20:55:50 2009 " "Info: Processing started: Sat Jan 10 20:55:50 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "145 " "Info: Peak virtual memory: 145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 10 20:55:54 2009 " "Info: Processing ended: Sat Jan 10 20:55:54 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 10 20:55:55 2009 " "Info: Processing started: Sat Jan 10 20:55:55 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DigitalWatch -c DigitalWatch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "AlarmLogic:inst3\|AlarmClock " "Warning: Node \"AlarmLogic:inst3\|AlarmClock\" is a latch" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sw2 " "Info: Assuming node \"sw2\" is an undefined clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 536 48 216 552 "sw2" "" } { 80 448 512 96 "sw2" "" } { 112 824 904 128 "sw2" "" } { 336 432 512 352 "sw2" "" } { 528 216 504 544 "sw2" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sw1 " "Info: Assuming node \"sw1\" is an undefined clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 208 16 184 224 "sw1" "" } { 512 384 504 528 "sw1" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "sw3 " "Info: Assuming node \"sw3\" is an undefined clock" {  } { { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 360 40 208 376 "sw3" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "AlarmLogic:inst3\|AlarmClock " "Info: Detected ripple clock \"AlarmLogic:inst3\|AlarmClock\" as buffer" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 33 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AlarmLogic:inst3\|AlarmClock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|clk2hz " "Info: Detected ripple clock \"MasterSelect:inst\|clk2hz\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 49 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|clk2hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "SegmentDisplay:inst5\|blink " "Info: Detected ripple clock \"SegmentDisplay:inst5\|blink\" as buffer" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 48 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SegmentDisplay:inst5\|blink" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigitalClock:inst4\|Equal0~49 " "Info: Detected gated clock \"DigitalClock:inst4\|Equal0~49\" as buffer" {  } { { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitalClock:inst4\|Equal0~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|sw0_node " "Info: Detected ripple clock \"MasterSelect:inst\|sw0_node\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 26 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|sw0_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigitalClock:inst4\|timeClock~0 " "Info: Detected gated clock \"DigitalClock:inst4\|timeClock~0\" as buffer" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitalClock:inst4\|timeClock~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|mode\[0\] " "Info: Detected ripple clock \"MasterSelect:inst\|mode\[0\]\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 89 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|mode\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|mode\[1\] " "Info: Detected ripple clock \"MasterSelect:inst\|mode\[1\]\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 89 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|mode\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|clk1hz " "Info: Detected ripple clock \"MasterSelect:inst\|clk1hz\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 33 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|clk1hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigitalClock:inst4\|Equal0~50 " "Info: Detected gated clock \"DigitalClock:inst4\|Equal0~50\" as buffer" {  } { { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitalClock:inst4\|Equal0~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "DigitalClock:inst4\|timeClock " "Info: Detected gated clock \"DigitalClock:inst4\|timeClock\" as buffer" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitalClock:inst4\|timeClock" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MasterSelect:inst\|clk100hz " "Info: Detected ripple clock \"MasterSelect:inst\|clk100hz\" as buffer" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 66 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MasterSelect:inst\|clk100hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DigitalClock:inst4\|min\[3\] register SegmentDisplay:inst5\|seg_min1\[5\] 32.42 MHz 30.849 ns Internal " "Info: Clock \"clk\" has Internal fmax of 32.42 MHz between source register \"DigitalClock:inst4\|min\[3\]\" and destination register \"SegmentDisplay:inst5\|seg_min1\[5\]\" (period= 30.849 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.368 ns + Longest register register " "Info: + Longest register to register delay is 19.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalClock:inst4\|min\[3\] 1 REG LC_X18_Y8_N4 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y8_N4; Fanout = 14; REG Node = 'DigitalClock:inst4\|min\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalClock:inst4|min[3] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.382 ns) 0.836 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[1\]~COUTCOUT1 2 COMB LC_X18_Y8_N7 1 " "Info: 2: + IC(0.454 ns) + CELL(0.382 ns) = 0.836 ns; Loc. = LC_X18_Y8_N7; Fanout = 1; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[1\]~COUTCOUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { DigitalClock:inst4|min[3] SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 1.374 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~39 3 COMB LC_X18_Y8_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.538 ns) = 1.374 ns; Loc. = LC_X18_Y8_N8; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~39'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.382 ns) 2.799 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~36COUT1 4 COMB LC_X19_Y7_N0 2 " "Info: 4: + IC(1.043 ns) + CELL(0.382 ns) = 2.799 ns; Loc. = LC_X19_Y7_N0; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~36COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.870 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~30COUT1 5 COMB LC_X19_Y7_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.870 ns; Loc. = LC_X19_Y7_N1; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~30COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.941 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~34COUT1 6 COMB LC_X19_Y7_N2 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.941 ns; Loc. = LC_X19_Y7_N2; Fanout = 1; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~34COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 3.479 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~31 7 COMB LC_X19_Y7_N3 9 " "Info: 7: + IC(0.000 ns) + CELL(0.538 ns) = 3.479 ns; Loc. = LC_X19_Y7_N3; Fanout = 9; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~31'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.258 ns) 4.849 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[19\]~28 8 COMB LC_X19_Y6_N3 3 " "Info: 8: + IC(1.112 ns) + CELL(0.258 ns) = 4.849 ns; Loc. = LC_X19_Y6_N3; Fanout = 3; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[19\]~28'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28 } "NODE_NAME" } } { "db/alt_u_div_6oe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/alt_u_div_6oe.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.509 ns) 6.443 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~50COUT1 9 COMB LC_X19_Y7_N6 2 " "Info: 9: + IC(1.085 ns) + CELL(0.509 ns) = 6.443 ns; Loc. = LC_X19_Y7_N6; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~50COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.514 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~46COUT1 10 COMB LC_X19_Y7_N7 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.514 ns; Loc. = LC_X19_Y7_N7; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~46COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.585 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~48COUT1 11 COMB LC_X19_Y7_N8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.585 ns; Loc. = LC_X19_Y7_N8; Fanout = 1; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~48COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 7.123 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~43 12 COMB LC_X19_Y7_N9 11 " "Info: 12: + IC(0.000 ns) + CELL(0.538 ns) = 7.123 ns; Loc. = LC_X19_Y7_N9; Fanout = 11; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~43'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.258 ns) 8.542 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[25\]~22 13 COMB LC_X19_Y8_N2 3 " "Info: 13: + IC(1.161 ns) + CELL(0.258 ns) = 8.542 ns; Loc. = LC_X19_Y8_N2; Fanout = 3; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[25\]~22'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22 } "NODE_NAME" } } { "db/alt_u_div_6oe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/alt_u_div_6oe.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.744 ns) + CELL(0.499 ns) 10.785 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~62 14 COMB LC_X20_Y5_N2 2 " "Info: 14: + IC(1.744 ns) + CELL(0.499 ns) = 10.785 ns; Loc. = LC_X20_Y5_N2; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~62'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.243 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.069 ns) 10.854 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~60 15 COMB LC_X20_Y5_N3 2 " "Info: 15: + IC(0.000 ns) + CELL(0.069 ns) = 10.854 ns; Loc. = LC_X20_Y5_N3; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~60'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.069 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.157 ns) 11.011 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~56 16 COMB LC_X20_Y5_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.157 ns) = 11.011 ns; Loc. = LC_X20_Y5_N4; Fanout = 2; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~56'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.157 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.549 ns) 11.560 ns SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~53 17 COMB LC_X20_Y5_N6 6 " "Info: 17: + IC(0.000 ns) + CELL(0.549 ns) = 11.560 ns; Loc. = LC_X20_Y5_N6; Fanout = 6; COMB Node = 'SegmentDisplay:inst5\|lpm_divide:Mod1\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~53'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.101 ns) 12.794 ns SegmentDisplay:inst5\|Mux27~500 18 COMB LC_X19_Y9_N2 3 " "Info: 18: + IC(1.133 ns) + CELL(0.101 ns) = 12.794 ns; Loc. = LC_X19_Y9_N2; Fanout = 3; COMB Node = 'SegmentDisplay:inst5\|Mux27~500'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 SegmentDisplay:inst5|Mux27~500 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.101 ns) 13.980 ns SegmentDisplay:inst5\|Mux24~441 19 COMB LC_X20_Y5_N0 1 " "Info: 19: + IC(1.085 ns) + CELL(0.101 ns) = 13.980 ns; Loc. = LC_X20_Y5_N0; Fanout = 1; COMB Node = 'SegmentDisplay:inst5\|Mux24~441'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { SegmentDisplay:inst5|Mux27~500 SegmentDisplay:inst5|Mux24~441 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.258 ns) 14.870 ns SegmentDisplay:inst5\|WideNor3~170 20 COMB LC_X21_Y5_N9 1 " "Info: 20: + IC(0.632 ns) + CELL(0.258 ns) = 14.870 ns; Loc. = LC_X21_Y5_N9; Fanout = 1; COMB Node = 'SegmentDisplay:inst5\|WideNor3~170'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.890 ns" { SegmentDisplay:inst5|Mux24~441 SegmentDisplay:inst5|WideNor3~170 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 250 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.101 ns) 16.059 ns SegmentDisplay:inst5\|WideNor3~171 21 COMB LC_X20_Y9_N1 7 " "Info: 21: + IC(1.088 ns) + CELL(0.101 ns) = 16.059 ns; Loc. = LC_X20_Y9_N1; Fanout = 7; COMB Node = 'SegmentDisplay:inst5\|WideNor3~171'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { SegmentDisplay:inst5|WideNor3~170 SegmentDisplay:inst5|WideNor3~171 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 250 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.101 ns) 16.800 ns SegmentDisplay:inst5\|Equal32~124 22 COMB LC_X21_Y9_N7 4 " "Info: 22: + IC(0.640 ns) + CELL(0.101 ns) = 16.800 ns; Loc. = LC_X21_Y9_N7; Fanout = 4; COMB Node = 'SegmentDisplay:inst5\|Equal32~124'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { SegmentDisplay:inst5|WideNor3~171 SegmentDisplay:inst5|Equal32~124 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.522 ns) 17.723 ns SegmentDisplay:inst5\|Selector23~43 23 COMB LC_X21_Y9_N9 1 " "Info: 23: + IC(0.401 ns) + CELL(0.522 ns) = 17.723 ns; Loc. = LC_X21_Y9_N9; Fanout = 1; COMB Node = 'SegmentDisplay:inst5\|Selector23~43'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { SegmentDisplay:inst5|Equal32~124 SegmentDisplay:inst5|Selector23~43 } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 250 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.653 ns) 19.368 ns SegmentDisplay:inst5\|seg_min1\[5\] 24 REG LC_X19_Y9_N9 2 " "Info: 24: + IC(0.992 ns) + CELL(0.653 ns) = 19.368 ns; Loc. = LC_X19_Y9_N9; Fanout = 2; REG Node = 'SegmentDisplay:inst5\|seg_min1\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { SegmentDisplay:inst5|Selector23~43 SegmentDisplay:inst5|seg_min1[5] } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.798 ns ( 35.10 % ) " "Info: Total cell delay = 6.798 ns ( 35.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.570 ns ( 64.90 % ) " "Info: Total interconnect delay = 12.570 ns ( 64.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.368 ns" { DigitalClock:inst4|min[3] SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 SegmentDisplay:inst5|Mux27~500 SegmentDisplay:inst5|Mux24~441 SegmentDisplay:inst5|WideNor3~170 SegmentDisplay:inst5|WideNor3~171 SegmentDisplay:inst5|Equal32~124 SegmentDisplay:inst5|Selector23~43 SegmentDisplay:inst5|seg_min1[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "19.368 ns" { DigitalClock:inst4|min[3] {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 {} SegmentDisplay:inst5|Mux27~500 {} SegmentDisplay:inst5|Mux24~441 {} SegmentDisplay:inst5|WideNor3~170 {} SegmentDisplay:inst5|WideNor3~171 {} SegmentDisplay:inst5|Equal32~124 {} SegmentDisplay:inst5|Selector23~43 {} SegmentDisplay:inst5|seg_min1[5] {} } { 0.000ns 0.454ns 0.000ns 1.043ns 0.000ns 0.000ns 0.000ns 1.112ns 1.085ns 0.000ns 0.000ns 0.000ns 1.161ns 1.744ns 0.000ns 0.000ns 0.000ns 1.133ns 1.085ns 0.632ns 1.088ns 0.640ns 0.401ns 0.992ns } { 0.000ns 0.382ns 0.538ns 0.382ns 0.071ns 0.071ns 0.538ns 0.258ns 0.509ns 0.071ns 0.071ns 0.538ns 0.258ns 0.499ns 0.069ns 0.157ns 0.549ns 0.101ns 0.101ns 0.258ns 0.101ns 0.101ns 0.522ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.250 ns - Smallest " "Info: - Smallest clock skew is -11.250 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.711 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 99 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns MasterSelect:inst\|clk100hz 2 REG LC_X8_Y8_N5 67 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 67; REG Node = 'MasterSelect:inst\|clk100hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk MasterSelect:inst|clk100hz } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.098 ns) + CELL(0.629 ns) 6.711 ns SegmentDisplay:inst5\|seg_min1\[5\] 3 REG LC_X19_Y9_N9 2 " "Info: 3: + IC(3.098 ns) + CELL(0.629 ns) = 6.711 ns; Loc. = LC_X19_Y9_N9; Fanout = 2; REG Node = 'SegmentDisplay:inst5\|seg_min1\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.727 ns" { MasterSelect:inst|clk100hz SegmentDisplay:inst5|seg_min1[5] } "NODE_NAME" } } { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 41.05 % ) " "Info: Total cell delay = 2.755 ns ( 41.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.956 ns ( 58.95 % ) " "Info: Total interconnect delay = 3.956 ns ( 58.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { clk MasterSelect:inst|clk100hz SegmentDisplay:inst5|seg_min1[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} SegmentDisplay:inst5|seg_min1[5] {} } { 0.000ns 0.000ns 0.858ns 3.098ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.961 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 17.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 99 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns MasterSelect:inst\|clk100hz 2 REG LC_X8_Y8_N5 67 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 67; REG Node = 'MasterSelect:inst\|clk100hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk MasterSelect:inst|clk100hz } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.112 ns) + CELL(0.827 ns) 6.923 ns MasterSelect:inst\|sw0_node 3 REG LC_X7_Y11_N2 2 " "Info: 3: + IC(3.112 ns) + CELL(0.827 ns) = 6.923 ns; Loc. = LC_X7_Y11_N2; Fanout = 2; REG Node = 'MasterSelect:inst\|sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.939 ns" { MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.575 ns) + CELL(0.827 ns) 11.325 ns MasterSelect:inst\|mode\[1\] 4 REG LC_X18_Y11_N7 76 " "Info: 4: + IC(3.575 ns) + CELL(0.827 ns) = 11.325 ns; Loc. = LC_X18_Y11_N7; Fanout = 76; REG Node = 'MasterSelect:inst\|mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.402 ns" { MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.258 ns) 13.183 ns DigitalClock:inst4\|Equal0~50 5 COMB LC_X21_Y10_N7 4 " "Info: 5: + IC(1.600 ns) + CELL(0.258 ns) = 13.183 ns; Loc. = LC_X21_Y10_N7; Fanout = 4; COMB Node = 'DigitalClock:inst4\|Equal0~50'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~50 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.258 ns) 13.832 ns DigitalClock:inst4\|timeClock 6 COMB LC_X21_Y10_N2 17 " "Info: 6: + IC(0.391 ns) + CELL(0.258 ns) = 13.832 ns; Loc. = LC_X21_Y10_N2; Fanout = 17; COMB Node = 'DigitalClock:inst4\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { DigitalClock:inst4|Equal0~50 DigitalClock:inst4|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(0.629 ns) 17.961 ns DigitalClock:inst4\|min\[3\] 7 REG LC_X18_Y8_N4 14 " "Info: 7: + IC(3.500 ns) + CELL(0.629 ns) = 17.961 ns; Loc. = LC_X18_Y8_N4; Fanout = 14; REG Node = 'DigitalClock:inst4\|min\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { DigitalClock:inst4|timeClock DigitalClock:inst4|min[3] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.925 ns ( 27.42 % ) " "Info: Total cell delay = 4.925 ns ( 27.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.036 ns ( 72.58 % ) " "Info: Total interconnect delay = 13.036 ns ( 72.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.961 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~50 DigitalClock:inst4|timeClock DigitalClock:inst4|min[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.961 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} MasterSelect:inst|mode[1] {} DigitalClock:inst4|Equal0~50 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[3] {} } { 0.000ns 0.000ns 0.858ns 3.112ns 3.575ns 1.600ns 0.391ns 3.500ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.827ns 0.258ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { clk MasterSelect:inst|clk100hz SegmentDisplay:inst5|seg_min1[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} SegmentDisplay:inst5|seg_min1[5] {} } { 0.000ns 0.000ns 0.858ns 3.098ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.961 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~50 DigitalClock:inst4|timeClock DigitalClock:inst4|min[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.961 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} MasterSelect:inst|mode[1] {} DigitalClock:inst4|Equal0~50 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[3] {} } { 0.000ns 0.000ns 0.858ns 3.112ns 3.575ns 1.600ns 0.391ns 3.500ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.827ns 0.258ns 0.258ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "SegmentDisplay.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/SegmentDisplay.vhd" 234 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.368 ns" { DigitalClock:inst4|min[3] SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 SegmentDisplay:inst5|Mux27~500 SegmentDisplay:inst5|Mux24~441 SegmentDisplay:inst5|WideNor3~170 SegmentDisplay:inst5|WideNor3~171 SegmentDisplay:inst5|Equal32~124 SegmentDisplay:inst5|Selector23~43 SegmentDisplay:inst5|seg_min1[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "19.368 ns" { DigitalClock:inst4|min[3] {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~28 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~46COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~48COUT1 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~43 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[25]~22 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~62 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~60 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 {} SegmentDisplay:inst5|lpm_divide:Mod1|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 {} SegmentDisplay:inst5|Mux27~500 {} SegmentDisplay:inst5|Mux24~441 {} SegmentDisplay:inst5|WideNor3~170 {} SegmentDisplay:inst5|WideNor3~171 {} SegmentDisplay:inst5|Equal32~124 {} SegmentDisplay:inst5|Selector23~43 {} SegmentDisplay:inst5|seg_min1[5] {} } { 0.000ns 0.454ns 0.000ns 1.043ns 0.000ns 0.000ns 0.000ns 1.112ns 1.085ns 0.000ns 0.000ns 0.000ns 1.161ns 1.744ns 0.000ns 0.000ns 0.000ns 1.133ns 1.085ns 0.632ns 1.088ns 0.640ns 0.401ns 0.992ns } { 0.000ns 0.382ns 0.538ns 0.382ns 0.071ns 0.071ns 0.538ns 0.258ns 0.509ns 0.071ns 0.071ns 0.538ns 0.258ns 0.499ns 0.069ns 0.157ns 0.549ns 0.101ns 0.101ns 0.258ns 0.101ns 0.101ns 0.522ns 0.653ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { clk MasterSelect:inst|clk100hz SegmentDisplay:inst5|seg_min1[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} SegmentDisplay:inst5|seg_min1[5] {} } { 0.000ns 0.000ns 0.858ns 3.098ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.961 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~50 DigitalClock:inst4|timeClock DigitalClock:inst4|min[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.961 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} MasterSelect:inst|mode[1] {} DigitalClock:inst4|Equal0~50 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[3] {} } { 0.000ns 0.000ns 0.858ns 3.112ns 3.575ns 1.600ns 0.391ns 3.500ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.827ns 0.258ns 0.258ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sw2 register DigitalClock:inst4\|min\[0\] register DigitalClock:inst4\|min\[2\] 191.57 MHz 5.22 ns Internal " "Info: Clock \"sw2\" has Internal fmax of 191.57 MHz between source register \"DigitalClock:inst4\|min\[0\]\" and destination register \"DigitalClock:inst4\|min\[2\]\" (period= 5.22 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.989 ns + Longest register register " "Info: + Longest register to register delay is 4.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalClock:inst4\|min\[0\] 1 REG LC_X18_Y8_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y8_N1; Fanout = 6; REG Node = 'DigitalClock:inst4\|min\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalClock:inst4|min[0] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.851 ns) + CELL(0.390 ns) 2.241 ns DigitalClock:inst4\|LessThan1~82 2 COMB LC_X13_Y12_N7 1 " "Info: 2: + IC(1.851 ns) + CELL(0.390 ns) = 2.241 ns; Loc. = LC_X13_Y12_N7; Fanout = 1; COMB Node = 'DigitalClock:inst4\|LessThan1~82'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { DigitalClock:inst4|min[0] DigitalClock:inst4|LessThan1~82 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 2.503 ns DigitalClock:inst4\|LessThan1~83 3 COMB LC_X13_Y12_N8 7 " "Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 2.503 ns; Loc. = LC_X13_Y12_N8; Fanout = 7; COMB Node = 'DigitalClock:inst4\|LessThan1~83'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { DigitalClock:inst4|LessThan1~82 DigitalClock:inst4|LessThan1~83 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.502 ns) + CELL(0.984 ns) 4.989 ns DigitalClock:inst4\|min\[2\] 4 REG LC_X18_Y8_N3 14 " "Info: 4: + IC(1.502 ns) + CELL(0.984 ns) = 4.989 ns; Loc. = LC_X18_Y8_N3; Fanout = 14; REG Node = 'DigitalClock:inst4\|min\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { DigitalClock:inst4|LessThan1~83 DigitalClock:inst4|min[2] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 29.57 % ) " "Info: Total cell delay = 1.475 ns ( 29.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.514 ns ( 70.43 % ) " "Info: Total interconnect delay = 3.514 ns ( 70.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.989 ns" { DigitalClock:inst4|min[0] DigitalClock:inst4|LessThan1~82 DigitalClock:inst4|LessThan1~83 DigitalClock:inst4|min[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.989 ns" { DigitalClock:inst4|min[0] {} DigitalClock:inst4|LessThan1~82 {} DigitalClock:inst4|LessThan1~83 {} DigitalClock:inst4|min[2] {} } { 0.000ns 1.851ns 0.161ns 1.502ns } { 0.000ns 0.390ns 0.101ns 0.984ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw2 destination 7.855 ns + Shortest register " "Info: + Shortest clock path from clock \"sw2\" to destination register is 7.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw2 1 CLK PIN_F16 25 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 25; CLK Node = 'sw2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw2 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 536 48 216 552 "sw2" "" } { 80 448 512 96 "sw2" "" } { 112 824 904 128 "sw2" "" } { 336 432 512 352 "sw2" "" } { 528 216 504 544 "sw2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.101 ns) 3.464 ns DigitalClock:inst4\|timeClock~0 2 COMB LC_X21_Y10_N1 1 " "Info: 2: + IC(2.064 ns) + CELL(0.101 ns) = 3.464 ns; Loc. = LC_X21_Y10_N1; Fanout = 1; COMB Node = 'DigitalClock:inst4\|timeClock~0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { sw2 DigitalClock:inst4|timeClock~0 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 3.726 ns DigitalClock:inst4\|timeClock 3 COMB LC_X21_Y10_N2 17 " "Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 3.726 ns; Loc. = LC_X21_Y10_N2; Fanout = 17; COMB Node = 'DigitalClock:inst4\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { DigitalClock:inst4|timeClock~0 DigitalClock:inst4|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(0.629 ns) 7.855 ns DigitalClock:inst4\|min\[2\] 4 REG LC_X18_Y8_N3 14 " "Info: 4: + IC(3.500 ns) + CELL(0.629 ns) = 7.855 ns; Loc. = LC_X18_Y8_N3; Fanout = 14; REG Node = 'DigitalClock:inst4\|min\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { DigitalClock:inst4|timeClock DigitalClock:inst4|min[2] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.130 ns ( 27.12 % ) " "Info: Total cell delay = 2.130 ns ( 27.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.725 ns ( 72.88 % ) " "Info: Total interconnect delay = 5.725 ns ( 72.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { sw2 DigitalClock:inst4|timeClock~0 DigitalClock:inst4|timeClock DigitalClock:inst4|min[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { sw2 {} sw2~out0 {} DigitalClock:inst4|timeClock~0 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[2] {} } { 0.000ns 0.000ns 2.064ns 0.161ns 3.500ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw2 source 7.855 ns - Longest register " "Info: - Longest clock path from clock \"sw2\" to source register is 7.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw2 1 CLK PIN_F16 25 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 25; CLK Node = 'sw2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw2 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 536 48 216 552 "sw2" "" } { 80 448 512 96 "sw2" "" } { 112 824 904 128 "sw2" "" } { 336 432 512 352 "sw2" "" } { 528 216 504 544 "sw2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.101 ns) 3.464 ns DigitalClock:inst4\|timeClock~0 2 COMB LC_X21_Y10_N1 1 " "Info: 2: + IC(2.064 ns) + CELL(0.101 ns) = 3.464 ns; Loc. = LC_X21_Y10_N1; Fanout = 1; COMB Node = 'DigitalClock:inst4\|timeClock~0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { sw2 DigitalClock:inst4|timeClock~0 } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 3.726 ns DigitalClock:inst4\|timeClock 3 COMB LC_X21_Y10_N2 17 " "Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 3.726 ns; Loc. = LC_X21_Y10_N2; Fanout = 17; COMB Node = 'DigitalClock:inst4\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { DigitalClock:inst4|timeClock~0 DigitalClock:inst4|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(0.629 ns) 7.855 ns DigitalClock:inst4\|min\[0\] 4 REG LC_X18_Y8_N1 6 " "Info: 4: + IC(3.500 ns) + CELL(0.629 ns) = 7.855 ns; Loc. = LC_X18_Y8_N1; Fanout = 6; REG Node = 'DigitalClock:inst4\|min\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { DigitalClock:inst4|timeClock DigitalClock:inst4|min[0] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.130 ns ( 27.12 % ) " "Info: Total cell delay = 2.130 ns ( 27.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.725 ns ( 72.88 % ) " "Info: Total interconnect delay = 5.725 ns ( 72.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { sw2 DigitalClock:inst4|timeClock~0 DigitalClock:inst4|timeClock DigitalClock:inst4|min[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { sw2 {} sw2~out0 {} DigitalClock:inst4|timeClock~0 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[0] {} } { 0.000ns 0.000ns 2.064ns 0.161ns 3.500ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { sw2 DigitalClock:inst4|timeClock~0 DigitalClock:inst4|timeClock DigitalClock:inst4|min[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { sw2 {} sw2~out0 {} DigitalClock:inst4|timeClock~0 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[2] {} } { 0.000ns 0.000ns 2.064ns 0.161ns 3.500ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { sw2 DigitalClock:inst4|timeClock~0 DigitalClock:inst4|timeClock DigitalClock:inst4|min[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { sw2 {} sw2~out0 {} DigitalClock:inst4|timeClock~0 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[0] {} } { 0.000ns 0.000ns 2.064ns 0.161ns 3.500ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.989 ns" { DigitalClock:inst4|min[0] DigitalClock:inst4|LessThan1~82 DigitalClock:inst4|LessThan1~83 DigitalClock:inst4|min[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.989 ns" { DigitalClock:inst4|min[0] {} DigitalClock:inst4|LessThan1~82 {} DigitalClock:inst4|LessThan1~83 {} DigitalClock:inst4|min[2] {} } { 0.000ns 1.851ns 0.161ns 1.502ns } { 0.000ns 0.390ns 0.101ns 0.984ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { sw2 DigitalClock:inst4|timeClock~0 DigitalClock:inst4|timeClock DigitalClock:inst4|min[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { sw2 {} sw2~out0 {} DigitalClock:inst4|timeClock~0 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[2] {} } { 0.000ns 0.000ns 2.064ns 0.161ns 3.500ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { sw2 DigitalClock:inst4|timeClock~0 DigitalClock:inst4|timeClock DigitalClock:inst4|min[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { sw2 {} sw2~out0 {} DigitalClock:inst4|timeClock~0 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[0] {} } { 0.000ns 0.000ns 2.064ns 0.161ns 3.500ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sw1 register register MasterSelect:inst\|set_time\[2\] MasterSelect:inst\|set_time\[1\] 320.1 MHz Internal " "Info: Clock \"sw1\" Internal fmax is restricted to 320.1 MHz between source register \"MasterSelect:inst\|set_time\[2\]\" and destination register \"MasterSelect:inst\|set_time\[1\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.562 ns 1.562 ns 3.124 ns " "Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.213 ns + Longest register register " "Info: + Longest register to register delay is 1.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MasterSelect:inst\|set_time\[2\] 1 REG LC_X21_Y12_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y12_N7; Fanout = 10; REG Node = 'MasterSelect:inst\|set_time\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.653 ns) 1.213 ns MasterSelect:inst\|set_time\[1\] 2 REG LC_X21_Y12_N9 10 " "Info: 2: + IC(0.560 ns) + CELL(0.653 ns) = 1.213 ns; Loc. = LC_X21_Y12_N9; Fanout = 10; REG Node = 'MasterSelect:inst\|set_time\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { MasterSelect:inst|set_time[2] MasterSelect:inst|set_time[1] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.653 ns ( 53.83 % ) " "Info: Total cell delay = 0.653 ns ( 53.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.560 ns ( 46.17 % ) " "Info: Total interconnect delay = 0.560 ns ( 46.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { MasterSelect:inst|set_time[2] MasterSelect:inst|set_time[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.213 ns" { MasterSelect:inst|set_time[2] {} MasterSelect:inst|set_time[1] {} } { 0.000ns 0.560ns } { 0.000ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw1 destination 6.480 ns + Shortest register " "Info: + Shortest clock path from clock \"sw1\" to destination register is 6.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw1 1 CLK PIN_F17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 4; CLK Node = 'sw1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 208 16 184 224 "sw1" "" } { 512 384 504 528 "sw1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.552 ns) + CELL(0.629 ns) 6.480 ns MasterSelect:inst\|set_time\[1\] 2 REG LC_X21_Y12_N9 10 " "Info: 2: + IC(4.552 ns) + CELL(0.629 ns) = 6.480 ns; Loc. = LC_X21_Y12_N9; Fanout = 10; REG Node = 'MasterSelect:inst\|set_time\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.181 ns" { sw1 MasterSelect:inst|set_time[1] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.75 % ) " "Info: Total cell delay = 1.928 ns ( 29.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.552 ns ( 70.25 % ) " "Info: Total interconnect delay = 4.552 ns ( 70.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { sw1 MasterSelect:inst|set_time[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.480 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[1] {} } { 0.000ns 0.000ns 4.552ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw1 source 6.480 ns - Longest register " "Info: - Longest clock path from clock \"sw1\" to source register is 6.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw1 1 CLK PIN_F17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F17; Fanout = 4; CLK Node = 'sw1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 208 16 184 224 "sw1" "" } { 512 384 504 528 "sw1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.552 ns) + CELL(0.629 ns) 6.480 ns MasterSelect:inst\|set_time\[2\] 2 REG LC_X21_Y12_N7 10 " "Info: 2: + IC(4.552 ns) + CELL(0.629 ns) = 6.480 ns; Loc. = LC_X21_Y12_N7; Fanout = 10; REG Node = 'MasterSelect:inst\|set_time\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.181 ns" { sw1 MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 29.75 % ) " "Info: Total cell delay = 1.928 ns ( 29.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.552 ns ( 70.25 % ) " "Info: Total interconnect delay = 4.552 ns ( 70.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { sw1 MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.480 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[2] {} } { 0.000ns 0.000ns 4.552ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { sw1 MasterSelect:inst|set_time[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.480 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[1] {} } { 0.000ns 0.000ns 4.552ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { sw1 MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.480 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[2] {} } { 0.000ns 0.000ns 4.552ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { MasterSelect:inst|set_time[2] MasterSelect:inst|set_time[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "1.213 ns" { MasterSelect:inst|set_time[2] {} MasterSelect:inst|set_time[1] {} } { 0.000ns 0.560ns } { 0.000ns 0.653ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { sw1 MasterSelect:inst|set_time[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.480 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[1] {} } { 0.000ns 0.000ns 4.552ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { sw1 MasterSelect:inst|set_time[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.480 ns" { sw1 {} sw1~out0 {} MasterSelect:inst|set_time[2] {} } { 0.000ns 0.000ns 4.552ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MasterSelect:inst|set_time[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { MasterSelect:inst|set_time[1] {} } {  } {  } "" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 99 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sw3 register register AlarmLogic:inst3\|alarm AlarmLogic:inst3\|alarm 320.1 MHz Internal " "Info: Clock \"sw3\" Internal fmax is restricted to 320.1 MHz between source register \"AlarmLogic:inst3\|alarm\" and destination register \"AlarmLogic:inst3\|alarm\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.562 ns 1.562 ns 3.124 ns " "Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.742 ns + Longest register register " "Info: + Longest register to register delay is 0.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AlarmLogic:inst3\|alarm 1 REG LC_X14_Y12_N5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y12_N5; Fanout = 9; REG Node = 'AlarmLogic:inst3\|alarm'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AlarmLogic:inst3|alarm } "NODE_NAME" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.273 ns) 0.742 ns AlarmLogic:inst3\|alarm 2 REG LC_X14_Y12_N5 9 " "Info: 2: + IC(0.469 ns) + CELL(0.273 ns) = 0.742 ns; Loc. = LC_X14_Y12_N5; Fanout = 9; REG Node = 'AlarmLogic:inst3\|alarm'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { AlarmLogic:inst3|alarm AlarmLogic:inst3|alarm } "NODE_NAME" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 36.79 % ) " "Info: Total cell delay = 0.273 ns ( 36.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.469 ns ( 63.21 % ) " "Info: Total interconnect delay = 0.469 ns ( 63.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { AlarmLogic:inst3|alarm AlarmLogic:inst3|alarm } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.742 ns" { AlarmLogic:inst3|alarm {} AlarmLogic:inst3|alarm {} } { 0.000ns 0.469ns } { 0.000ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw3 destination 4.405 ns + Shortest register " "Info: + Shortest clock path from clock \"sw3\" to destination register is 4.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw3 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'sw3'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw3 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 360 40 208 376 "sw3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.477 ns) + CELL(0.629 ns) 4.405 ns AlarmLogic:inst3\|alarm 2 REG LC_X14_Y12_N5 9 " "Info: 2: + IC(2.477 ns) + CELL(0.629 ns) = 4.405 ns; Loc. = LC_X14_Y12_N5; Fanout = 9; REG Node = 'AlarmLogic:inst3\|alarm'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { sw3 AlarmLogic:inst3|alarm } "NODE_NAME" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 43.77 % ) " "Info: Total cell delay = 1.928 ns ( 43.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.477 ns ( 56.23 % ) " "Info: Total interconnect delay = 2.477 ns ( 56.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.405 ns" { sw3 AlarmLogic:inst3|alarm } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.405 ns" { sw3 {} sw3~out0 {} AlarmLogic:inst3|alarm {} } { 0.000ns 0.000ns 2.477ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw3 source 4.405 ns - Longest register " "Info: - Longest clock path from clock \"sw3\" to source register is 4.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw3 1 CLK PIN_E16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_E16; Fanout = 1; CLK Node = 'sw3'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw3 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 360 40 208 376 "sw3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.477 ns) + CELL(0.629 ns) 4.405 ns AlarmLogic:inst3\|alarm 2 REG LC_X14_Y12_N5 9 " "Info: 2: + IC(2.477 ns) + CELL(0.629 ns) = 4.405 ns; Loc. = LC_X14_Y12_N5; Fanout = 9; REG Node = 'AlarmLogic:inst3\|alarm'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { sw3 AlarmLogic:inst3|alarm } "NODE_NAME" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 43.77 % ) " "Info: Total cell delay = 1.928 ns ( 43.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.477 ns ( 56.23 % ) " "Info: Total interconnect delay = 2.477 ns ( 56.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.405 ns" { sw3 AlarmLogic:inst3|alarm } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.405 ns" { sw3 {} sw3~out0 {} AlarmLogic:inst3|alarm {} } { 0.000ns 0.000ns 2.477ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.405 ns" { sw3 AlarmLogic:inst3|alarm } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.405 ns" { sw3 {} sw3~out0 {} AlarmLogic:inst3|alarm {} } { 0.000ns 0.000ns 2.477ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { AlarmLogic:inst3|alarm AlarmLogic:inst3|alarm } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.742 ns" { AlarmLogic:inst3|alarm {} AlarmLogic:inst3|alarm {} } { 0.000ns 0.469ns } { 0.000ns 0.273ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.405 ns" { sw3 AlarmLogic:inst3|alarm } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.405 ns" { sw3 {} sw3~out0 {} AlarmLogic:inst3|alarm {} } { 0.000ns 0.000ns 2.477ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AlarmLogic:inst3|alarm } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { AlarmLogic:inst3|alarm {} } {  } {  } "" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 32 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "DigitalClock:inst4\|min\[5\] DigitalClock:inst4\|min\[5\] clk 8.113 ns " "Info: Found hold time violation between source  pin or register \"DigitalClock:inst4\|min\[5\]\" and destination pin or register \"DigitalClock:inst4\|min\[5\]\" for clock \"clk\" (Hold time is 8.113 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.032 ns + Largest " "Info: + Largest clock skew is 9.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.961 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 17.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 99 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns MasterSelect:inst\|clk100hz 2 REG LC_X8_Y8_N5 67 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 67; REG Node = 'MasterSelect:inst\|clk100hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk MasterSelect:inst|clk100hz } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.112 ns) + CELL(0.827 ns) 6.923 ns MasterSelect:inst\|sw0_node 3 REG LC_X7_Y11_N2 2 " "Info: 3: + IC(3.112 ns) + CELL(0.827 ns) = 6.923 ns; Loc. = LC_X7_Y11_N2; Fanout = 2; REG Node = 'MasterSelect:inst\|sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.939 ns" { MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.575 ns) + CELL(0.827 ns) 11.325 ns MasterSelect:inst\|mode\[1\] 4 REG LC_X18_Y11_N7 76 " "Info: 4: + IC(3.575 ns) + CELL(0.827 ns) = 11.325 ns; Loc. = LC_X18_Y11_N7; Fanout = 76; REG Node = 'MasterSelect:inst\|mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.402 ns" { MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.258 ns) 13.183 ns DigitalClock:inst4\|Equal0~50 5 COMB LC_X21_Y10_N7 4 " "Info: 5: + IC(1.600 ns) + CELL(0.258 ns) = 13.183 ns; Loc. = LC_X21_Y10_N7; Fanout = 4; COMB Node = 'DigitalClock:inst4\|Equal0~50'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~50 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.258 ns) 13.832 ns DigitalClock:inst4\|timeClock 6 COMB LC_X21_Y10_N2 17 " "Info: 6: + IC(0.391 ns) + CELL(0.258 ns) = 13.832 ns; Loc. = LC_X21_Y10_N2; Fanout = 17; COMB Node = 'DigitalClock:inst4\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { DigitalClock:inst4|Equal0~50 DigitalClock:inst4|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(0.629 ns) 17.961 ns DigitalClock:inst4\|min\[5\] 7 REG LC_X18_Y8_N6 12 " "Info: 7: + IC(3.500 ns) + CELL(0.629 ns) = 17.961 ns; Loc. = LC_X18_Y8_N6; Fanout = 12; REG Node = 'DigitalClock:inst4\|min\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { DigitalClock:inst4|timeClock DigitalClock:inst4|min[5] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.925 ns ( 27.42 % ) " "Info: Total cell delay = 4.925 ns ( 27.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.036 ns ( 72.58 % ) " "Info: Total interconnect delay = 13.036 ns ( 72.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.961 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~50 DigitalClock:inst4|timeClock DigitalClock:inst4|min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.961 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} MasterSelect:inst|mode[1] {} DigitalClock:inst4|Equal0~50 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[5] {} } { 0.000ns 0.000ns 0.858ns 3.112ns 3.575ns 1.600ns 0.391ns 3.500ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.827ns 0.258ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.929 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 8.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 99 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.827 ns) 3.014 ns MasterSelect:inst\|clk1hz 2 REG LC_X26_Y11_N6 2 " "Info: 2: + IC(0.888 ns) + CELL(0.827 ns) = 3.014 ns; Loc. = LC_X26_Y11_N6; Fanout = 2; REG Node = 'MasterSelect:inst\|clk1hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { clk MasterSelect:inst|clk1hz } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.390 ns) 4.800 ns DigitalClock:inst4\|timeClock 3 COMB LC_X21_Y10_N2 17 " "Info: 3: + IC(1.396 ns) + CELL(0.390 ns) = 4.800 ns; Loc. = LC_X21_Y10_N2; Fanout = 17; COMB Node = 'DigitalClock:inst4\|timeClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { MasterSelect:inst|clk1hz DigitalClock:inst4|timeClock } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(0.629 ns) 8.929 ns DigitalClock:inst4\|min\[5\] 4 REG LC_X18_Y8_N6 12 " "Info: 4: + IC(3.500 ns) + CELL(0.629 ns) = 8.929 ns; Loc. = LC_X18_Y8_N6; Fanout = 12; REG Node = 'DigitalClock:inst4\|min\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { DigitalClock:inst4|timeClock DigitalClock:inst4|min[5] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 35.22 % ) " "Info: Total cell delay = 3.145 ns ( 35.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.784 ns ( 64.78 % ) " "Info: Total interconnect delay = 5.784 ns ( 64.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.929 ns" { clk MasterSelect:inst|clk1hz DigitalClock:inst4|timeClock DigitalClock:inst4|min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.929 ns" { clk {} clk~out0 {} MasterSelect:inst|clk1hz {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[5] {} } { 0.000ns 0.000ns 0.888ns 1.396ns 3.500ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.961 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~50 DigitalClock:inst4|timeClock DigitalClock:inst4|min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.961 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} MasterSelect:inst|mode[1] {} DigitalClock:inst4|Equal0~50 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[5] {} } { 0.000ns 0.000ns 0.858ns 3.112ns 3.575ns 1.600ns 0.391ns 3.500ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.827ns 0.258ns 0.258ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.929 ns" { clk MasterSelect:inst|clk1hz DigitalClock:inst4|timeClock DigitalClock:inst4|min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.929 ns" { clk {} clk~out0 {} MasterSelect:inst|clk1hz {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[5] {} } { 0.000ns 0.000ns 0.888ns 1.396ns 3.500ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.734 ns - Shortest register register " "Info: - Shortest register to register delay is 0.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DigitalClock:inst4\|min\[5\] 1 REG LC_X18_Y8_N6 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y8_N6; Fanout = 12; REG Node = 'DigitalClock:inst4\|min\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalClock:inst4|min[5] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.273 ns) 0.734 ns DigitalClock:inst4\|min\[5\] 2 REG LC_X18_Y8_N6 12 " "Info: 2: + IC(0.461 ns) + CELL(0.273 ns) = 0.734 ns; Loc. = LC_X18_Y8_N6; Fanout = 12; REG Node = 'DigitalClock:inst4\|min\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { DigitalClock:inst4|min[5] DigitalClock:inst4|min[5] } "NODE_NAME" } } { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 37.19 % ) " "Info: Total cell delay = 0.273 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.461 ns ( 62.81 % ) " "Info: Total interconnect delay = 0.461 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { DigitalClock:inst4|min[5] DigitalClock:inst4|min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.734 ns" { DigitalClock:inst4|min[5] {} DigitalClock:inst4|min[5] {} } { 0.000ns 0.461ns } { 0.000ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "DigitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalClock.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.961 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~50 DigitalClock:inst4|timeClock DigitalClock:inst4|min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "17.961 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} MasterSelect:inst|mode[1] {} DigitalClock:inst4|Equal0~50 {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[5] {} } { 0.000ns 0.000ns 0.858ns 3.112ns 3.575ns 1.600ns 0.391ns 3.500ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.827ns 0.258ns 0.258ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.929 ns" { clk MasterSelect:inst|clk1hz DigitalClock:inst4|timeClock DigitalClock:inst4|min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.929 ns" { clk {} clk~out0 {} MasterSelect:inst|clk1hz {} DigitalClock:inst4|timeClock {} DigitalClock:inst4|min[5] {} } { 0.000ns 0.000ns 0.888ns 1.396ns 3.500ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { DigitalClock:inst4|min[5] DigitalClock:inst4|min[5] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.734 ns" { DigitalClock:inst4|min[5] {} DigitalClock:inst4|min[5] {} } { 0.000ns 0.461ns } { 0.000ns 0.273ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "MasterSelect:inst\|sw0_node sw0 clk 1.172 ns register " "Info: tsu for register \"MasterSelect:inst\|sw0_node\" (data pin = \"sw0\", clock pin = \"clk\") is 1.172 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.864 ns + Longest pin register " "Info: + Longest pin to register delay is 7.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw0 1 PIN PIN_F18 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F18; Fanout = 2; PIN Node = 'sw0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw0 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 192 16 184 208 "sw0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.292 ns) + CELL(0.273 ns) 7.864 ns MasterSelect:inst\|sw0_node 2 REG LC_X7_Y11_N2 2 " "Info: 2: + IC(6.292 ns) + CELL(0.273 ns) = 7.864 ns; Loc. = LC_X7_Y11_N2; Fanout = 2; REG Node = 'MasterSelect:inst\|sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.565 ns" { sw0 MasterSelect:inst|sw0_node } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.572 ns ( 19.99 % ) " "Info: Total cell delay = 1.572 ns ( 19.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.292 ns ( 80.01 % ) " "Info: Total interconnect delay = 6.292 ns ( 80.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.864 ns" { sw0 MasterSelect:inst|sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.864 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|sw0_node {} } { 0.000ns 0.000ns 6.292ns } { 0.000ns 1.299ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.725 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 99 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns MasterSelect:inst\|clk100hz 2 REG LC_X8_Y8_N5 67 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 67; REG Node = 'MasterSelect:inst\|clk100hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk MasterSelect:inst|clk100hz } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.112 ns) + CELL(0.629 ns) 6.725 ns MasterSelect:inst\|sw0_node 3 REG LC_X7_Y11_N2 2 " "Info: 3: + IC(3.112 ns) + CELL(0.629 ns) = 6.725 ns; Loc. = LC_X7_Y11_N2; Fanout = 2; REG Node = 'MasterSelect:inst\|sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 40.97 % ) " "Info: Total cell delay = 2.755 ns ( 40.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.970 ns ( 59.03 % ) " "Info: Total interconnect delay = 3.970 ns ( 59.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} } { 0.000ns 0.000ns 0.858ns 3.112ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.864 ns" { sw0 MasterSelect:inst|sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.864 ns" { sw0 {} sw0~out0 {} MasterSelect:inst|sw0_node {} } { 0.000ns 0.000ns 6.292ns } { 0.000ns 1.299ns 0.273ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} } { 0.000ns 0.000ns 0.858ns 3.112ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk alarm_out\[2\] AlarmLogic:inst3\|alarm_out\[7\] 12.553 ns register " "Info: tco from clock \"clk\" to destination pin \"alarm_out\[2\]\" through register \"AlarmLogic:inst3\|alarm_out\[7\]\" is 12.553 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.725 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 99 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns MasterSelect:inst\|clk100hz 2 REG LC_X8_Y8_N5 67 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 67; REG Node = 'MasterSelect:inst\|clk100hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk MasterSelect:inst|clk100hz } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.112 ns) + CELL(0.629 ns) 6.725 ns AlarmLogic:inst3\|alarm_out\[7\] 3 REG LC_X14_Y12_N0 8 " "Info: 3: + IC(3.112 ns) + CELL(0.629 ns) = 6.725 ns; Loc. = LC_X14_Y12_N0; Fanout = 8; REG Node = 'AlarmLogic:inst3\|alarm_out\[7\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { MasterSelect:inst|clk100hz AlarmLogic:inst3|alarm_out[7] } "NODE_NAME" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 40.97 % ) " "Info: Total cell delay = 2.755 ns ( 40.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.970 ns ( 59.03 % ) " "Info: Total interconnect delay = 3.970 ns ( 59.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { clk MasterSelect:inst|clk100hz AlarmLogic:inst3|alarm_out[7] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} AlarmLogic:inst3|alarm_out[7] {} } { 0.000ns 0.000ns 0.858ns 3.112ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 121 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.630 ns + Longest register pin " "Info: + Longest register to pin delay is 5.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AlarmLogic:inst3\|alarm_out\[7\] 1 REG LC_X14_Y12_N0 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y12_N0; Fanout = 8; REG Node = 'AlarmLogic:inst3\|alarm_out\[7\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AlarmLogic:inst3|alarm_out[7] } "NODE_NAME" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.765 ns) + CELL(1.865 ns) 5.630 ns alarm_out\[2\] 2 PIN PIN_T13 0 " "Info: 2: + IC(3.765 ns) + CELL(1.865 ns) = 5.630 ns; Loc. = PIN_T13; Fanout = 0; PIN Node = 'alarm_out\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.630 ns" { AlarmLogic:inst3|alarm_out[7] alarm_out[2] } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 344 872 1048 360 "alarm_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.865 ns ( 33.13 % ) " "Info: Total cell delay = 1.865 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.765 ns ( 66.87 % ) " "Info: Total interconnect delay = 3.765 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.630 ns" { AlarmLogic:inst3|alarm_out[7] alarm_out[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.630 ns" { AlarmLogic:inst3|alarm_out[7] {} alarm_out[2] {} } { 0.000ns 3.765ns } { 0.000ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { clk MasterSelect:inst|clk100hz AlarmLogic:inst3|alarm_out[7] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} AlarmLogic:inst3|alarm_out[7] {} } { 0.000ns 0.000ns 0.858ns 3.112ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.630 ns" { AlarmLogic:inst3|alarm_out[7] alarm_out[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.630 ns" { AlarmLogic:inst3|alarm_out[7] {} alarm_out[2] {} } { 0.000ns 3.765ns } { 0.000ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "AlarmLogic:inst3\|AlarmClock sw2 clk 4.836 ns register " "Info: th for register \"AlarmLogic:inst3\|AlarmClock\" (data pin = \"sw2\", clock pin = \"clk\") is 4.836 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.670 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 99 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 99; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 176 16 184 192 "clk" "" } { 192 432 512 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns MasterSelect:inst\|clk100hz 2 REG LC_X8_Y8_N5 67 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 67; REG Node = 'MasterSelect:inst\|clk100hz'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk MasterSelect:inst|clk100hz } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.112 ns) + CELL(0.827 ns) 6.923 ns MasterSelect:inst\|sw0_node 3 REG LC_X7_Y11_N2 2 " "Info: 3: + IC(3.112 ns) + CELL(0.827 ns) = 6.923 ns; Loc. = LC_X7_Y11_N2; Fanout = 2; REG Node = 'MasterSelect:inst\|sw0_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.939 ns" { MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.575 ns) + CELL(0.827 ns) 11.325 ns MasterSelect:inst\|mode\[1\] 4 REG LC_X18_Y11_N7 76 " "Info: 4: + IC(3.575 ns) + CELL(0.827 ns) = 11.325 ns; Loc. = LC_X18_Y11_N7; Fanout = 76; REG Node = 'MasterSelect:inst\|mode\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.402 ns" { MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] } "NODE_NAME" } } { "MasterSelect.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/MasterSelect.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.602 ns) + CELL(0.258 ns) 13.185 ns DigitalClock:inst4\|Equal0~49 5 COMB LC_X21_Y10_N5 14 " "Info: 5: + IC(1.602 ns) + CELL(0.258 ns) = 13.185 ns; Loc. = LC_X21_Y10_N5; Fanout = 14; COMB Node = 'DigitalClock:inst4\|Equal0~49'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~49 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.101 ns) 13.670 ns AlarmLogic:inst3\|AlarmClock 6 REG LC_X21_Y10_N9 17 " "Info: 6: + IC(0.384 ns) + CELL(0.101 ns) = 13.670 ns; Loc. = LC_X21_Y10_N9; Fanout = 17; REG Node = 'AlarmLogic:inst3\|AlarmClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { DigitalClock:inst4|Equal0~49 AlarmLogic:inst3|AlarmClock } "NODE_NAME" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.139 ns ( 30.28 % ) " "Info: Total cell delay = 4.139 ns ( 30.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.531 ns ( 69.72 % ) " "Info: Total interconnect delay = 9.531 ns ( 69.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.670 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~49 AlarmLogic:inst3|AlarmClock } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.670 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} MasterSelect:inst|mode[1] {} DigitalClock:inst4|Equal0~49 {} AlarmLogic:inst3|AlarmClock {} } { 0.000ns 0.000ns 0.858ns 3.112ns 3.575ns 1.602ns 0.384ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.827ns 0.258ns 0.101ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.834 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns sw2 1 CLK PIN_F16 25 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_F16; Fanout = 25; CLK Node = 'sw2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw2 } "NODE_NAME" } } { "DigitalWatch.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/DigitalWatch.bdf" { { 536 48 216 552 "sw2" "" } { 80 448 512 96 "sw2" "" } { 112 824 904 128 "sw2" "" } { 336 432 512 352 "sw2" "" } { 528 216 504 544 "sw2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.768 ns) + CELL(0.258 ns) 7.325 ns AlarmLogic:inst3\|AlarmClock~8 2 COMB LC_X21_Y10_N0 1 " "Info: 2: + IC(5.768 ns) + CELL(0.258 ns) = 7.325 ns; Loc. = LC_X21_Y10_N0; Fanout = 1; COMB Node = 'AlarmLogic:inst3\|AlarmClock~8'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.026 ns" { sw2 AlarmLogic:inst3|AlarmClock~8 } "NODE_NAME" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.522 ns) 8.834 ns AlarmLogic:inst3\|AlarmClock 3 REG LC_X21_Y10_N9 17 " "Info: 3: + IC(0.987 ns) + CELL(0.522 ns) = 8.834 ns; Loc. = LC_X21_Y10_N9; Fanout = 17; REG Node = 'AlarmLogic:inst3\|AlarmClock'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { AlarmLogic:inst3|AlarmClock~8 AlarmLogic:inst3|AlarmClock } "NODE_NAME" } } { "AlarmLogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigitalWatch/DigitalWatch/AlarmLogic.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.079 ns ( 23.53 % ) " "Info: Total cell delay = 2.079 ns ( 23.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.755 ns ( 76.47 % ) " "Info: Total interconnect delay = 6.755 ns ( 76.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.834 ns" { sw2 AlarmLogic:inst3|AlarmClock~8 AlarmLogic:inst3|AlarmClock } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.834 ns" { sw2 {} sw2~out0 {} AlarmLogic:inst3|AlarmClock~8 {} AlarmLogic:inst3|AlarmClock {} } { 0.000ns 0.000ns 5.768ns 0.987ns } { 0.000ns 1.299ns 0.258ns 0.522ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.670 ns" { clk MasterSelect:inst|clk100hz MasterSelect:inst|sw0_node MasterSelect:inst|mode[1] DigitalClock:inst4|Equal0~49 AlarmLogic:inst3|AlarmClock } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.670 ns" { clk {} clk~out0 {} MasterSelect:inst|clk100hz {} MasterSelect:inst|sw0_node {} MasterSelect:inst|mode[1] {} DigitalClock:inst4|Equal0~49 {} AlarmLogic:inst3|AlarmClock {} } { 0.000ns 0.000ns 0.858ns 3.112ns 3.575ns 1.602ns 0.384ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.827ns 0.258ns 0.101ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.834 ns" { sw2 AlarmLogic:inst3|AlarmClock~8 AlarmLogic:inst3|AlarmClock } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.834 ns" { sw2 {} sw2~out0 {} AlarmLogic:inst3|AlarmClock~8 {} AlarmLogic:inst3|AlarmClock {} } { 0.000ns 0.000ns 5.768ns 0.987ns } { 0.000ns 1.299ns 0.258ns 0.522ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "127 " "Info: Peak virtual memory: 127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 10 20:55:58 2009 " "Info: Processing ended: Sat Jan 10 20:55:58 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Info: Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
