module not_16(out,in);
	input[15:0] in;
	output[15:0] out;
	not_4 not_4_1(out[7:0],in[7:0]);
	not_4 not_4_2(out[15:8],in[15:8]);
endmodule
	