INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cole/Documents/SoC/SoC.srcs/sources_1/new/riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cole/Documents/SoC/SoC.srcs/sources_1/new/soc_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cole/Documents/SoC/SoC.srcs/sources_1/new/swagcore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swagcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cole/Documents/SoC/SoC.srcs/sources_1/new/swagcore_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swagcore_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cole/Documents/SoC/SoC.srcs/sources_1/new/swagcore_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swagcore_decode
WARNING: [VRFC 10-8890] default field of an assignment pattern cannot contain another assignment pattern [/home/cole/Documents/SoC/SoC.srcs/sources_1/new/swagcore_decode.sv:63]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cole/Documents/SoC/SoC.srcs/sim_1/new/top_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
