# Hardware Acceleration on the DE10_FPGA

Kindly note: This is a work in progress directory, with reference implementations from Hardware Acceleration RIs at CIE PESU

FPGA Board: Intel Cyclone V DE10 Standard \
Tools: Intel Quartus Prime, ModelSim



|Title|Files|
|---|---|
|Accelerator Building Blocks|[Pipelined Adder Tree](./Accelerator_Building_Blocks/Adder) <br> Parallel Prefix Adder - W0_Task <br> Carry Look-Ahead Adder - W0_Task <br> Carry Select Adder - W0_Task <br> Ripple Carry Adder - W0_Task <br> [MAC](./Accelerator_Building_Blocks/MAC) <br> Shift and Add Multiplier <br> Division Circuit <br> [Bitonic Sorter](./Accelerator_Building_Blocks/Sorter) |
<!-- |Communication Protocols| I2C <br> SPI <br> UART|
|Memory|FIFO <br> ROB|
|Computation|CRC|
|OpenCL Example Implementations|Vector Addition <br> Matrix Multiplication|
|Hardware Accelerators <br> [Manuals](./Manuals)| Convolutional Accelerators <br> Cordic Accelerator - W8_Task <br> FFT Accelerator - W8_Task <br> ECC/RSA - W8_Task|
|Final Project|CNN Accelerator|


|Reports|Path|
|---|---|
|Area-Delay Analysis of Adders||
-->

