==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.71ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct  5 07:01:38 2019...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.71ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'duc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'srrc.c' ... 
INFO: [HLS 200-10] Analyzing design file 'imf1.c' ... 
INFO: [HLS 200-10] Analyzing design file 'imf2.c' ... 
INFO: [HLS 200-10] Analyzing design file 'imf3.c' ... 
INFO: [HLS 200-10] Analyzing design file 'mixer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'dds.c' ... 
INFO: [HLS 200-10] Analyzing design file 'mac.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:02:09 . Memory (MB): peak = 187.020 ; gain = 93.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:02:09 . Memory (MB): peak = 187.020 ; gain = 93.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:02:10 . Memory (MB): peak = 187.020 ; gain = 93.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'srrc_mac' into 'srrc' (srrc.c:21) automatically.
INFO: [XFORM 203-602] Inlining function 'mac1' into 'imf1' (imf1.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'mac2' into 'imf2' (imf2.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'mac' into 'imf3' (imf3.c:30) automatically.
INFO: [XFORM 203-602] Inlining function 'mult' into 'mix_SubDSP' (mixer.c:8) automatically.
INFO: [XFORM 203-602] Inlining function 'mult' into 'mix_AddDSP' (mixer.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'dds' into 'mixer' (mixer.c:49) automatically.
INFO: [XFORM 203-602] Inlining function 'mix_SubDSP' into 'mixer' (mixer.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'mix_AddDSP' into 'mixer' (mixer.c:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:02:10 . Memory (MB): peak = 187.020 ; gain = 93.234
INFO: [XFORM 203-102] Partitioning array 'c.5' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'srrc_mac' into 'srrc' (srrc.c:21) automatically.
INFO: [XFORM 203-602] Inlining function 'mac1' into 'imf1' (imf1.c:28) automatically.
INFO: [XFORM 203-602] Inlining function 'mac2' into 'imf2' (imf2.c:27) automatically.
INFO: [XFORM 203-602] Inlining function 'mac' into 'imf3' (imf3.c:30) automatically.
INFO: [XFORM 203-602] Inlining function 'mult' into 'mix_SubDSP' (mixer.c:8) automatically.
INFO: [XFORM 203-602] Inlining function 'mult' into 'mix_AddDSP' (mixer.c:17) automatically.
INFO: [XFORM 203-602] Inlining function 'dds' into 'mixer' (mixer.c:49) automatically.
INFO: [XFORM 203-602] Inlining function 'mix_SubDSP' into 'mixer' (mixer.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'mix_AddDSP' into 'mixer' (mixer.c:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (srrc.c:19:18) to (srrc.c:24:3) in function 'srrc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (srrc.c:30:3) to (srrc.c:34:1) in function 'srrc'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (imf3.c:26:18) to (imf3.c:37:5) in function 'imf3'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (imf2.c:25:18) to (imf2.c:30:3) in function 'imf2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (imf2.c:38:3) to (imf2.c:44:1) in function 'imf2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (imf1.c:25:18) to (imf1.c:31:3) in function 'imf1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (imf1.c:37:3) to (imf1.c:43:1) in function 'imf1'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'srrc' into 'duc' (duc.c:29) automatically.
INFO: [XFORM 203-602] Inlining function 'imf1' into 'duc' (duc.c:31) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:02:10 . Memory (MB): peak = 187.020 ; gain = 93.234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:02:11 . Memory (MB): peak = 187.020 ; gain = 93.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'duc' ...
WARNING: [SYN 201-107] Renaming port name 'duc/in' to 'duc/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'imf2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.519ns) exceeds the target (target clock period: 2.71ns, clock uncertainty: 0.33875ns, effective delay budget: 2.37125ns).
WARNING: [SCHED 204-21] The critical path in module 'imf2' consists of the following:
	'load' operation ('d', imf2.c:27) on static variable 'in_2' [21]  (0 ns)
	'mul' operation of DSP[40] ('m', mac.c:36->imf2.c:27) [40]  (2.52 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 130.968 seconds; current allocated memory: 131.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 132.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'imf3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.519ns) exceeds the target (target clock period: 2.71ns, clock uncertainty: 0.33875ns, effective delay budget: 2.37125ns).
WARNING: [SCHED 204-21] The critical path in module 'imf3' consists of the following:
	'mul' operation of DSP[42] ('m', mac.c:46->imf3.c:30) [42]  (2.52 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 132.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 132.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mixer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.519ns) exceeds the target (target clock period: 2.71ns, clock uncertainty: 0.33875ns, effective delay budget: 2.37125ns).
WARNING: [SCHED 204-21] The critical path in module 'mixer' consists of the following:
	'sub' operation of DSP[46] ('tmp', mixer.c:7->mixer.c:58) [43]  (0 ns)
	'mul' operation of DSP[46] ('mul_ln4', mixer.c:4->mixer.c:59) [46]  (2.52 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 132.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 132.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'duc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.519ns) exceeds the target (target clock period: 2.71ns, clock uncertainty: 0.33875ns, effective delay budget: 2.37125ns).
WARNING: [SCHED 204-21] The critical path in module 'duc' consists of the following:
	'load' operation ('d', srrc.c:21->duc.c:29) on static variable 'in_r' [58]  (0 ns)
	'mul' operation of DSP[77] ('m', mac.c:16->srrc.c:21->duc.c:29) [77]  (2.52 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 133.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 133.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'imf2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'in_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'init_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ch_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cnt' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'duc_mul_mul_18s_18s_36_2_1' to 'duc_mul_mul_18s_1bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'duc_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'imf2'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 134.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'imf3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'in_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'init_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'duc_mul_mul_18s_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'imf3'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 134.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mixer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'init_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ch_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'duc_am_submul_16s_16s_18s_32_2_1' to 'duc_am_submul_16scud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'duc_ama_submuladd_18s_18s_16s_32s_32_2_1' to 'duc_ama_submuladddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'duc_ama_addmuladd_18s_18s_16s_32s_32_2_1' to 'duc_ama_addmuladdeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'duc_am_submul_16scud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'duc_ama_addmuladdeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'duc_ama_submuladddEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mixer'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 135.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'duc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'duc/din_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'duc/freq' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'duc/dout_i' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'duc/dout_q' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'duc' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'in_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'init' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'i_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'in_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'init_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ch_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cnt_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'duc_mul_mul_18s_1bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'duc'.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 136.345 MB.
INFO: [RTMG 210-279] Implementing memory 'imf2_c_1_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'imf2_shift_reg_p_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'imf3_c_5_0_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'imf3_shift_reg_p0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'imf3_c_5_1_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'mixer_DI_cache_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'mixer_dds_table_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'duc_c_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'duc_shift_reg_p_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'duc_c_2_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'duc_shift_reg_p_2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:46 ; elapsed = 00:02:17 . Memory (MB): peak = 202.602 ; gain = 108.816
INFO: [VHDL 208-304] Generating VHDL RTL for duc.
INFO: [VLOG 209-307] Generating Verilog RTL for duc.
INFO: [HLS 200-112] Total elapsed time: 136.831 seconds; peak allocated memory: 136.345 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.71ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.71ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
