vendor_name = ModelSim
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/proj-final.bdf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg4bits.bdf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg4bits.vwf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/decod4x16.bdf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/decod4x16.vwf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg_decod.bdf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg_decod.vwf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/cont2bits.vhd
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/cont2bits.vwf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/decod2x4.bdf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/decod2x4.vwf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/regUser4bits.bdf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/regUser4bits.vwf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/cont1bit.vhd
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/cont1bit.vwf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg1bit.vhd
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/decod5x6.bdf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/decod5x6.vwf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.vwf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg1bit.vwf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/comparador.bdf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/btn_Sincrono.bdf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/btn_sincrono.vwf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/divisor_clock.bdf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/comparador.vwf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.vwf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/db/proj-final.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display.bdf
source_file = 1, C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/mux8x1.bdf
design_name = display_todos
instance = comp, \SAIDAD[6]~output , SAIDAD[6]~output, display_todos, 1
instance = comp, \SAIDAD[5]~output , SAIDAD[5]~output, display_todos, 1
instance = comp, \SAIDAD[4]~output , SAIDAD[4]~output, display_todos, 1
instance = comp, \SAIDAD[3]~output , SAIDAD[3]~output, display_todos, 1
instance = comp, \SAIDAD[2]~output , SAIDAD[2]~output, display_todos, 1
instance = comp, \SAIDAD[1]~output , SAIDAD[1]~output, display_todos, 1
instance = comp, \SAIDAD[0]~output , SAIDAD[0]~output, display_todos, 1
instance = comp, \SAIDAE[6]~output , SAIDAE[6]~output, display_todos, 1
instance = comp, \SAIDAE[5]~output , SAIDAE[5]~output, display_todos, 1
instance = comp, \SAIDAE[4]~output , SAIDAE[4]~output, display_todos, 1
instance = comp, \SAIDAE[3]~output , SAIDAE[3]~output, display_todos, 1
instance = comp, \SAIDAE[2]~output , SAIDAE[2]~output, display_todos, 1
instance = comp, \SAIDAE[1]~output , SAIDAE[1]~output, display_todos, 1
instance = comp, \SAIDAE[0]~output , SAIDAE[0]~output, display_todos, 1
instance = comp, \SAIDAMD[6]~output , SAIDAMD[6]~output, display_todos, 1
instance = comp, \SAIDAMD[5]~output , SAIDAMD[5]~output, display_todos, 1
instance = comp, \SAIDAMD[4]~output , SAIDAMD[4]~output, display_todos, 1
instance = comp, \SAIDAMD[3]~output , SAIDAMD[3]~output, display_todos, 1
instance = comp, \SAIDAMD[2]~output , SAIDAMD[2]~output, display_todos, 1
instance = comp, \SAIDAMD[1]~output , SAIDAMD[1]~output, display_todos, 1
instance = comp, \SAIDAMD[0]~output , SAIDAMD[0]~output, display_todos, 1
instance = comp, \SAIDAME[6]~output , SAIDAME[6]~output, display_todos, 1
instance = comp, \SAIDAME[5]~output , SAIDAME[5]~output, display_todos, 1
instance = comp, \SAIDAME[4]~output , SAIDAME[4]~output, display_todos, 1
instance = comp, \SAIDAME[3]~output , SAIDAME[3]~output, display_todos, 1
instance = comp, \SAIDAME[2]~output , SAIDAME[2]~output, display_todos, 1
instance = comp, \SAIDAME[1]~output , SAIDAME[1]~output, display_todos, 1
instance = comp, \SAIDAME[0]~output , SAIDAME[0]~output, display_todos, 1
instance = comp, \D[0]~input , D[0]~input, display_todos, 1
instance = comp, \D[3]~input , D[3]~input, display_todos, 1
instance = comp, \D[1]~input , D[1]~input, display_todos, 1
instance = comp, \D[2]~input , D[2]~input, display_todos, 1
