
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/MULTI_32bit/src/MULTI_32bit.v
Parsing SystemVerilog input from `/openlane/designs/MULTI_32bit/src/MULTI_32bit.v' to AST representation.
Generating RTLIL representation for module `\MULTI_32bit'.
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/hierarchy.dot'.
Dumping module MULTI_32bit to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \MULTI_32bit

3.2. Analyzing design hierarchy..
Top module:  \MULTI_32bit
Removed 0 unused modules.

4. Executing TRIBUF pass.

5. Executing SYNTH pass.

5.1. Executing HIERARCHY pass (managing design hierarchy).

5.1.1. Analyzing design hierarchy..
Top module:  \MULTI_32bit

5.1.2. Analyzing design hierarchy..
Top module:  \MULTI_32bit
Removed 0 unused modules.

5.2. Executing PROC pass (convert processes to netlists).

5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 26 switch rules as full_case in process $proc$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:35$2 in module MULTI_32bit.
Removed a total of 0 dead cases.

5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 14 assignments to connections.

5.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\MULTI_32bit.$proc$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:0$113'.
  Set init value: \P1 = 63'000000000000000000000000000000000000000000000000000000000000000
  Set init value: \P2 = 67'0000000000000000000000000000000000000000000000000000000000000000000
  Set init value: \P3 = 0

5.2.5. Executing PROC_ARST pass (detect async resets in processes).

5.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\MULTI_32bit.$proc$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:0$113'.
Creating decoders for process `\MULTI_32bit.$proc$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:35$2'.
     1/52: $26\P3[31:1] [30:23]
     2/52: $26\P3[31:1] [22:0]
     3/52: $25\P3[31:1] [30:23]
     4/52: $25\P3[31:1] [22:0]
     5/52: $24\P3[31:1] [30:23]
     6/52: $24\P3[31:1] [22:0]
     7/52: $23\P3[31:1] [30:23]
     8/52: $23\P3[31:1] [22:0]
     9/52: $22\P3[31:1] [30:23]
    10/52: $22\P3[31:1] [22:0]
    11/52: $21\P3[31:1] [30:23]
    12/52: $21\P3[31:1] [22:0]
    13/52: $20\P3[31:1] [30:23]
    14/52: $20\P3[31:1] [22:0]
    15/52: $19\P3[31:1] [30:23]
    16/52: $19\P3[31:1] [22:0]
    17/52: $18\P3[31:1] [30:23]
    18/52: $18\P3[31:1] [22:0]
    19/52: $17\P3[31:1] [30:23]
    20/52: $17\P3[31:1] [22:0]
    21/52: $16\P3[31:1] [30:23]
    22/52: $16\P3[31:1] [22:0]
    23/52: $15\P3[31:1] [30:23]
    24/52: $15\P3[31:1] [22:0]
    25/52: $14\P3[31:1] [30:23]
    26/52: $14\P3[31:1] [22:0]
    27/52: $13\P3[31:1] [30:23]
    28/52: $13\P3[31:1] [22:0]
    29/52: $12\P3[31:1] [30:23]
    30/52: $12\P3[31:1] [22:0]
    31/52: $11\P3[31:1] [30:23]
    32/52: $11\P3[31:1] [22:0]
    33/52: $10\P3[31:1] [30:23]
    34/52: $10\P3[31:1] [22:0]
    35/52: $9\P3[31:1] [30:23]
    36/52: $9\P3[31:1] [22:0]
    37/52: $8\P3[31:1] [30:23]
    38/52: $8\P3[31:1] [22:0]
    39/52: $7\P3[31:1] [30:23]
    40/52: $7\P3[31:1] [22:0]
    41/52: $6\P3[31:1] [30:23]
    42/52: $6\P3[31:1] [22:0]
    43/52: $5\P3[31:1] [30:23]
    44/52: $5\P3[31:1] [22:0]
    45/52: $4\P3[31:1] [30:23]
    46/52: $4\P3[31:1] [22:0]
    47/52: $3\P3[31:1] [30:23]
    48/52: $3\P3[31:1] [22:0]
    49/52: $2\P3[31:1] [30:23]
    50/52: $2\P3[31:1] [22:0]
    51/52: $1\P3[31:1] [30:23]
    52/52: $1\P3[31:1] [22:0]

5.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

5.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\MULTI_32bit.\F' using process `\MULTI_32bit.$proc$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:35$2'.
  created $dff cell `$procdff$2220' with positive edge clock.
Creating register for signal `\MULTI_32bit.\P1' using process `\MULTI_32bit.$proc$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:35$2'.
  created $dff cell `$procdff$2221' with positive edge clock.
Creating register for signal `\MULTI_32bit.\P2' using process `\MULTI_32bit.$proc$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:35$2'.
  created $dff cell `$procdff$2222' with positive edge clock.
Creating register for signal `\MULTI_32bit.\P3' using process `\MULTI_32bit.$proc$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:35$2'.
  created $dff cell `$procdff$2223' with positive edge clock.

5.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `MULTI_32bit.$proc$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:0$113'.
Found and cleaned up 26 empty switches in `\MULTI_32bit.$proc$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:35$2'.
Removing empty process `MULTI_32bit.$proc$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:35$2'.
Cleaned up 26 empty switches.

5.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.
<suppressed ~26 debug messages>

5.3. Executing FLATTEN pass (flatten design).

5.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.
<suppressed ~1 debug messages>

5.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..
Removed 0 unused cells and 789 unused wires.
<suppressed ~3 debug messages>

5.6. Executing CHECK pass (checking for obvious problems).
Checking module MULTI_32bit...
Found and reported 0 problems.

5.7. Executing OPT pass (performing simple optimizations).

5.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.

5.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MULTI_32bit'.
<suppressed ~156 debug messages>
Removed a total of 52 cells.

5.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MULTI_32bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1000.
    dead port 1/2 on $mux $procmux$1003.
    dead port 1/2 on $mux $procmux$1006.
    dead port 1/2 on $mux $procmux$1009.
    dead port 1/2 on $mux $procmux$1012.
    dead port 1/2 on $mux $procmux$1015.
    dead port 1/2 on $mux $procmux$1018.
    dead port 1/2 on $mux $procmux$1024.
    dead port 1/2 on $mux $procmux$1027.
    dead port 1/2 on $mux $procmux$1030.
    dead port 1/2 on $mux $procmux$1033.
    dead port 1/2 on $mux $procmux$1036.
    dead port 1/2 on $mux $procmux$1039.
    dead port 1/2 on $mux $procmux$1042.
    dead port 1/2 on $mux $procmux$1045.
    dead port 1/2 on $mux $procmux$1048.
    dead port 1/2 on $mux $procmux$1051.
    dead port 1/2 on $mux $procmux$1054.
    dead port 1/2 on $mux $procmux$1057.
    dead port 1/2 on $mux $procmux$1060.
    dead port 1/2 on $mux $procmux$1063.
    dead port 1/2 on $mux $procmux$1066.
    dead port 1/2 on $mux $procmux$1069.
    dead port 1/2 on $mux $procmux$1072.
    dead port 1/2 on $mux $procmux$1075.
    dead port 1/2 on $mux $procmux$1078.
    dead port 1/2 on $mux $procmux$1084.
    dead port 1/2 on $mux $procmux$1087.
    dead port 1/2 on $mux $procmux$1090.
    dead port 1/2 on $mux $procmux$1093.
    dead port 1/2 on $mux $procmux$1096.
    dead port 1/2 on $mux $procmux$1099.
    dead port 1/2 on $mux $procmux$1102.
    dead port 1/2 on $mux $procmux$1105.
    dead port 1/2 on $mux $procmux$1108.
    dead port 1/2 on $mux $procmux$1111.
    dead port 1/2 on $mux $procmux$1114.
    dead port 1/2 on $mux $procmux$1117.
    dead port 1/2 on $mux $procmux$1120.
    dead port 1/2 on $mux $procmux$1123.
    dead port 1/2 on $mux $procmux$1126.
    dead port 1/2 on $mux $procmux$1129.
    dead port 1/2 on $mux $procmux$1132.
    dead port 1/2 on $mux $procmux$1135.
    dead port 1/2 on $mux $procmux$1141.
    dead port 1/2 on $mux $procmux$1144.
    dead port 1/2 on $mux $procmux$1147.
    dead port 1/2 on $mux $procmux$1150.
    dead port 1/2 on $mux $procmux$1153.
    dead port 1/2 on $mux $procmux$1156.
    dead port 1/2 on $mux $procmux$1159.
    dead port 1/2 on $mux $procmux$1162.
    dead port 1/2 on $mux $procmux$1165.
    dead port 1/2 on $mux $procmux$1168.
    dead port 1/2 on $mux $procmux$1171.
    dead port 1/2 on $mux $procmux$1174.
    dead port 1/2 on $mux $procmux$1177.
    dead port 1/2 on $mux $procmux$118.
    dead port 1/2 on $mux $procmux$1180.
    dead port 1/2 on $mux $procmux$1183.
    dead port 1/2 on $mux $procmux$1186.
    dead port 1/2 on $mux $procmux$1189.
    dead port 1/2 on $mux $procmux$1192.
    dead port 1/2 on $mux $procmux$1198.
    dead port 1/2 on $mux $procmux$1201.
    dead port 1/2 on $mux $procmux$1204.
    dead port 1/2 on $mux $procmux$1207.
    dead port 1/2 on $mux $procmux$121.
    dead port 1/2 on $mux $procmux$1210.
    dead port 1/2 on $mux $procmux$1213.
    dead port 1/2 on $mux $procmux$1216.
    dead port 1/2 on $mux $procmux$1219.
    dead port 1/2 on $mux $procmux$1222.
    dead port 1/2 on $mux $procmux$1225.
    dead port 1/2 on $mux $procmux$1228.
    dead port 1/2 on $mux $procmux$1231.
    dead port 1/2 on $mux $procmux$1234.
    dead port 1/2 on $mux $procmux$1237.
    dead port 1/2 on $mux $procmux$124.
    dead port 1/2 on $mux $procmux$1240.
    dead port 1/2 on $mux $procmux$1243.
    dead port 1/2 on $mux $procmux$1246.
    dead port 1/2 on $mux $procmux$1252.
    dead port 1/2 on $mux $procmux$1255.
    dead port 1/2 on $mux $procmux$1258.
    dead port 1/2 on $mux $procmux$1261.
    dead port 1/2 on $mux $procmux$1264.
    dead port 1/2 on $mux $procmux$1267.
    dead port 1/2 on $mux $procmux$127.
    dead port 1/2 on $mux $procmux$1270.
    dead port 1/2 on $mux $procmux$1273.
    dead port 1/2 on $mux $procmux$1276.
    dead port 1/2 on $mux $procmux$1279.
    dead port 1/2 on $mux $procmux$1282.
    dead port 1/2 on $mux $procmux$1285.
    dead port 1/2 on $mux $procmux$1288.
    dead port 1/2 on $mux $procmux$1291.
    dead port 1/2 on $mux $procmux$1294.
    dead port 1/2 on $mux $procmux$1297.
    dead port 1/2 on $mux $procmux$130.
    dead port 1/2 on $mux $procmux$1300.
    dead port 1/2 on $mux $procmux$1306.
    dead port 1/2 on $mux $procmux$1309.
    dead port 1/2 on $mux $procmux$1312.
    dead port 1/2 on $mux $procmux$1315.
    dead port 1/2 on $mux $procmux$1318.
    dead port 1/2 on $mux $procmux$1321.
    dead port 1/2 on $mux $procmux$1324.
    dead port 1/2 on $mux $procmux$1327.
    dead port 1/2 on $mux $procmux$133.
    dead port 1/2 on $mux $procmux$1330.
    dead port 1/2 on $mux $procmux$1333.
    dead port 1/2 on $mux $procmux$1336.
    dead port 1/2 on $mux $procmux$1339.
    dead port 1/2 on $mux $procmux$1342.
    dead port 1/2 on $mux $procmux$1345.
    dead port 1/2 on $mux $procmux$1348.
    dead port 1/2 on $mux $procmux$1351.
    dead port 1/2 on $mux $procmux$1357.
    dead port 1/2 on $mux $procmux$136.
    dead port 1/2 on $mux $procmux$1360.
    dead port 1/2 on $mux $procmux$1363.
    dead port 1/2 on $mux $procmux$1366.
    dead port 1/2 on $mux $procmux$1369.
    dead port 1/2 on $mux $procmux$1372.
    dead port 1/2 on $mux $procmux$1375.
    dead port 1/2 on $mux $procmux$1378.
    dead port 1/2 on $mux $procmux$1381.
    dead port 1/2 on $mux $procmux$1384.
    dead port 1/2 on $mux $procmux$1387.
    dead port 1/2 on $mux $procmux$139.
    dead port 1/2 on $mux $procmux$1390.
    dead port 1/2 on $mux $procmux$1393.
    dead port 1/2 on $mux $procmux$1396.
    dead port 1/2 on $mux $procmux$1399.
    dead port 1/2 on $mux $procmux$1402.
    dead port 1/2 on $mux $procmux$1408.
    dead port 1/2 on $mux $procmux$1411.
    dead port 1/2 on $mux $procmux$1414.
    dead port 1/2 on $mux $procmux$1417.
    dead port 1/2 on $mux $procmux$142.
    dead port 1/2 on $mux $procmux$1420.
    dead port 1/2 on $mux $procmux$1423.
    dead port 1/2 on $mux $procmux$1426.
    dead port 1/2 on $mux $procmux$1429.
    dead port 1/2 on $mux $procmux$1432.
    dead port 1/2 on $mux $procmux$1435.
    dead port 1/2 on $mux $procmux$1438.
    dead port 1/2 on $mux $procmux$1441.
    dead port 1/2 on $mux $procmux$1444.
    dead port 1/2 on $mux $procmux$1447.
    dead port 1/2 on $mux $procmux$145.
    dead port 1/2 on $mux $procmux$1450.
    dead port 1/2 on $mux $procmux$1456.
    dead port 1/2 on $mux $procmux$1459.
    dead port 1/2 on $mux $procmux$1462.
    dead port 1/2 on $mux $procmux$1465.
    dead port 1/2 on $mux $procmux$1468.
    dead port 1/2 on $mux $procmux$1471.
    dead port 1/2 on $mux $procmux$1474.
    dead port 1/2 on $mux $procmux$1477.
    dead port 1/2 on $mux $procmux$148.
    dead port 1/2 on $mux $procmux$1480.
    dead port 1/2 on $mux $procmux$1483.
    dead port 1/2 on $mux $procmux$1486.
    dead port 1/2 on $mux $procmux$1489.
    dead port 1/2 on $mux $procmux$1492.
    dead port 1/2 on $mux $procmux$1495.
    dead port 1/2 on $mux $procmux$1498.
    dead port 1/2 on $mux $procmux$1504.
    dead port 1/2 on $mux $procmux$1507.
    dead port 1/2 on $mux $procmux$151.
    dead port 1/2 on $mux $procmux$1510.
    dead port 1/2 on $mux $procmux$1513.
    dead port 1/2 on $mux $procmux$1516.
    dead port 1/2 on $mux $procmux$1519.
    dead port 1/2 on $mux $procmux$1522.
    dead port 1/2 on $mux $procmux$1525.
    dead port 1/2 on $mux $procmux$1528.
    dead port 1/2 on $mux $procmux$1531.
    dead port 1/2 on $mux $procmux$1534.
    dead port 1/2 on $mux $procmux$1537.
    dead port 1/2 on $mux $procmux$154.
    dead port 1/2 on $mux $procmux$1540.
    dead port 1/2 on $mux $procmux$1543.
    dead port 1/2 on $mux $procmux$1549.
    dead port 1/2 on $mux $procmux$1552.
    dead port 1/2 on $mux $procmux$1555.
    dead port 1/2 on $mux $procmux$1558.
    dead port 1/2 on $mux $procmux$1561.
    dead port 1/2 on $mux $procmux$1564.
    dead port 1/2 on $mux $procmux$1567.
    dead port 1/2 on $mux $procmux$157.
    dead port 1/2 on $mux $procmux$1570.
    dead port 1/2 on $mux $procmux$1573.
    dead port 1/2 on $mux $procmux$1576.
    dead port 1/2 on $mux $procmux$1579.
    dead port 1/2 on $mux $procmux$1582.
    dead port 1/2 on $mux $procmux$1585.
    dead port 1/2 on $mux $procmux$1588.
    dead port 1/2 on $mux $procmux$1594.
    dead port 1/2 on $mux $procmux$1597.
    dead port 1/2 on $mux $procmux$160.
    dead port 1/2 on $mux $procmux$1600.
    dead port 1/2 on $mux $procmux$1603.
    dead port 1/2 on $mux $procmux$1606.
    dead port 1/2 on $mux $procmux$1609.
    dead port 1/2 on $mux $procmux$1612.
    dead port 1/2 on $mux $procmux$1615.
    dead port 1/2 on $mux $procmux$1618.
    dead port 1/2 on $mux $procmux$1621.
    dead port 1/2 on $mux $procmux$1624.
    dead port 1/2 on $mux $procmux$1627.
    dead port 1/2 on $mux $procmux$163.
    dead port 1/2 on $mux $procmux$1630.
    dead port 1/2 on $mux $procmux$1636.
    dead port 1/2 on $mux $procmux$1639.
    dead port 1/2 on $mux $procmux$1642.
    dead port 1/2 on $mux $procmux$1645.
    dead port 1/2 on $mux $procmux$1648.
    dead port 1/2 on $mux $procmux$1651.
    dead port 1/2 on $mux $procmux$1654.
    dead port 1/2 on $mux $procmux$1657.
    dead port 1/2 on $mux $procmux$166.
    dead port 1/2 on $mux $procmux$1660.
    dead port 1/2 on $mux $procmux$1663.
    dead port 1/2 on $mux $procmux$1666.
    dead port 1/2 on $mux $procmux$1669.
    dead port 1/2 on $mux $procmux$1672.
    dead port 1/2 on $mux $procmux$1678.
    dead port 1/2 on $mux $procmux$1681.
    dead port 1/2 on $mux $procmux$1684.
    dead port 1/2 on $mux $procmux$1687.
    dead port 1/2 on $mux $procmux$169.
    dead port 1/2 on $mux $procmux$1690.
    dead port 1/2 on $mux $procmux$1693.
    dead port 1/2 on $mux $procmux$1696.
    dead port 1/2 on $mux $procmux$1699.
    dead port 1/2 on $mux $procmux$1702.
    dead port 1/2 on $mux $procmux$1705.
    dead port 1/2 on $mux $procmux$1708.
    dead port 1/2 on $mux $procmux$1711.
    dead port 1/2 on $mux $procmux$1717.
    dead port 1/2 on $mux $procmux$172.
    dead port 1/2 on $mux $procmux$1720.
    dead port 1/2 on $mux $procmux$1723.
    dead port 1/2 on $mux $procmux$1726.
    dead port 1/2 on $mux $procmux$1729.
    dead port 1/2 on $mux $procmux$1732.
    dead port 1/2 on $mux $procmux$1735.
    dead port 1/2 on $mux $procmux$1738.
    dead port 1/2 on $mux $procmux$1741.
    dead port 1/2 on $mux $procmux$1744.
    dead port 1/2 on $mux $procmux$1747.
    dead port 1/2 on $mux $procmux$175.
    dead port 1/2 on $mux $procmux$1750.
    dead port 1/2 on $mux $procmux$1756.
    dead port 1/2 on $mux $procmux$1759.
    dead port 1/2 on $mux $procmux$1762.
    dead port 1/2 on $mux $procmux$1765.
    dead port 1/2 on $mux $procmux$1768.
    dead port 1/2 on $mux $procmux$1771.
    dead port 1/2 on $mux $procmux$1774.
    dead port 1/2 on $mux $procmux$1777.
    dead port 1/2 on $mux $procmux$178.
    dead port 1/2 on $mux $procmux$1780.
    dead port 1/2 on $mux $procmux$1783.
    dead port 1/2 on $mux $procmux$1786.
    dead port 1/2 on $mux $procmux$1792.
    dead port 1/2 on $mux $procmux$1795.
    dead port 1/2 on $mux $procmux$1798.
    dead port 1/2 on $mux $procmux$1801.
    dead port 1/2 on $mux $procmux$1804.
    dead port 1/2 on $mux $procmux$1807.
    dead port 1/2 on $mux $procmux$181.
    dead port 1/2 on $mux $procmux$1810.
    dead port 1/2 on $mux $procmux$1813.
    dead port 1/2 on $mux $procmux$1816.
    dead port 1/2 on $mux $procmux$1819.
    dead port 1/2 on $mux $procmux$1822.
    dead port 1/2 on $mux $procmux$1828.
    dead port 1/2 on $mux $procmux$1831.
    dead port 1/2 on $mux $procmux$1834.
    dead port 1/2 on $mux $procmux$1837.
    dead port 1/2 on $mux $procmux$184.
    dead port 1/2 on $mux $procmux$1840.
    dead port 1/2 on $mux $procmux$1843.
    dead port 1/2 on $mux $procmux$1846.
    dead port 1/2 on $mux $procmux$1849.
    dead port 1/2 on $mux $procmux$1852.
    dead port 1/2 on $mux $procmux$1855.
    dead port 1/2 on $mux $procmux$1861.
    dead port 1/2 on $mux $procmux$1864.
    dead port 1/2 on $mux $procmux$1867.
    dead port 1/2 on $mux $procmux$187.
    dead port 1/2 on $mux $procmux$1870.
    dead port 1/2 on $mux $procmux$1873.
    dead port 1/2 on $mux $procmux$1876.
    dead port 1/2 on $mux $procmux$1879.
    dead port 1/2 on $mux $procmux$1882.
    dead port 1/2 on $mux $procmux$1885.
    dead port 1/2 on $mux $procmux$1888.
    dead port 1/2 on $mux $procmux$1894.
    dead port 1/2 on $mux $procmux$1897.
    dead port 1/2 on $mux $procmux$190.
    dead port 1/2 on $mux $procmux$1900.
    dead port 1/2 on $mux $procmux$1903.
    dead port 1/2 on $mux $procmux$1906.
    dead port 1/2 on $mux $procmux$1909.
    dead port 1/2 on $mux $procmux$1912.
    dead port 1/2 on $mux $procmux$1915.
    dead port 1/2 on $mux $procmux$1918.
    dead port 1/2 on $mux $procmux$1924.
    dead port 1/2 on $mux $procmux$1927.
    dead port 1/2 on $mux $procmux$1930.
    dead port 1/2 on $mux $procmux$1933.
    dead port 1/2 on $mux $procmux$1936.
    dead port 1/2 on $mux $procmux$1939.
    dead port 1/2 on $mux $procmux$1942.
    dead port 1/2 on $mux $procmux$1945.
    dead port 1/2 on $mux $procmux$1948.
    dead port 1/2 on $mux $procmux$1954.
    dead port 1/2 on $mux $procmux$1957.
    dead port 1/2 on $mux $procmux$196.
    dead port 1/2 on $mux $procmux$1960.
    dead port 1/2 on $mux $procmux$1963.
    dead port 1/2 on $mux $procmux$1966.
    dead port 1/2 on $mux $procmux$1969.
    dead port 1/2 on $mux $procmux$1972.
    dead port 1/2 on $mux $procmux$1975.
    dead port 1/2 on $mux $procmux$1981.
    dead port 1/2 on $mux $procmux$1984.
    dead port 1/2 on $mux $procmux$1987.
    dead port 1/2 on $mux $procmux$199.
    dead port 1/2 on $mux $procmux$1990.
    dead port 1/2 on $mux $procmux$1993.
    dead port 1/2 on $mux $procmux$1996.
    dead port 1/2 on $mux $procmux$1999.
    dead port 1/2 on $mux $procmux$2002.
    dead port 1/2 on $mux $procmux$2008.
    dead port 1/2 on $mux $procmux$2011.
    dead port 1/2 on $mux $procmux$2014.
    dead port 1/2 on $mux $procmux$2017.
    dead port 1/2 on $mux $procmux$202.
    dead port 1/2 on $mux $procmux$2020.
    dead port 1/2 on $mux $procmux$2023.
    dead port 1/2 on $mux $procmux$2026.
    dead port 1/2 on $mux $procmux$2032.
    dead port 1/2 on $mux $procmux$2035.
    dead port 1/2 on $mux $procmux$2038.
    dead port 1/2 on $mux $procmux$2041.
    dead port 1/2 on $mux $procmux$2044.
    dead port 1/2 on $mux $procmux$2047.
    dead port 1/2 on $mux $procmux$205.
    dead port 1/2 on $mux $procmux$2050.
    dead port 1/2 on $mux $procmux$2056.
    dead port 1/2 on $mux $procmux$2059.
    dead port 1/2 on $mux $procmux$2062.
    dead port 1/2 on $mux $procmux$2065.
    dead port 1/2 on $mux $procmux$2068.
    dead port 1/2 on $mux $procmux$2071.
    dead port 1/2 on $mux $procmux$2077.
    dead port 1/2 on $mux $procmux$208.
    dead port 1/2 on $mux $procmux$2080.
    dead port 1/2 on $mux $procmux$2083.
    dead port 1/2 on $mux $procmux$2086.
    dead port 1/2 on $mux $procmux$2089.
    dead port 1/2 on $mux $procmux$2092.
    dead port 1/2 on $mux $procmux$2098.
    dead port 1/2 on $mux $procmux$2101.
    dead port 1/2 on $mux $procmux$2104.
    dead port 1/2 on $mux $procmux$2107.
    dead port 1/2 on $mux $procmux$211.
    dead port 1/2 on $mux $procmux$2110.
    dead port 1/2 on $mux $procmux$2116.
    dead port 1/2 on $mux $procmux$2119.
    dead port 1/2 on $mux $procmux$2122.
    dead port 1/2 on $mux $procmux$2125.
    dead port 1/2 on $mux $procmux$2128.
    dead port 1/2 on $mux $procmux$2134.
    dead port 1/2 on $mux $procmux$2137.
    dead port 1/2 on $mux $procmux$214.
    dead port 1/2 on $mux $procmux$2140.
    dead port 1/2 on $mux $procmux$2143.
    dead port 1/2 on $mux $procmux$2149.
    dead port 1/2 on $mux $procmux$2152.
    dead port 1/2 on $mux $procmux$2155.
    dead port 1/2 on $mux $procmux$2158.
    dead port 1/2 on $mux $procmux$2164.
    dead port 1/2 on $mux $procmux$2167.
    dead port 1/2 on $mux $procmux$217.
    dead port 1/2 on $mux $procmux$2170.
    dead port 1/2 on $mux $procmux$2176.
    dead port 1/2 on $mux $procmux$2179.
    dead port 1/2 on $mux $procmux$2182.
    dead port 1/2 on $mux $procmux$2188.
    dead port 1/2 on $mux $procmux$2191.
    dead port 1/2 on $mux $procmux$2197.
    dead port 1/2 on $mux $procmux$220.
    dead port 1/2 on $mux $procmux$2200.
    dead port 1/2 on $mux $procmux$2206.
    dead port 1/2 on $mux $procmux$2212.
    dead port 1/2 on $mux $procmux$223.
    dead port 1/2 on $mux $procmux$226.
    dead port 1/2 on $mux $procmux$229.
    dead port 1/2 on $mux $procmux$232.
    dead port 1/2 on $mux $procmux$235.
    dead port 1/2 on $mux $procmux$238.
    dead port 1/2 on $mux $procmux$241.
    dead port 1/2 on $mux $procmux$244.
    dead port 1/2 on $mux $procmux$247.
    dead port 1/2 on $mux $procmux$250.
    dead port 1/2 on $mux $procmux$253.
    dead port 1/2 on $mux $procmux$256.
    dead port 1/2 on $mux $procmux$259.
    dead port 1/2 on $mux $procmux$262.
    dead port 1/2 on $mux $procmux$265.
    dead port 1/2 on $mux $procmux$268.
    dead port 1/2 on $mux $procmux$274.
    dead port 1/2 on $mux $procmux$277.
    dead port 1/2 on $mux $procmux$280.
    dead port 1/2 on $mux $procmux$283.
    dead port 1/2 on $mux $procmux$286.
    dead port 1/2 on $mux $procmux$289.
    dead port 1/2 on $mux $procmux$292.
    dead port 1/2 on $mux $procmux$295.
    dead port 1/2 on $mux $procmux$298.
    dead port 1/2 on $mux $procmux$301.
    dead port 1/2 on $mux $procmux$304.
    dead port 1/2 on $mux $procmux$307.
    dead port 1/2 on $mux $procmux$310.
    dead port 1/2 on $mux $procmux$313.
    dead port 1/2 on $mux $procmux$316.
    dead port 1/2 on $mux $procmux$319.
    dead port 1/2 on $mux $procmux$322.
    dead port 1/2 on $mux $procmux$325.
    dead port 1/2 on $mux $procmux$328.
    dead port 1/2 on $mux $procmux$331.
    dead port 1/2 on $mux $procmux$334.
    dead port 1/2 on $mux $procmux$337.
    dead port 1/2 on $mux $procmux$340.
    dead port 1/2 on $mux $procmux$343.
    dead port 1/2 on $mux $procmux$349.
    dead port 1/2 on $mux $procmux$352.
    dead port 1/2 on $mux $procmux$355.
    dead port 1/2 on $mux $procmux$358.
    dead port 1/2 on $mux $procmux$361.
    dead port 1/2 on $mux $procmux$364.
    dead port 1/2 on $mux $procmux$367.
    dead port 1/2 on $mux $procmux$370.
    dead port 1/2 on $mux $procmux$373.
    dead port 1/2 on $mux $procmux$376.
    dead port 1/2 on $mux $procmux$379.
    dead port 1/2 on $mux $procmux$382.
    dead port 1/2 on $mux $procmux$385.
    dead port 1/2 on $mux $procmux$388.
    dead port 1/2 on $mux $procmux$391.
    dead port 1/2 on $mux $procmux$394.
    dead port 1/2 on $mux $procmux$397.
    dead port 1/2 on $mux $procmux$400.
    dead port 1/2 on $mux $procmux$403.
    dead port 1/2 on $mux $procmux$406.
    dead port 1/2 on $mux $procmux$409.
    dead port 1/2 on $mux $procmux$412.
    dead port 1/2 on $mux $procmux$415.
    dead port 1/2 on $mux $procmux$418.
    dead port 1/2 on $mux $procmux$424.
    dead port 1/2 on $mux $procmux$427.
    dead port 1/2 on $mux $procmux$430.
    dead port 1/2 on $mux $procmux$433.
    dead port 1/2 on $mux $procmux$436.
    dead port 1/2 on $mux $procmux$439.
    dead port 1/2 on $mux $procmux$442.
    dead port 1/2 on $mux $procmux$445.
    dead port 1/2 on $mux $procmux$448.
    dead port 1/2 on $mux $procmux$451.
    dead port 1/2 on $mux $procmux$454.
    dead port 1/2 on $mux $procmux$457.
    dead port 1/2 on $mux $procmux$460.
    dead port 1/2 on $mux $procmux$463.
    dead port 1/2 on $mux $procmux$466.
    dead port 1/2 on $mux $procmux$469.
    dead port 1/2 on $mux $procmux$472.
    dead port 1/2 on $mux $procmux$475.
    dead port 1/2 on $mux $procmux$478.
    dead port 1/2 on $mux $procmux$481.
    dead port 1/2 on $mux $procmux$484.
    dead port 1/2 on $mux $procmux$487.
    dead port 1/2 on $mux $procmux$490.
    dead port 1/2 on $mux $procmux$496.
    dead port 1/2 on $mux $procmux$499.
    dead port 1/2 on $mux $procmux$502.
    dead port 1/2 on $mux $procmux$505.
    dead port 1/2 on $mux $procmux$508.
    dead port 1/2 on $mux $procmux$511.
    dead port 1/2 on $mux $procmux$514.
    dead port 1/2 on $mux $procmux$517.
    dead port 1/2 on $mux $procmux$520.
    dead port 1/2 on $mux $procmux$523.
    dead port 1/2 on $mux $procmux$526.
    dead port 1/2 on $mux $procmux$529.
    dead port 1/2 on $mux $procmux$532.
    dead port 1/2 on $mux $procmux$535.
    dead port 1/2 on $mux $procmux$538.
    dead port 1/2 on $mux $procmux$541.
    dead port 1/2 on $mux $procmux$544.
    dead port 1/2 on $mux $procmux$547.
    dead port 1/2 on $mux $procmux$550.
    dead port 1/2 on $mux $procmux$553.
    dead port 1/2 on $mux $procmux$556.
    dead port 1/2 on $mux $procmux$559.
    dead port 1/2 on $mux $procmux$562.
    dead port 1/2 on $mux $procmux$568.
    dead port 1/2 on $mux $procmux$571.
    dead port 1/2 on $mux $procmux$574.
    dead port 1/2 on $mux $procmux$577.
    dead port 1/2 on $mux $procmux$580.
    dead port 1/2 on $mux $procmux$583.
    dead port 1/2 on $mux $procmux$586.
    dead port 1/2 on $mux $procmux$589.
    dead port 1/2 on $mux $procmux$592.
    dead port 1/2 on $mux $procmux$595.
    dead port 1/2 on $mux $procmux$598.
    dead port 1/2 on $mux $procmux$601.
    dead port 1/2 on $mux $procmux$604.
    dead port 1/2 on $mux $procmux$607.
    dead port 1/2 on $mux $procmux$610.
    dead port 1/2 on $mux $procmux$613.
    dead port 1/2 on $mux $procmux$616.
    dead port 1/2 on $mux $procmux$619.
    dead port 1/2 on $mux $procmux$622.
    dead port 1/2 on $mux $procmux$625.
    dead port 1/2 on $mux $procmux$628.
    dead port 1/2 on $mux $procmux$631.
    dead port 1/2 on $mux $procmux$637.
    dead port 1/2 on $mux $procmux$640.
    dead port 1/2 on $mux $procmux$643.
    dead port 1/2 on $mux $procmux$646.
    dead port 1/2 on $mux $procmux$649.
    dead port 1/2 on $mux $procmux$652.
    dead port 1/2 on $mux $procmux$655.
    dead port 1/2 on $mux $procmux$658.
    dead port 1/2 on $mux $procmux$661.
    dead port 1/2 on $mux $procmux$664.
    dead port 1/2 on $mux $procmux$667.
    dead port 1/2 on $mux $procmux$670.
    dead port 1/2 on $mux $procmux$673.
    dead port 1/2 on $mux $procmux$676.
    dead port 1/2 on $mux $procmux$679.
    dead port 1/2 on $mux $procmux$682.
    dead port 1/2 on $mux $procmux$685.
    dead port 1/2 on $mux $procmux$688.
    dead port 1/2 on $mux $procmux$691.
    dead port 1/2 on $mux $procmux$694.
    dead port 1/2 on $mux $procmux$697.
    dead port 1/2 on $mux $procmux$700.
    dead port 1/2 on $mux $procmux$706.
    dead port 1/2 on $mux $procmux$709.
    dead port 1/2 on $mux $procmux$712.
    dead port 1/2 on $mux $procmux$715.
    dead port 1/2 on $mux $procmux$718.
    dead port 1/2 on $mux $procmux$721.
    dead port 1/2 on $mux $procmux$724.
    dead port 1/2 on $mux $procmux$727.
    dead port 1/2 on $mux $procmux$730.
    dead port 1/2 on $mux $procmux$733.
    dead port 1/2 on $mux $procmux$736.
    dead port 1/2 on $mux $procmux$739.
    dead port 1/2 on $mux $procmux$742.
    dead port 1/2 on $mux $procmux$745.
    dead port 1/2 on $mux $procmux$748.
    dead port 1/2 on $mux $procmux$751.
    dead port 1/2 on $mux $procmux$754.
    dead port 1/2 on $mux $procmux$757.
    dead port 1/2 on $mux $procmux$760.
    dead port 1/2 on $mux $procmux$763.
    dead port 1/2 on $mux $procmux$766.
    dead port 1/2 on $mux $procmux$772.
    dead port 1/2 on $mux $procmux$775.
    dead port 1/2 on $mux $procmux$778.
    dead port 1/2 on $mux $procmux$781.
    dead port 1/2 on $mux $procmux$784.
    dead port 1/2 on $mux $procmux$787.
    dead port 1/2 on $mux $procmux$790.
    dead port 1/2 on $mux $procmux$793.
    dead port 1/2 on $mux $procmux$796.
    dead port 1/2 on $mux $procmux$799.
    dead port 1/2 on $mux $procmux$802.
    dead port 1/2 on $mux $procmux$805.
    dead port 1/2 on $mux $procmux$808.
    dead port 1/2 on $mux $procmux$811.
    dead port 1/2 on $mux $procmux$814.
    dead port 1/2 on $mux $procmux$817.
    dead port 1/2 on $mux $procmux$820.
    dead port 1/2 on $mux $procmux$823.
    dead port 1/2 on $mux $procmux$826.
    dead port 1/2 on $mux $procmux$829.
    dead port 1/2 on $mux $procmux$832.
    dead port 1/2 on $mux $procmux$838.
    dead port 1/2 on $mux $procmux$841.
    dead port 1/2 on $mux $procmux$844.
    dead port 1/2 on $mux $procmux$847.
    dead port 1/2 on $mux $procmux$850.
    dead port 1/2 on $mux $procmux$853.
    dead port 1/2 on $mux $procmux$856.
    dead port 1/2 on $mux $procmux$859.
    dead port 1/2 on $mux $procmux$862.
    dead port 1/2 on $mux $procmux$865.
    dead port 1/2 on $mux $procmux$868.
    dead port 1/2 on $mux $procmux$871.
    dead port 1/2 on $mux $procmux$874.
    dead port 1/2 on $mux $procmux$877.
    dead port 1/2 on $mux $procmux$880.
    dead port 1/2 on $mux $procmux$883.
    dead port 1/2 on $mux $procmux$886.
    dead port 1/2 on $mux $procmux$889.
    dead port 1/2 on $mux $procmux$892.
    dead port 1/2 on $mux $procmux$895.
    dead port 1/2 on $mux $procmux$901.
    dead port 1/2 on $mux $procmux$904.
    dead port 1/2 on $mux $procmux$907.
    dead port 1/2 on $mux $procmux$910.
    dead port 1/2 on $mux $procmux$913.
    dead port 1/2 on $mux $procmux$916.
    dead port 1/2 on $mux $procmux$919.
    dead port 1/2 on $mux $procmux$922.
    dead port 1/2 on $mux $procmux$925.
    dead port 1/2 on $mux $procmux$928.
    dead port 1/2 on $mux $procmux$931.
    dead port 1/2 on $mux $procmux$934.
    dead port 1/2 on $mux $procmux$937.
    dead port 1/2 on $mux $procmux$940.
    dead port 1/2 on $mux $procmux$943.
    dead port 1/2 on $mux $procmux$946.
    dead port 1/2 on $mux $procmux$949.
    dead port 1/2 on $mux $procmux$952.
    dead port 1/2 on $mux $procmux$955.
    dead port 1/2 on $mux $procmux$958.
    dead port 1/2 on $mux $procmux$964.
    dead port 1/2 on $mux $procmux$967.
    dead port 1/2 on $mux $procmux$970.
    dead port 1/2 on $mux $procmux$973.
    dead port 1/2 on $mux $procmux$976.
    dead port 1/2 on $mux $procmux$979.
    dead port 1/2 on $mux $procmux$982.
    dead port 1/2 on $mux $procmux$985.
    dead port 1/2 on $mux $procmux$988.
    dead port 1/2 on $mux $procmux$991.
    dead port 1/2 on $mux $procmux$994.
    dead port 1/2 on $mux $procmux$997.
Removed 650 multiplexer ports.
<suppressed ~3 debug messages>

5.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MULTI_32bit.
Performed a total of 0 changes.

5.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MULTI_32bit'.
Removed a total of 0 cells.

5.7.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..
Removed 0 unused cells and 702 unused wires.
<suppressed ~1 debug messages>

5.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.

5.7.9. Rerunning OPT passes. (Maybe there is more to do..)

5.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MULTI_32bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

5.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MULTI_32bit.
Performed a total of 0 changes.

5.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MULTI_32bit'.
Removed a total of 0 cells.

5.7.13. Executing OPT_DFF pass (perform DFF optimizations).

5.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..

5.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.

5.7.16. Finished OPT passes. (There is nothing left to do.)

5.8. Executing FSM pass (extract and optimize FSM).

5.8.1. Executing FSM_DETECT pass (finding FSMs in design).

5.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..

5.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.9. Executing OPT pass (performing simple optimizations).

5.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.

5.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MULTI_32bit'.
Removed a total of 0 cells.

5.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MULTI_32bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

5.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MULTI_32bit.
Performed a total of 0 changes.

5.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MULTI_32bit'.
Removed a total of 0 cells.

5.9.6. Executing OPT_DFF pass (perform DFF optimizations).

5.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..

5.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.

5.9.9. Finished OPT passes. (There is nothing left to do.)

5.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 50) from port Y of cell MULTI_32bit.$mul$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:45$5 ($mul).
Removed top 3 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:59$13 ($add).
Removed top 3 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:63$17 ($add).
Removed top 3 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:67$21 ($add).
Removed top 3 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:71$25 ($add).
Removed top 3 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:75$29 ($add).
Removed top 3 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:79$33 ($add).
Removed top 3 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:83$37 ($add).
Removed top 3 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:87$41 ($add).
Removed top 3 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:91$45 ($add).
Removed top 3 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:95$49 ($add).
Removed top 3 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:99$53 ($add).
Removed top 1 bits (of 8) from port B of cell MULTI_32bit.$sub$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:103$56 ($sub).
Removed top 4 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:103$57 ($add).
Removed top 4 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:107$61 ($add).
Removed top 4 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:111$65 ($add).
Removed top 4 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:115$69 ($add).
Removed top 4 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:119$73 ($add).
Removed top 4 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:123$77 ($add).
Removed top 4 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:127$81 ($add).
Removed top 4 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:131$85 ($add).
Removed top 5 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:135$89 ($add).
Removed top 5 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:139$93 ($add).
Removed top 5 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:143$97 ($add).
Removed top 5 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:147$101 ($add).
Removed top 6 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:151$105 ($add).
Removed top 6 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:155$109 ($add).
Removed top 7 bits (of 8) from port B of cell MULTI_32bit.$add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:159$112 ($add).
Removed top 31 bits (of 32) from FF cell MULTI_32bit.$procdff$2223 ($dff).

5.11. Executing PEEPOPT pass (run peephole optimizers).

5.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..

5.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module MULTI_32bit:
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:103$55 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:103$57 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:107$61 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:111$65 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:115$69 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:119$73 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:123$77 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:127$81 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:131$85 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:135$89 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:139$93 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:143$97 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:147$101 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:151$105 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:155$109 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:159$112 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:32$1 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:59$13 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:63$17 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:67$21 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:71$25 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:75$29 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:79$33 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:83$37 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:87$41 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:91$45 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:95$49 ($add).
  creating $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:99$53 ($add).
  creating $macc model for $mul$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:45$5 ($mul).
  creating $macc model for $sub$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:103$56 ($sub).
  merging $macc model for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:103$55 into $sub$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:103$56.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:99$53.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:95$49.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:91$45.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:87$41.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:83$37.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:79$33.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:75$29.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:71$25.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:67$21.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:63$17.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:59$13.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:32$1.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:159$112.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:155$109.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:151$105.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:147$101.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:143$97.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:139$93.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:135$89.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:131$85.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:127$81.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:123$77.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:119$73.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:115$69.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:111$65.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:107$61.
  creating $alu model for $macc $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:103$57.
  creating $macc cell for $mul$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:45$5: $auto$alumacc.cc:365:replace_macc$2224
  creating $macc cell for $sub$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:103$56: $auto$alumacc.cc:365:replace_macc$2225
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:103$57: $auto$alumacc.cc:485:replace_alu$2226
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:107$61: $auto$alumacc.cc:485:replace_alu$2229
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:111$65: $auto$alumacc.cc:485:replace_alu$2232
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:115$69: $auto$alumacc.cc:485:replace_alu$2235
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:119$73: $auto$alumacc.cc:485:replace_alu$2238
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:123$77: $auto$alumacc.cc:485:replace_alu$2241
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:127$81: $auto$alumacc.cc:485:replace_alu$2244
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:131$85: $auto$alumacc.cc:485:replace_alu$2247
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:135$89: $auto$alumacc.cc:485:replace_alu$2250
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:139$93: $auto$alumacc.cc:485:replace_alu$2253
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:143$97: $auto$alumacc.cc:485:replace_alu$2256
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:147$101: $auto$alumacc.cc:485:replace_alu$2259
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:151$105: $auto$alumacc.cc:485:replace_alu$2262
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:155$109: $auto$alumacc.cc:485:replace_alu$2265
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:159$112: $auto$alumacc.cc:485:replace_alu$2268
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:32$1: $auto$alumacc.cc:485:replace_alu$2271
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:59$13: $auto$alumacc.cc:485:replace_alu$2274
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:63$17: $auto$alumacc.cc:485:replace_alu$2277
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:67$21: $auto$alumacc.cc:485:replace_alu$2280
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:71$25: $auto$alumacc.cc:485:replace_alu$2283
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:75$29: $auto$alumacc.cc:485:replace_alu$2286
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:79$33: $auto$alumacc.cc:485:replace_alu$2289
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:83$37: $auto$alumacc.cc:485:replace_alu$2292
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:87$41: $auto$alumacc.cc:485:replace_alu$2295
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:91$45: $auto$alumacc.cc:485:replace_alu$2298
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:95$49: $auto$alumacc.cc:485:replace_alu$2301
  creating $alu cell for $add$/openlane/designs/MULTI_32bit/src/MULTI_32bit.v:99$53: $auto$alumacc.cc:485:replace_alu$2304
  created 27 $alu and 2 $macc cells.

5.14. Executing SHARE pass (SAT-based resource sharing).

5.15. Executing OPT pass (performing simple optimizations).

5.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.

5.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MULTI_32bit'.
Removed a total of 0 cells.

5.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MULTI_32bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

5.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MULTI_32bit.
Performed a total of 0 changes.

5.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MULTI_32bit'.
Removed a total of 0 cells.

5.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 47 on $procdff$2222 ($dff) from module MULTI_32bit.
Setting constant 0-bit at position 48 on $procdff$2222 ($dff) from module MULTI_32bit.
Setting constant 0-bit at position 49 on $procdff$2222 ($dff) from module MULTI_32bit.
Setting constant 0-bit at position 50 on $procdff$2222 ($dff) from module MULTI_32bit.

5.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

5.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.
<suppressed ~8 debug messages>

5.15.9. Rerunning OPT passes. (Maybe there is more to do..)

5.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MULTI_32bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

5.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MULTI_32bit.
Performed a total of 0 changes.

5.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MULTI_32bit'.
Removed a total of 0 cells.

5.15.13. Executing OPT_DFF pass (perform DFF optimizations).

5.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..
Removed 4 unused cells and 16 unused wires.
<suppressed ~5 debug messages>

5.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.

5.15.16. Rerunning OPT passes. (Maybe there is more to do..)

5.15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MULTI_32bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

5.15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MULTI_32bit.
Performed a total of 0 changes.

5.15.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MULTI_32bit'.
Removed a total of 0 cells.

5.15.20. Executing OPT_DFF pass (perform DFF optimizations).

5.15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..

5.15.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.

5.15.23. Finished OPT passes. (There is nothing left to do.)

5.16. Executing MEMORY pass.

5.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.16.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

5.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..

5.16.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

5.16.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..

5.16.9. Executing MEMORY_COLLECT pass (generating $mem cells).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..

5.18. Executing OPT pass (performing simple optimizations).

5.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.
<suppressed ~39 debug messages>

5.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MULTI_32bit'.
Removed a total of 0 cells.

5.18.3. Executing OPT_DFF pass (perform DFF optimizations).

5.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.18.5. Finished fast OPT passes.

5.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

5.20. Executing OPT pass (performing simple optimizations).

5.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.

5.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MULTI_32bit'.
Removed a total of 0 cells.

5.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MULTI_32bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

5.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MULTI_32bit.
Performed a total of 0 changes.

5.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MULTI_32bit'.
Removed a total of 0 cells.

5.20.6. Executing OPT_SHARE pass.

5.20.7. Executing OPT_DFF pass (perform DFF optimizations).

5.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..

5.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.

5.20.10. Finished OPT passes. (There is nothing left to do.)

5.21. Executing TECHMAP pass (map to technology primitives).

5.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper maccmap for cells of type $macc.
  add \P2 [58:51] (8 bits, unsigned)
  add \P2 [66:59] (8 bits, unsigned)
  add 8'10000001 (8 bits, unsigned)
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$4bdb94ac02745db6fc41e2e497d9b9793cd51dc6\_90_alu for cells of type $alu.
Using template $paramod$cc48387a3f2cae79a81035f3d5a9b4758cb77854\_90_alu for cells of type $alu.
Using template $paramod$4f7462fd7944a40ab328577064922bdf555975a5\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$b9513f2555ba02118b069422fea717af39120cf7\_90_alu for cells of type $alu.
Using template $paramod$08b2a3505d8f2cd2b03f068ccaf5ce95d4eb0556\_90_alu for cells of type $alu.
  add \P1 [23:1] * \P1 [54:32] (23x23 bits, unsigned)
Using template $paramod$9970e6a829a899c1fae39c88305c3c80d98a6bfd\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$fa8d9e4c2749d63ae521a69564d54ead1ad1232d\_90_alu for cells of type $alu.
Using template $paramod$e82bc780abe45b949d821aa3d0d92433ac3b9e09\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using template $paramod$a950948e19702336540a1f557d0a91306bdb9188\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000101110 for cells of type $fa.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod$fbf9cabb1106ebb19d2876bda35dcfbc3788d13d\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000101110 for cells of type $lcu.
No more expansions possible.
<suppressed ~2365 debug messages>

5.22. Executing OPT pass (performing simple optimizations).

5.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.
<suppressed ~3882 debug messages>

5.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MULTI_32bit'.
<suppressed ~993 debug messages>
Removed a total of 331 cells.

5.22.3. Executing OPT_DFF pass (perform DFF optimizations).

5.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..
Removed 97 unused cells and 1274 unused wires.
<suppressed ~98 debug messages>

5.22.5. Finished fast OPT passes.

5.23. Executing ABC pass (technology mapping using ABC).

5.23.1. Extracting gate netlist of module `\MULTI_32bit' to `<abc-temp-dir>/input.blif'..
Extracted 4240 gates and 4350 wires to a netlist network with 110 inputs and 78 outputs.

5.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      443
ABC RESULTS:            ANDNOT cells:     1081
ABC RESULTS:               MUX cells:      681
ABC RESULTS:              NAND cells:      219
ABC RESULTS:               NOR cells:      117
ABC RESULTS:               NOT cells:      118
ABC RESULTS:                OR cells:      414
ABC RESULTS:             ORNOT cells:       64
ABC RESULTS:              XNOR cells:      263
ABC RESULTS:               XOR cells:      936
ABC RESULTS:        internal signals:     4162
ABC RESULTS:           input signals:      110
ABC RESULTS:          output signals:       78
Removing temp directory.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.
<suppressed ~102 debug messages>

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MULTI_32bit'.
Removed a total of 0 cells.

5.24.3. Executing OPT_DFF pass (perform DFF optimizations).

5.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..
Removed 21 unused cells and 590 unused wires.
<suppressed ~23 debug messages>

5.24.5. Finished fast OPT passes.

5.25. Executing HIERARCHY pass (managing design hierarchy).

5.25.1. Analyzing design hierarchy..
Top module:  \MULTI_32bit

5.25.2. Analyzing design hierarchy..
Top module:  \MULTI_32bit
Removed 0 unused modules.

5.26. Printing statistics.

=== MULTI_32bit ===

   Number of wires:               4256
   Number of wire bits:           5006
   Number of public wires:           8
   Number of public wire bits:     260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4474
     $_ANDNOT_                    1081
     $_AND_                        443
     $_DFF_P_                      159
     $_MUX_                        681
     $_NAND_                       219
     $_NOR_                        117
     $_NOT_                         97
     $_ORNOT_                       64
     $_OR_                         414
     $_XNOR_                       263
     $_XOR_                        936

5.27. Executing CHECK pass (checking for obvious problems).
Checking module MULTI_32bit...
Found and reported 0 problems.

6. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/post_techmap.dot'.
Dumping module MULTI_32bit to page 1.

7. Executing SHARE pass (SAT-based resource sharing).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MULTI_32bit'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MULTI_32bit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MULTI_32bit.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MULTI_32bit'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module MULTI_32bit.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..

10. Printing statistics.

=== MULTI_32bit ===

   Number of wires:               4256
   Number of wire bits:           5006
   Number of public wires:           8
   Number of public wire bits:     260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4474
     $_ANDNOT_                    1081
     $_AND_                        443
     $_DFF_P_                      159
     $_MUX_                        681
     $_NAND_                       219
     $_NOR_                        117
     $_NOT_                         97
     $_ORNOT_                       64
     $_OR_                         414
     $_XNOR_                       263
     $_XOR_                        936

mapping tbuf

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /home/adithi/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/adithi/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

12. Executing SIMPLEMAP pass (map simple cells to gate primitives).

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /home/adithi/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/adithi/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

14. Executing SIMPLEMAP pass (map simple cells to gate primitives).

15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

15.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\MULTI_32bit':
  mapped 159 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

16. Printing statistics.

=== MULTI_32bit ===

   Number of wires:               4256
   Number of wire bits:           5006
   Number of public wires:           8
   Number of public wire bits:     260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4474
     $_ANDNOT_                    1081
     $_AND_                        443
     $_MUX_                        681
     $_NAND_                       219
     $_NOR_                        117
     $_NOT_                         97
     $_ORNOT_                       64
     $_OR_                         414
     $_XNOR_                       263
     $_XOR_                        936
     sky130_fd_sc_hd__dfxtp_2      159

[INFO]: USING STRATEGY DELAY0

17. Executing ABC pass (technology mapping using ABC).

17.1. Extracting gate netlist of module `\MULTI_32bit' to `/tmp/yosys-abc-RY3pqG/input.blif'..
Extracted 4315 gates and 4425 wires to a netlist network with 110 inputs and 78 outputs.

17.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-RY3pqG/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-RY3pqG/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-RY3pqG/input.blif 
ABC: + read_lib -w /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (6190.36 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   6365 ( 22.8 %)   Cap =  9.9 ff (  5.5 %)   Area =    54912.66 ( 77.2 %)   Delay =  6411.51 ps  (  1.3 %)               
ABC: Path  0 --      76 : 0    3 pi                        A =   0.00  Df =  22.9  -13.1 ps  S =  37.4 ps  Cin =  0.0 ff  Cout =   6.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    1728 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 168.3  -49.3 ps  S = 142.4 ps  Cin =  2.1 ff  Cout =  11.3 ff  Cmax = 130.0 ff  G =  512  
ABC: Path  2 --    2030 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 347.1  -94.2 ps  S = 151.6 ps  Cin =  2.1 ff  Cout =  12.1 ff  Cmax = 130.0 ff  G =  545  
ABC: Path  3 --    2130 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 571.8 -161.5 ps  S = 216.1 ps  Cin =  2.1 ff  Cout =  17.7 ff  Cmax = 130.0 ff  G =  804  
ABC: Path  4 --    3008 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 785.5 -213.3 ps  S = 186.7 ps  Cin =  2.1 ff  Cout =  15.1 ff  Cmax = 130.0 ff  G =  696  
ABC: Path  5 --    5184 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1014.1 -278.2 ps  S = 214.4 ps  Cin =  2.1 ff  Cout =  17.5 ff  Cmax = 130.0 ff  G =  791  
ABC: Path  6 --    5415 : 4    1 sky130_fd_sc_hd__nand4_2  A =  12.51  Df =1098.6 -289.9 ps  S =  73.4 ps  Cin =  4.4 ff  Cout =   1.6 ff  Cmax = 200.5 ff  G =   34  
ABC: Path  7 --    5416 : 4    2 sky130_fd_sc_hd__and4_2   A =  10.01  Df =1383.3  -66.4 ps  S =  62.0 ps  Cin =  1.5 ff  Cout =   4.8 ff  Cmax = 300.3 ff  G =  296  
ABC: Path  8 --    5417 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1597.8 -132.4 ps  S = 230.5 ps  Cin =  2.1 ff  Cout =  18.9 ff  Cmax = 130.0 ff  G =  847  
ABC: Path  9 --    5428 : 4    3 sky130_fd_sc_hd__a211oi_2 A =  12.51  Df =1796.1  -95.4 ps  S = 315.9 ps  Cin =  4.4 ff  Cout =  13.9 ff  Cmax =  88.8 ff  G =  300  
ABC: Path 10 --    5551 : 3    3 sky130_fd_sc_hd__nand3_2  A =  10.01  Df =1935.7 -129.5 ps  S = 101.7 ps  Cin =  4.4 ff  Cout =   8.7 ff  Cmax = 260.0 ff  G =  188  
ABC: Path 11 --    5556 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2157.4  -97.8 ps  S =  56.5 ps  Cin =  2.4 ff  Cout =   8.5 ff  Cmax = 309.5 ff  G =  349  
ABC: Path 12 --    5569 : 3    4 sky130_fd_sc_hd__and3_2   A =   7.51  Df =2356.9  -92.1 ps  S =  90.0 ps  Cin =  1.5 ff  Cout =  13.0 ff  Cmax = 309.5 ff  G =  838  
ABC: Path 13 --    5570 : 5    2 sky130_fd_sc_hd__o221ai_2 A =  15.01  Df =2483.4  -69.1 ps  S = 141.9 ps  Cin =  4.5 ff  Cout =   3.4 ff  Cmax = 128.2 ff  G =   72  
ABC: Path 14 --    5572 : 4    4 sky130_fd_sc_hd__or4bb_2  A =  12.51  Df =3175.9 -288.3 ps  S = 143.4 ps  Cin =  1.5 ff  Cout =  16.0 ff  Cmax = 312.2 ff  G = 1043  
ABC: Path 15 --    5574 : 4    3 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =3371.9 -267.6 ps  S =  87.5 ps  Cin =  2.4 ff  Cout =  11.4 ff  Cmax = 268.3 ff  G =  459  
ABC: Path 16 --    5583 : 3    4 sky130_fd_sc_hd__or3_2    A =   7.51  Df =3903.2 -213.4 ps  S = 115.5 ps  Cin =  1.5 ff  Cout =  15.0 ff  Cmax = 310.4 ff  G =  950  
ABC: Path 17 --    5584 : 5    4 sky130_fd_sc_hd__o2111a_2 A =  12.51  Df =4104.7 -172.0 ps  S =  96.4 ps  Cin =  2.4 ff  Cout =  13.8 ff  Cmax = 299.4 ff  G =  549  
ABC: Path 18 --    5587 : 3    3 sky130_fd_sc_hd__or3_2    A =   7.51  Df =4587.3 -307.2 ps  S =  99.2 ps  Cin =  1.5 ff  Cout =   9.4 ff  Cmax = 310.4 ff  G =  597  
ABC: Path 19 --    5590 : 4    3 sky130_fd_sc_hd__a211oi_2 A =  12.51  Df =4901.0 -523.6 ps  S = 315.0 ps  Cin =  4.4 ff  Cout =  13.8 ff  Cmax =  88.8 ff  G =  303  
ABC: Path 20 --    5592 : 2    3 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =5015.5  -87.1 ps  S = 188.8 ps  Cin =  4.4 ff  Cout =  15.2 ff  Cmax = 141.9 ff  G =  329  
ABC: Path 21 --    5851 : 2    1 sky130_fd_sc_hd__and2_2   A =   7.51  Df =5223.7 -119.3 ps  S =  50.2 ps  Cin =  1.5 ff  Cout =   4.6 ff  Cmax = 303.0 ff  G =  292  
ABC: Path 22 --    5852 : 4    2 sky130_fd_sc_hd__a22oi_2  A =  12.51  Df =5390.1 -226.5 ps  S = 167.5 ps  Cin =  4.3 ff  Cout =   7.1 ff  Cmax = 170.3 ff  G =  156  
ABC: Path 23 --    6046 : 4    2 sky130_fd_sc_hd__o22ai_2  A =  12.51  Df =5484.5 -201.3 ps  S = 153.0 ps  Cin =  4.3 ff  Cout =   7.1 ff  Cmax = 137.3 ff  G =  157  
ABC: Path 24 --    6399 : 3    1 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =5614.3 -259.1 ps  S = 101.2 ps  Cin =  4.6 ff  Cout =   4.7 ff  Cmax = 128.2 ff  G =   96  
ABC: Path 25 --    6403 : 3    3 sky130_fd_sc_hd__o21bai_2 A =  11.26  Df =5720.8 -149.6 ps  S = 243.9 ps  Cin =  3.4 ff  Cout =  18.1 ff  Cmax = 140.1 ff  G =  513  
ABC: Path 26 --    6496 : 4    3 sky130_fd_sc_hd__a22oi_2  A =  12.51  Df =5968.5 -263.0 ps  S = 283.7 ps  Cin =  4.3 ff  Cout =  17.7 ff  Cmax = 170.3 ff  G =  392  
ABC: Path 27 --    6497 : 2    1 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =6411.5 -470.6 ps  S = 427.8 ps  Cin =  8.6 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G =  390  
ABC: Start-point = pi75 (\P1 [38]).  End-point = po66 ($auto$maccmap.cc:240:synth$2628.Y [42]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  110/   78  lat =    0  nd =  6365  edge =  18001  area =22377.42  delay =3775.66  lev = 36
ABC: + write_blif /tmp/yosys-abc-RY3pqG/output.blif 

17.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       81
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      250
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      393
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      113
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      238
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      160
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      107
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       43
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      161
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      139
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     1344
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      105
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       43
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      465
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      422
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:      296
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      142
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:       70
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       88
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:      219
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      105
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      313
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       78
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:       95
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       42
ABC RESULTS:        internal signals:     4237
ABC RESULTS:           input signals:      110
ABC RESULTS:          output signals:       78
Removing temp directory.

18. Executing SETUNDEF pass (replace undef values with defined constants).

19. Executing HILOMAP pass (mapping to constant drivers).

20. Executing SPLITNETS pass (splitting up multi-bit signals).

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..
Removed 104 unused cells and 4995 unused wires.
<suppressed ~140 debug messages>

22. Executing INSBUF pass (insert buffer cells for connected wires).

23. Executing CHECK pass (checking for obvious problems).
Checking module MULTI_32bit...
Warning: Wire MULTI_32bit.\F [31] is used but has no driver.
Warning: Wire MULTI_32bit.\F [30] is used but has no driver.
Warning: Wire MULTI_32bit.\F [29] is used but has no driver.
Warning: Wire MULTI_32bit.\F [28] is used but has no driver.
Warning: Wire MULTI_32bit.\F [27] is used but has no driver.
Warning: Wire MULTI_32bit.\F [26] is used but has no driver.
Warning: Wire MULTI_32bit.\F [25] is used but has no driver.
Warning: Wire MULTI_32bit.\F [24] is used but has no driver.
Warning: Wire MULTI_32bit.\F [23] is used but has no driver.
Warning: Wire MULTI_32bit.\F [22] is used but has no driver.
Warning: Wire MULTI_32bit.\F [21] is used but has no driver.
Warning: Wire MULTI_32bit.\F [20] is used but has no driver.
Warning: Wire MULTI_32bit.\F [19] is used but has no driver.
Warning: Wire MULTI_32bit.\F [18] is used but has no driver.
Warning: Wire MULTI_32bit.\F [17] is used but has no driver.
Warning: Wire MULTI_32bit.\F [16] is used but has no driver.
Warning: Wire MULTI_32bit.\F [15] is used but has no driver.
Warning: Wire MULTI_32bit.\F [14] is used but has no driver.
Warning: Wire MULTI_32bit.\F [13] is used but has no driver.
Warning: Wire MULTI_32bit.\F [12] is used but has no driver.
Warning: Wire MULTI_32bit.\F [11] is used but has no driver.
Warning: Wire MULTI_32bit.\F [10] is used but has no driver.
Warning: Wire MULTI_32bit.\F [9] is used but has no driver.
Warning: Wire MULTI_32bit.\F [8] is used but has no driver.
Warning: Wire MULTI_32bit.\F [7] is used but has no driver.
Warning: Wire MULTI_32bit.\F [6] is used but has no driver.
Warning: Wire MULTI_32bit.\F [5] is used but has no driver.
Warning: Wire MULTI_32bit.\F [4] is used but has no driver.
Warning: Wire MULTI_32bit.\F [3] is used but has no driver.
Warning: Wire MULTI_32bit.\F [2] is used but has no driver.
Warning: Wire MULTI_32bit.\F [1] is used but has no driver.
Warning: Wire MULTI_32bit.\F [0] is used but has no driver.
Found and reported 32 problems.

24. Printing statistics.

=== MULTI_32bit ===

   Number of wires:               6497
   Number of wire bits:           6590
   Number of public wires:         132
   Number of public wire bits:     225
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6524
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2       81
     sky130_fd_sc_hd__a211oi_2      22
     sky130_fd_sc_hd__a21bo_2       21
     sky130_fd_sc_hd__a21boi_2      33
     sky130_fd_sc_hd__a21o_2       250
     sky130_fd_sc_hd__a21oi_2      393
     sky130_fd_sc_hd__a221o_2      113
     sky130_fd_sc_hd__a221oi_2      15
     sky130_fd_sc_hd__a22o_2       238
     sky130_fd_sc_hd__a22oi_2      160
     sky130_fd_sc_hd__a2bb2o_2      29
     sky130_fd_sc_hd__a2bb2oi_2     16
     sky130_fd_sc_hd__a311o_2       13
     sky130_fd_sc_hd__a311oi_2       2
     sky130_fd_sc_hd__a31o_2       107
     sky130_fd_sc_hd__a31oi_2       29
     sky130_fd_sc_hd__a32o_2        24
     sky130_fd_sc_hd__a32oi_2       20
     sky130_fd_sc_hd__a41o_2        13
     sky130_fd_sc_hd__a41oi_2        2
     sky130_fd_sc_hd__and2_2        43
     sky130_fd_sc_hd__and2b_2       10
     sky130_fd_sc_hd__and3_2       161
     sky130_fd_sc_hd__and3b_2        4
     sky130_fd_sc_hd__and4_2       139
     sky130_fd_sc_hd__and4b_2       10
     sky130_fd_sc_hd__and4bb_2       2
     sky130_fd_sc_hd__buf_1       1344
     sky130_fd_sc_hd__dfxtp_2      159
     sky130_fd_sc_hd__inv_2        105
     sky130_fd_sc_hd__mux2_2        43
     sky130_fd_sc_hd__nand2_2      465
     sky130_fd_sc_hd__nand3_2      422
     sky130_fd_sc_hd__nand3b_2      44
     sky130_fd_sc_hd__nand4_2      296
     sky130_fd_sc_hd__nand4b_2      20
     sky130_fd_sc_hd__nor2_2       142
     sky130_fd_sc_hd__nor2b_2        1
     sky130_fd_sc_hd__nor3_2        20
     sky130_fd_sc_hd__nor3b_2        4
     sky130_fd_sc_hd__nor4_2         7
     sky130_fd_sc_hd__nor4b_2        1
     sky130_fd_sc_hd__o2111a_2      20
     sky130_fd_sc_hd__o2111ai_2     70
     sky130_fd_sc_hd__o211a_2       88
     sky130_fd_sc_hd__o211ai_2     219
     sky130_fd_sc_hd__o21a_2       105
     sky130_fd_sc_hd__o21ai_2      313
     sky130_fd_sc_hd__o21ba_2       12
     sky130_fd_sc_hd__o21bai_2      47
     sky130_fd_sc_hd__o221a_2       38
     sky130_fd_sc_hd__o221ai_2      32
     sky130_fd_sc_hd__o22a_2        34
     sky130_fd_sc_hd__o22ai_2       78
     sky130_fd_sc_hd__o2bb2a_2      48
     sky130_fd_sc_hd__o2bb2ai_2     95
     sky130_fd_sc_hd__o311a_2       21
     sky130_fd_sc_hd__o31a_2        44
     sky130_fd_sc_hd__o31ai_2       10
     sky130_fd_sc_hd__o32a_2        14
     sky130_fd_sc_hd__o32ai_2        2
     sky130_fd_sc_hd__o41a_2         5
     sky130_fd_sc_hd__o41ai_2        2
     sky130_fd_sc_hd__or2_2         39
     sky130_fd_sc_hd__or2b_2         8
     sky130_fd_sc_hd__or3_2         28
     sky130_fd_sc_hd__or3b_2        10
     sky130_fd_sc_hd__or4_2         15
     sky130_fd_sc_hd__or4b_2         2
     sky130_fd_sc_hd__or4bb_2        3
     sky130_fd_sc_hd__xnor2_2       55
     sky130_fd_sc_hd__xor2_2        42

   Chip area for module '\MULTI_32bit': 58294.659200

25. Executing Verilog backend.
Dumping module `\MULTI_32bit'.
[INFO]: USING STRATEGY DELAY1

26. Executing ABC pass (technology mapping using ABC).

26.1. Extracting gate netlist of module `\MULTI_32bit' to `/tmp/yosys-abc-uSp5Zn/input.blif'..
Extracted 4315 gates and 4425 wires to a netlist network with 110 inputs and 78 outputs.

26.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-uSp5Zn/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-uSp5Zn/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-uSp5Zn/input.blif 
ABC: + read_lib -w /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map 
ABC: + 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (6385.30 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   6271 ( 22.3 %)   Cap =  9.8 ff (  5.3 %)   Area =    53074.65 ( 77.7 %)   Delay =  6417.32 ps  (  1.6 %)               
ABC: Path  0 --      91 : 0    4 pi                        A =   0.00  Df =  35.9  -20.2 ps  S =  55.4 ps  Cin =  0.0 ff  Cout =  10.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    2806 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 226.4  -79.6 ps  S = 198.4 ps  Cin =  2.1 ff  Cout =  16.2 ff  Cmax = 130.0 ff  G =  733  
ABC: Path  2 --    2832 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 455.3 -142.7 ps  S = 212.3 ps  Cin =  2.1 ff  Cout =  17.4 ff  Cmax = 130.0 ff  G =  791  
ABC: Path  3 --    4005 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 695.5 -209.7 ps  S = 225.7 ps  Cin =  2.1 ff  Cout =  18.5 ff  Cmax = 130.0 ff  G =  844  
ABC: Path  4 --    4740 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 925.9 -268.5 ps  S = 208.8 ps  Cin =  2.1 ff  Cout =  17.1 ff  Cmax = 130.0 ff  G =  786  
ABC: Path  5 --    5399 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1156.8 -328.4 ps  S = 213.0 ps  Cin =  2.1 ff  Cout =  17.4 ff  Cmax = 130.0 ff  G =  804  
ABC: Path  6 --    5797 : 4    2 sky130_fd_sc_hd__a22o_2   A =  10.01  Df =1363.7 -264.2 ps  S =  65.8 ps  Cin =  2.3 ff  Cout =   9.0 ff  Cmax = 301.2 ff  G =  372  
ABC: Path  7 --    5801 : 4    4 sky130_fd_sc_hd__nand4_2  A =  12.51  Df =1505.4  -17.6 ps  S = 150.7 ps  Cin =  4.4 ff  Cout =  15.4 ff  Cmax = 200.5 ff  G =  340  
ABC: Path  8 --    5805 : 3    3 sky130_fd_sc_hd__nand3_2  A =  10.01  Df =1615.4   -5.9 ps  S =  78.9 ps  Cin =  4.4 ff  Cout =   8.4 ff  Cmax = 260.0 ff  G =  183  
ABC: Path  9 --    5807 : 4    5 sky130_fd_sc_hd__or4bb_2  A =  12.51  Df =2303.7 -446.9 ps  S = 149.1 ps  Cin =  1.5 ff  Cout =  18.5 ff  Cmax = 312.2 ff  G = 1201  
ABC: Path 10 --    5810 : 4    2 sky130_fd_sc_hd__a22o_2   A =  10.01  Df =2559.3 -330.7 ps  S =  57.3 ps  Cin =  2.3 ff  Cout =   7.0 ff  Cmax = 301.2 ff  G =  290  
ABC: Path 11 --    5813 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2768.2 -161.0 ps  S =  69.6 ps  Cin =  2.4 ff  Cout =  11.4 ff  Cmax = 309.5 ff  G =  461  
ABC: Path 12 --    5837 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =2986.9 -107.4 ps  S =  64.0 ps  Cin =  1.5 ff  Cout =   7.1 ff  Cmax = 309.5 ff  G =  449  
ABC: Path 13 --    5839 : 3    2 sky130_fd_sc_hd__o21a_2   A =   8.76  Df =3203.3 -130.6 ps  S =  53.6 ps  Cin =  2.4 ff  Cout =   7.2 ff  Cmax = 294.8 ff  G =  284  
ABC: Path 14 --    5840 : 2    2 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =3349.5  -21.9 ps  S = 166.7 ps  Cin =  4.4 ff  Cout =  13.1 ff  Cmax = 141.9 ff  G =  285  
ABC: Path 15 --    5841 : 2    1 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =3554.4  -60.2 ps  S = 163.7 ps  Cin =  8.6 ff  Cout =   9.0 ff  Cmax = 130.0 ff  G =  101  
ABC: Path 16 --    5847 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =3739.7  -77.9 ps  S = 137.9 ps  Cin =  8.5 ff  Cout =   6.1 ff  Cmax = 121.8 ff  G =   68  
ABC: Path 17 --    5850 : 2    3 sky130_fd_sc_hd__or2_2    A =   6.26  Df =4037.8 -224.8 ps  S =  72.4 ps  Cin =  1.5 ff  Cout =   9.1 ff  Cmax = 299.4 ff  G =  601  
ABC: Path 18 --    5946 : 3    2 sky130_fd_sc_hd__a21bo_2  A =  10.01  Df =4274.2 -314.7 ps  S =  64.4 ps  Cin =  2.0 ff  Cout =   9.1 ff  Cmax = 288.4 ff  G =  430  
ABC: Path 19 --    5948 : 3    2 sky130_fd_sc_hd__nand3_2  A =  10.01  Df =4339.5  -15.2 ps  S =  64.5 ps  Cin =  4.4 ff  Cout =   6.5 ff  Cmax = 260.0 ff  G =  140  
ABC: Path 20 --    5949 : 2    4 sky130_fd_sc_hd__or2b_2   A =   8.76  Df =4675.2 -114.3 ps  S =  84.4 ps  Cin =  1.6 ff  Cout =  14.9 ff  Cmax = 312.2 ff  G =  911  
ABC: Path 21 --    6171 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =5332.4 -446.7 ps  S = 106.9 ps  Cin =  1.5 ff  Cout =   4.6 ff  Cmax = 310.4 ff  G =  292  
ABC: Path 22 --    6174 : 3    4 sky130_fd_sc_hd__o21bai_2 A =  11.26  Df =5608.9 -288.8 ps  S = 264.9 ps  Cin =  3.4 ff  Cout =  20.2 ff  Cmax = 140.1 ff  G =  575  
ABC: Path 23 --    6319 : 3    4 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =5763.7 -140.3 ps  S = 300.9 ps  Cin =  4.6 ff  Cout =  23.2 ff  Cmax = 128.2 ff  G =  481  
ABC: Path 24 --    6402 : 4    3 sky130_fd_sc_hd__o22ai_2  A =  12.51  Df =5982.2 -197.0 ps  S = 262.4 ps  Cin =  4.3 ff  Cout =  17.7 ff  Cmax = 137.3 ff  G =  394  
ABC: Path 25 --    6403 : 2    1 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =6417.3 -394.0 ps  S = 428.3 ps  Cin =  8.6 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G =  390  
ABC: Start-point = pi90 (\P1 [15]).  End-point = po66 ($auto$maccmap.cc:240:synth$2628.Y [42]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  110/   78  lat =    0  nd =  6271  edge =  17325  area =22092.74  delay =4434.42  lev = 38
ABC: + write_blif /tmp/yosys-abc-uSp5Zn/output.blif 

26.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       66
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      253
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      428
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      212
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      203
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      127
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       78
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       78
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      121
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       81
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     1277
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      122
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      774
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      386
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       59
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:      288
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      126
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:       74
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       76
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:      182
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       75
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      240
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:      105
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       45
ABC RESULTS:        internal signals:     4237
ABC RESULTS:           input signals:      110
ABC RESULTS:          output signals:       78
Removing temp directory.

27. Executing SETUNDEF pass (replace undef values with defined constants).

28. Executing HILOMAP pass (mapping to constant drivers).

29. Executing SPLITNETS pass (splitting up multi-bit signals).

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..
Removed 104 unused cells and 4995 unused wires.
<suppressed ~140 debug messages>

31. Executing INSBUF pass (insert buffer cells for connected wires).

32. Executing CHECK pass (checking for obvious problems).
Checking module MULTI_32bit...
Warning: Wire MULTI_32bit.\F [31] is used but has no driver.
Warning: Wire MULTI_32bit.\F [30] is used but has no driver.
Warning: Wire MULTI_32bit.\F [29] is used but has no driver.
Warning: Wire MULTI_32bit.\F [28] is used but has no driver.
Warning: Wire MULTI_32bit.\F [27] is used but has no driver.
Warning: Wire MULTI_32bit.\F [26] is used but has no driver.
Warning: Wire MULTI_32bit.\F [25] is used but has no driver.
Warning: Wire MULTI_32bit.\F [24] is used but has no driver.
Warning: Wire MULTI_32bit.\F [23] is used but has no driver.
Warning: Wire MULTI_32bit.\F [22] is used but has no driver.
Warning: Wire MULTI_32bit.\F [21] is used but has no driver.
Warning: Wire MULTI_32bit.\F [20] is used but has no driver.
Warning: Wire MULTI_32bit.\F [19] is used but has no driver.
Warning: Wire MULTI_32bit.\F [18] is used but has no driver.
Warning: Wire MULTI_32bit.\F [17] is used but has no driver.
Warning: Wire MULTI_32bit.\F [16] is used but has no driver.
Warning: Wire MULTI_32bit.\F [15] is used but has no driver.
Warning: Wire MULTI_32bit.\F [14] is used but has no driver.
Warning: Wire MULTI_32bit.\F [13] is used but has no driver.
Warning: Wire MULTI_32bit.\F [12] is used but has no driver.
Warning: Wire MULTI_32bit.\F [11] is used but has no driver.
Warning: Wire MULTI_32bit.\F [10] is used but has no driver.
Warning: Wire MULTI_32bit.\F [9] is used but has no driver.
Warning: Wire MULTI_32bit.\F [8] is used but has no driver.
Warning: Wire MULTI_32bit.\F [7] is used but has no driver.
Warning: Wire MULTI_32bit.\F [6] is used but has no driver.
Warning: Wire MULTI_32bit.\F [5] is used but has no driver.
Warning: Wire MULTI_32bit.\F [4] is used but has no driver.
Warning: Wire MULTI_32bit.\F [3] is used but has no driver.
Warning: Wire MULTI_32bit.\F [2] is used but has no driver.
Warning: Wire MULTI_32bit.\F [1] is used but has no driver.
Warning: Wire MULTI_32bit.\F [0] is used but has no driver.
Found and reported 32 problems.

33. Printing statistics.

=== MULTI_32bit ===

   Number of wires:               6403
   Number of wire bits:           6496
   Number of public wires:         132
   Number of public wire bits:     225
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6430
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2       47
     sky130_fd_sc_hd__a211oi_2      19
     sky130_fd_sc_hd__a21bo_2       44
     sky130_fd_sc_hd__a21boi_2      66
     sky130_fd_sc_hd__a21o_2       253
     sky130_fd_sc_hd__a21oi_2      428
     sky130_fd_sc_hd__a221o_2      212
     sky130_fd_sc_hd__a221oi_2      11
     sky130_fd_sc_hd__a22o_2       203
     sky130_fd_sc_hd__a22oi_2      127
     sky130_fd_sc_hd__a2bb2o_2      26
     sky130_fd_sc_hd__a2bb2oi_2     20
     sky130_fd_sc_hd__a311o_2       18
     sky130_fd_sc_hd__a311oi_2       4
     sky130_fd_sc_hd__a31o_2        78
     sky130_fd_sc_hd__a31oi_2       31
     sky130_fd_sc_hd__a32o_2        20
     sky130_fd_sc_hd__a32oi_2       17
     sky130_fd_sc_hd__a41o_2        19
     sky130_fd_sc_hd__a41oi_2        3
     sky130_fd_sc_hd__and2_2        78
     sky130_fd_sc_hd__and2b_2        5
     sky130_fd_sc_hd__and3_2       121
     sky130_fd_sc_hd__and3b_2        6
     sky130_fd_sc_hd__and4_2        81
     sky130_fd_sc_hd__and4b_2        7
     sky130_fd_sc_hd__and4bb_2       5
     sky130_fd_sc_hd__buf_1       1277
     sky130_fd_sc_hd__dfxtp_2      159
     sky130_fd_sc_hd__inv_2        122
     sky130_fd_sc_hd__mux2_2         2
     sky130_fd_sc_hd__nand2_2      774
     sky130_fd_sc_hd__nand3_2      386
     sky130_fd_sc_hd__nand3b_2      59
     sky130_fd_sc_hd__nand4_2      288
     sky130_fd_sc_hd__nand4b_2       9
     sky130_fd_sc_hd__nor2_2       126
     sky130_fd_sc_hd__nor3_2        14
     sky130_fd_sc_hd__nor3b_2        5
     sky130_fd_sc_hd__nor4_2         3
     sky130_fd_sc_hd__o2111a_2      10
     sky130_fd_sc_hd__o2111ai_2     74
     sky130_fd_sc_hd__o211a_2       76
     sky130_fd_sc_hd__o211ai_2     182
     sky130_fd_sc_hd__o21a_2        75
     sky130_fd_sc_hd__o21ai_2      240
     sky130_fd_sc_hd__o21ba_2       13
     sky130_fd_sc_hd__o21bai_2      39
     sky130_fd_sc_hd__o221a_2       32
     sky130_fd_sc_hd__o221ai_2      30
     sky130_fd_sc_hd__o22a_2        33
     sky130_fd_sc_hd__o22ai_2       44
     sky130_fd_sc_hd__o2bb2a_2      38
     sky130_fd_sc_hd__o2bb2ai_2    105
     sky130_fd_sc_hd__o311a_2       16
     sky130_fd_sc_hd__o311ai_2       2
     sky130_fd_sc_hd__o31a_2        26
     sky130_fd_sc_hd__o31ai_2        9
     sky130_fd_sc_hd__o32a_2         5
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2         36
     sky130_fd_sc_hd__or2b_2         8
     sky130_fd_sc_hd__or3_2         30
     sky130_fd_sc_hd__or3b_2        11
     sky130_fd_sc_hd__or4_2         15
     sky130_fd_sc_hd__or4b_2         5
     sky130_fd_sc_hd__or4bb_2        4
     sky130_fd_sc_hd__xnor2_2       51
     sky130_fd_sc_hd__xor2_2        45

   Chip area for module '\MULTI_32bit': 56456.646400

34. Executing Verilog backend.
Dumping module `\MULTI_32bit'.
[INFO]: USING STRATEGY DELAY2

35. Executing ABC pass (technology mapping using ABC).

35.1. Extracting gate netlist of module `\MULTI_32bit' to `/tmp/yosys-abc-FHzGWF/input.blif'..
Extracted 4315 gates and 4425 wires to a netlist network with 110 inputs and 78 outputs.

35.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-FHzGWF/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-FHzGWF/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-FHzGWF/input.blif 
ABC: + read_lib -w /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map 
ABC: + 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (6501.34 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   6267 ( 22.0 %)   Cap =  9.8 ff (  5.3 %)   Area =    52866.95 ( 78.0 %)   Delay =  6362.21 ps  (  1.5 %)               
ABC: Path  0 --     105 : 0    3 pi                        A =   0.00  Df =  38.7  -21.8 ps  S =  59.3 ps  Cin =  0.0 ff  Cout =  11.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    4028 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 247.2  -90.5 ps  S = 222.9 ps  Cin =  2.1 ff  Cout =  18.3 ff  Cmax = 130.0 ff  G =  829  
ABC: Path  2 --    4030 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 470.0 -148.1 ps  S = 198.4 ps  Cin =  2.1 ff  Cout =  16.2 ff  Cmax = 130.0 ff  G =  733  
ABC: Path  3 --    4271 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 708.8 -217.1 ps  S = 226.5 ps  Cin =  2.1 ff  Cout =  18.6 ff  Cmax = 130.0 ff  G =  843  
ABC: Path  4 --    4991 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 951.3 -284.9 ps  S = 226.0 ps  Cin =  2.1 ff  Cout =  18.6 ff  Cmax = 130.0 ff  G =  841  
ABC: Path  5 --    5536 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1184.1 -347.2 ps  S = 212.2 ps  Cin =  2.1 ff  Cout =  17.4 ff  Cmax = 130.0 ff  G =  789  
ABC: Path  6 --    5819 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1351.6 -376.9 ps  S = 121.1 ps  Cin =  2.1 ff  Cout =   9.4 ff  Cmax = 130.0 ff  G =  428  
ABC: Path  7 --    6227 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1565.6 -441.6 ps  S = 207.4 ps  Cin =  2.1 ff  Cout =  16.9 ff  Cmax = 130.0 ff  G =  769  
ABC: Path  8 --    6273 : 4    2 sky130_fd_sc_hd__a22oi_2  A =  12.51  Df =1636.7 -379.8 ps  S = 129.4 ps  Cin =  4.3 ff  Cout =   3.6 ff  Cmax = 170.3 ff  G =   79  
ABC: Path  9 --    6278 : 4    4 sky130_fd_sc_hd__or4_2    A =   8.76  Df =2348.3 -625.2 ps  S = 144.0 ps  Cin =  1.5 ff  Cout =  14.0 ff  Cmax = 310.4 ff  G =  899  
ABC: Path 10 --    6280 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =2722.2 -712.6 ps  S =  58.9 ps  Cin =  2.4 ff  Cout =   6.9 ff  Cmax = 325.0 ff  G =  281  
ABC: Path 11 --    6283 : 4    2 sky130_fd_sc_hd__a22o_2   A =  10.01  Df =2960.8 -299.9 ps  S =  56.5 ps  Cin =  2.3 ff  Cout =   7.0 ff  Cmax = 301.2 ff  G =  287  
ABC: Path 12 --    6286 : 4    2 sky130_fd_sc_hd__a22o_2   A =  10.01  Df =3227.1 -244.2 ps  S =  56.4 ps  Cin =  2.3 ff  Cout =   6.9 ff  Cmax = 301.2 ff  G =  285  
ABC: Path 13 --    6288 : 4    3 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =3347.9 -119.6 ps  S = 273.4 ps  Cin =  4.4 ff  Cout =  18.2 ff  Cmax = 133.7 ff  G =  401  
ABC: Path 14 --    6338 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =3578.0 -152.1 ps  S = 141.4 ps  Cin =  8.5 ff  Cout =   6.3 ff  Cmax = 121.8 ff  G =   70  
ABC: Path 15 --    6339 : 3    3 sky130_fd_sc_hd__and3_2   A =   7.51  Df =3816.2 -163.1 ps  S =  80.5 ps  Cin =  1.5 ff  Cout =  10.7 ff  Cmax = 309.5 ff  G =  688  
ABC: Path 16 --    6341 : 4    4 sky130_fd_sc_hd__or4_2    A =   8.76  Df =4447.4 -601.0 ps  S = 117.6 ps  Cin =  1.5 ff  Cout =   7.1 ff  Cmax = 310.4 ff  G =  457  
ABC: Path 17 --    6371 : 3    3 sky130_fd_sc_hd__and3b_2  A =  10.01  Df =4782.1  -60.0 ps  S =  67.9 ps  Cin =  1.5 ff  Cout =   8.0 ff  Cmax = 309.5 ff  G =  516  
ABC: Path 18 --    6398 : 3    3 sky130_fd_sc_hd__o21ba_2  A =  10.01  Df =5013.7 -131.9 ps  S =  46.3 ps  Cin =  2.1 ff  Cout =   4.7 ff  Cmax = 264.6 ff  G =  222  
ABC: Path 19 --    6402 : 2    4 sky130_fd_sc_hd__or2b_2   A =   8.76  Df =5210.4  -54.4 ps  S =  90.1 ps  Cin =  1.6 ff  Cout =  16.4 ff  Cmax = 312.2 ff  G =  983  
ABC: Path 20 --    6404 : 3    4 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df =5458.4 -200.8 ps  S = 266.0 ps  Cin =  4.5 ff  Cout =  20.5 ff  Cmax = 139.2 ff  G =  433  
ABC: Path 21 --    6436 : 4    1 sky130_fd_sc_hd__and4b_2  A =  11.26  Df =5724.8  -52.2 ps  S =  62.5 ps  Cin =  1.6 ff  Cout =   4.7 ff  Cmax = 297.6 ff  G =  279  
ABC: Path 22 --    6437 : 3    2 sky130_fd_sc_hd__nor3_2   A =  10.01  Df =5896.9 -174.8 ps  S = 219.0 ps  Cin =  4.4 ff  Cout =   9.7 ff  Cmax =  92.5 ff  G =  211  
ABC: Path 23 --    6438 : 2    1 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =5990.9 -173.2 ps  S =  66.5 ps  Cin =  4.4 ff  Cout =   8.4 ff  Cmax = 295.7 ff  G =  186  
ABC: Path 24 --    6439 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =6362.2 -318.7 ps  S = 453.4 ps  Cin =  8.5 ff  Cout =  33.4 ff  Cmax = 121.8 ff  G =  394  
ABC: Start-point = pi104 (\P1 [22]).  End-point = po68 ($auto$maccmap.cc:240:synth$2628.Y [44]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  110/   78  lat =    0  nd =  6267  edge =  17322  area =21949.71  delay =4344.63  lev = 37
ABC: + write_blif /tmp/yosys-abc-FHzGWF/output.blif 

35.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       54
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      272
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      424
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      223
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      169
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      135
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       57
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       81
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      123
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       80
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     1268
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      110
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      753
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      408
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       66
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:      298
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      128
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:       60
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       95
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:      187
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       86
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      262
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:       90
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       32
ABC RESULTS:        internal signals:     4237
ABC RESULTS:           input signals:      110
ABC RESULTS:          output signals:       78
Removing temp directory.

36. Executing SETUNDEF pass (replace undef values with defined constants).

37. Executing HILOMAP pass (mapping to constant drivers).

38. Executing SPLITNETS pass (splitting up multi-bit signals).

39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..
Removed 104 unused cells and 4995 unused wires.
<suppressed ~140 debug messages>

40. Executing INSBUF pass (insert buffer cells for connected wires).

41. Executing CHECK pass (checking for obvious problems).
Checking module MULTI_32bit...
Warning: Wire MULTI_32bit.\F [31] is used but has no driver.
Warning: Wire MULTI_32bit.\F [30] is used but has no driver.
Warning: Wire MULTI_32bit.\F [29] is used but has no driver.
Warning: Wire MULTI_32bit.\F [28] is used but has no driver.
Warning: Wire MULTI_32bit.\F [27] is used but has no driver.
Warning: Wire MULTI_32bit.\F [26] is used but has no driver.
Warning: Wire MULTI_32bit.\F [25] is used but has no driver.
Warning: Wire MULTI_32bit.\F [24] is used but has no driver.
Warning: Wire MULTI_32bit.\F [23] is used but has no driver.
Warning: Wire MULTI_32bit.\F [22] is used but has no driver.
Warning: Wire MULTI_32bit.\F [21] is used but has no driver.
Warning: Wire MULTI_32bit.\F [20] is used but has no driver.
Warning: Wire MULTI_32bit.\F [19] is used but has no driver.
Warning: Wire MULTI_32bit.\F [18] is used but has no driver.
Warning: Wire MULTI_32bit.\F [17] is used but has no driver.
Warning: Wire MULTI_32bit.\F [16] is used but has no driver.
Warning: Wire MULTI_32bit.\F [15] is used but has no driver.
Warning: Wire MULTI_32bit.\F [14] is used but has no driver.
Warning: Wire MULTI_32bit.\F [13] is used but has no driver.
Warning: Wire MULTI_32bit.\F [12] is used but has no driver.
Warning: Wire MULTI_32bit.\F [11] is used but has no driver.
Warning: Wire MULTI_32bit.\F [10] is used but has no driver.
Warning: Wire MULTI_32bit.\F [9] is used but has no driver.
Warning: Wire MULTI_32bit.\F [8] is used but has no driver.
Warning: Wire MULTI_32bit.\F [7] is used but has no driver.
Warning: Wire MULTI_32bit.\F [6] is used but has no driver.
Warning: Wire MULTI_32bit.\F [5] is used but has no driver.
Warning: Wire MULTI_32bit.\F [4] is used but has no driver.
Warning: Wire MULTI_32bit.\F [3] is used but has no driver.
Warning: Wire MULTI_32bit.\F [2] is used but has no driver.
Warning: Wire MULTI_32bit.\F [1] is used but has no driver.
Warning: Wire MULTI_32bit.\F [0] is used but has no driver.
Found and reported 32 problems.

42. Printing statistics.

=== MULTI_32bit ===

   Number of wires:               6399
   Number of wire bits:           6492
   Number of public wires:         132
   Number of public wire bits:     225
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6426
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2       36
     sky130_fd_sc_hd__a211oi_2      23
     sky130_fd_sc_hd__a21bo_2       45
     sky130_fd_sc_hd__a21boi_2      54
     sky130_fd_sc_hd__a21o_2       272
     sky130_fd_sc_hd__a21oi_2      424
     sky130_fd_sc_hd__a221o_2      223
     sky130_fd_sc_hd__a221oi_2       9
     sky130_fd_sc_hd__a22o_2       169
     sky130_fd_sc_hd__a22oi_2      135
     sky130_fd_sc_hd__a2bb2o_2      33
     sky130_fd_sc_hd__a2bb2oi_2     16
     sky130_fd_sc_hd__a311o_2       11
     sky130_fd_sc_hd__a311oi_2       4
     sky130_fd_sc_hd__a31o_2        57
     sky130_fd_sc_hd__a31oi_2       32
     sky130_fd_sc_hd__a32o_2        14
     sky130_fd_sc_hd__a32oi_2       18
     sky130_fd_sc_hd__a41o_2        13
     sky130_fd_sc_hd__a41oi_2        4
     sky130_fd_sc_hd__and2_2        81
     sky130_fd_sc_hd__and2b_2        8
     sky130_fd_sc_hd__and3_2       123
     sky130_fd_sc_hd__and3b_2        7
     sky130_fd_sc_hd__and4_2        80
     sky130_fd_sc_hd__and4b_2       10
     sky130_fd_sc_hd__and4bb_2       7
     sky130_fd_sc_hd__buf_1       1268
     sky130_fd_sc_hd__dfxtp_2      159
     sky130_fd_sc_hd__inv_2        110
     sky130_fd_sc_hd__mux2_2         2
     sky130_fd_sc_hd__nand2_2      753
     sky130_fd_sc_hd__nand3_2      408
     sky130_fd_sc_hd__nand3b_2      66
     sky130_fd_sc_hd__nand4_2      298
     sky130_fd_sc_hd__nand4b_2       6
     sky130_fd_sc_hd__nor2_2       128
     sky130_fd_sc_hd__nor2b_2        1
     sky130_fd_sc_hd__nor3_2        20
     sky130_fd_sc_hd__nor3b_2        4
     sky130_fd_sc_hd__nor4_2         5
     sky130_fd_sc_hd__o2111a_2       5
     sky130_fd_sc_hd__o2111ai_2     60
     sky130_fd_sc_hd__o211a_2       95
     sky130_fd_sc_hd__o211ai_2     187
     sky130_fd_sc_hd__o21a_2        86
     sky130_fd_sc_hd__o21ai_2      262
     sky130_fd_sc_hd__o21ba_2       11
     sky130_fd_sc_hd__o21bai_2      41
     sky130_fd_sc_hd__o221a_2       15
     sky130_fd_sc_hd__o221ai_2      28
     sky130_fd_sc_hd__o22a_2        49
     sky130_fd_sc_hd__o22ai_2       47
     sky130_fd_sc_hd__o2bb2a_2      39
     sky130_fd_sc_hd__o2bb2ai_2     90
     sky130_fd_sc_hd__o311a_2       15
     sky130_fd_sc_hd__o311ai_2       1
     sky130_fd_sc_hd__o31a_2        56
     sky130_fd_sc_hd__o31ai_2       10
     sky130_fd_sc_hd__o32a_2         9
     sky130_fd_sc_hd__o32ai_2        1
     sky130_fd_sc_hd__or2_2         36
     sky130_fd_sc_hd__or2b_2        17
     sky130_fd_sc_hd__or3_2         30
     sky130_fd_sc_hd__or3b_2         4
     sky130_fd_sc_hd__or4_2         16
     sky130_fd_sc_hd__or4b_2         8
     sky130_fd_sc_hd__or4bb_2        3
     sky130_fd_sc_hd__xnor2_2       36
     sky130_fd_sc_hd__xor2_2        32

   Chip area for module '\MULTI_32bit': 56248.947200

43. Executing Verilog backend.
Dumping module `\MULTI_32bit'.
[INFO]: USING STRATEGY DELAY3

44. Executing ABC pass (technology mapping using ABC).

44.1. Extracting gate netlist of module `\MULTI_32bit' to `/tmp/yosys-abc-xHLubu/input.blif'..
Extracted 4315 gates and 4425 wires to a netlist network with 110 inputs and 78 outputs.

44.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-xHLubu/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-xHLubu/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-xHLubu/input.blif 
ABC: + read_lib -w /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (6215.70 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   6357 ( 24.0 %)   Cap =  9.9 ff (  5.8 %)   Area =    54958.96 ( 76.0 %)   Delay =  6332.52 ps  (  1.3 %)               
ABC: Path  0 --      64 : 0    3 pi                         A =   0.00  Df =  30.5  -17.1 ps  S =  47.9 ps  Cin =  0.0 ff  Cout =   8.9 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    1566 : 1    5 sky130_fd_sc_hd__buf_1     A =   3.75  Df = 216.7  -72.6 ps  S = 195.8 ps  Cin =  2.1 ff  Cout =  15.9 ff  Cmax = 130.0 ff  G =  732  
ABC: Path  2 --    1809 : 1    5 sky130_fd_sc_hd__buf_1     A =   3.75  Df = 464.3 -142.8 ps  S = 239.9 ps  Cin =  2.1 ff  Cout =  19.8 ff  Cmax = 130.0 ff  G =  912  
ABC: Path  3 --    1982 : 4    4 sky130_fd_sc_hd__a22oi_2   A =  12.51  Df = 628.3  -11.5 ps  S = 293.5 ps  Cin =  4.3 ff  Cout =  18.6 ff  Cmax = 170.3 ff  G =  412  
ABC: Path  4 --    1984 : 4    2 sky130_fd_sc_hd__o22ai_2   A =  12.51  Df = 804.6  -36.1 ps  S = 173.5 ps  Cin =  4.3 ff  Cout =   9.0 ff  Cmax = 137.3 ff  G =  203  
ABC: Path  5 --    1988 : 3    3 sky130_fd_sc_hd__nand3_2   A =  10.01  Df = 917.0  -49.0 ps  S =  90.1 ps  Cin =  4.4 ff  Cout =   9.2 ff  Cmax = 260.0 ff  G =  202  
ABC: Path  6 --    1989 : 1    5 sky130_fd_sc_hd__buf_1     A =   3.75  Df =1122.7  -15.9 ps  S = 282.2 ps  Cin =  2.1 ff  Cout =  23.4 ff  Cmax = 130.0 ff  G = 1073  
ABC: Path  7 --    2003 : 4    3 sky130_fd_sc_hd__nand4_2   A =  12.51  Df =1303.5  -50.6 ps  S = 153.0 ps  Cin =  4.4 ff  Cout =  11.5 ff  Cmax = 200.5 ff  G =  255  
ABC: Path  8 --    2008 : 3    2 sky130_fd_sc_hd__nand3_2   A =  10.01  Df =1417.7  -44.8 ps  S =  68.8 ps  Cin =  4.4 ff  Cout =   4.7 ff  Cmax = 260.0 ff  G =  100  
ABC: Path  9 --    2019 : 1    5 sky130_fd_sc_hd__buf_1     A =   3.75  Df =1637.0  -98.7 ps  S = 236.5 ps  Cin =  2.1 ff  Cout =  19.5 ff  Cmax = 130.0 ff  G =  894  
ABC: Path 10 --    2021 : 5    4 sky130_fd_sc_hd__o2111ai_2 A =  15.01  Df =1845.4  -90.7 ps  S = 257.1 ps  Cin =  4.3 ff  Cout =  13.6 ff  Cmax = 129.1 ff  G =  302  
ABC: Path 11 --    2039 : 3    2 sky130_fd_sc_hd__nand3_2   A =  10.01  Df =1973.8  -96.2 ps  S =  86.6 ps  Cin =  4.4 ff  Cout =   7.3 ff  Cmax = 260.0 ff  G =  157  
ABC: Path 12 --    2051 : 1    5 sky130_fd_sc_hd__buf_1     A =   3.75  Df =2188.6 -141.8 ps  S = 225.3 ps  Cin =  2.1 ff  Cout =  18.5 ff  Cmax = 130.0 ff  G =  849  
ABC: Path 13 --    2166 : 4    4 sky130_fd_sc_hd__a22o_2    A =  10.01  Df =2414.9  -54.2 ps  S =  83.1 ps  Cin =  2.3 ff  Cout =  12.8 ff  Cmax = 301.2 ff  G =  529  
ABC: Path 14 --    2315 : 4    1 sky130_fd_sc_hd__or4bb_2   A =  12.51  Df =3029.9 -216.2 ps  S = 100.9 ps  Cin =  1.5 ff  Cout =   4.7 ff  Cmax = 312.2 ff  G =  296  
ABC: Path 15 --    2316 : 3    3 sky130_fd_sc_hd__a21oi_2   A =   8.76  Df =3215.3 -353.7 ps  S = 177.8 ps  Cin =  4.6 ff  Cout =  12.0 ff  Cmax = 128.2 ff  G =  245  
ABC: Path 16 --    2317 : 3    3 sky130_fd_sc_hd__a21oi_2   A =   8.76  Df =3299.3 -116.9 ps  S = 224.6 ps  Cin =  4.6 ff  Cout =  16.4 ff  Cmax = 128.2 ff  G =  346  
ABC: Path 17 --    2473 : 3    1 sky130_fd_sc_hd__nand3_2   A =  10.01  Df =3563.6 -177.5 ps  S =  70.0 ps  Cin =  4.4 ff  Cout =   4.5 ff  Cmax = 260.0 ff  G =   98  
ABC: Path 18 --    2474 : 3    2 sky130_fd_sc_hd__o21ai_2   A =   8.76  Df =3665.0 -204.1 ps  S = 199.9 ps  Cin =  4.5 ff  Cout =  14.0 ff  Cmax = 139.2 ff  G =  295  
ABC: Path 19 --    2641 : 4    2 sky130_fd_sc_hd__o2bb2ai_2 A =  15.01  Df =3831.0 -219.6 ps  S = 204.6 ps  Cin =  4.6 ff  Cout =  13.9 ff  Cmax = 134.6 ff  G =  287  
ABC: Path 20 --    2768 : 4    2 sky130_fd_sc_hd__a2bb2oi_2 A =  15.01  Df =3927.9 -146.5 ps  S = 147.9 ps  Cin =  4.5 ff  Cout =   9.2 ff  Cmax = 130.0 ff  G =  193  
ABC: Path 21 --    2944 : 4    4 sky130_fd_sc_hd__o22ai_2   A =  12.51  Df =4155.0 -242.9 ps  S = 296.8 ps  Cin =  4.3 ff  Cout =  21.1 ff  Cmax = 137.3 ff  G =  462  
ABC: Path 22 --    3316 : 4    2 sky130_fd_sc_hd__a22oi_2   A =  12.51  Df =4265.6 -167.4 ps  S = 193.3 ps  Cin =  4.3 ff  Cout =   9.4 ff  Cmax = 170.3 ff  G =  206  
ABC: Path 23 --    4118 : 3    4 sky130_fd_sc_hd__o21bai_2  A =  11.26  Df =4510.5 -280.7 ps  S = 254.9 ps  Cin =  3.4 ff  Cout =  19.2 ff  Cmax = 140.1 ff  G =  553  
ABC: Path 24 --    4708 : 3    4 sky130_fd_sc_hd__a21oi_2   A =   8.76  Df =4656.8 -145.0 ps  S = 276.5 ps  Cin =  4.6 ff  Cout =  21.0 ff  Cmax = 128.2 ff  G =  439  
ABC: Path 25 --    5236 : 4    2 sky130_fd_sc_hd__o22ai_2   A =  12.51  Df =4903.2 -252.5 ps  S = 213.8 ps  Cin =  4.3 ff  Cout =  13.0 ff  Cmax = 137.3 ff  G =  286  
ABC: Path 26 --    5512 : 4    4 sky130_fd_sc_hd__a22oi_2   A =  12.51  Df =5030.8 -127.8 ps  S = 286.7 ps  Cin =  4.3 ff  Cout =  17.9 ff  Cmax = 170.3 ff  G =  398  
ABC: Path 27 --    5741 : 4    3 sky130_fd_sc_hd__o22ai_2   A =  12.51  Df =5245.6 -183.0 ps  S = 260.7 ps  Cin =  4.3 ff  Cout =  17.6 ff  Cmax = 137.3 ff  G =  391  
ABC: Path 28 --    5941 : 4    4 sky130_fd_sc_hd__a22oi_2   A =  12.51  Df =5393.2  -51.7 ps  S = 314.7 ps  Cin =  4.3 ff  Cout =  20.5 ff  Cmax = 170.3 ff  G =  452  
ABC: Path 29 --    6189 : 3    3 sky130_fd_sc_hd__o21bai_2  A =  11.26  Df =5638.5 -149.6 ps  S = 244.0 ps  Cin =  3.4 ff  Cout =  18.1 ff  Cmax = 140.1 ff  G =  513  
ABC: Path 30 --    6407 : 3    2 sky130_fd_sc_hd__a21oi_2   A =   8.76  Df =5757.8  -48.6 ps  S = 194.8 ps  Cin =  4.6 ff  Cout =  13.6 ff  Cmax = 128.2 ff  G =  284  
ABC: Path 31 --    6476 : 4    1 sky130_fd_sc_hd__o22ai_2   A =  12.51  Df =5866.4  -67.5 ps  S = 128.3 ps  Cin =  4.3 ff  Cout =   4.6 ff  Cmax = 137.3 ff  G =  102  
ABC: Path 32 --    6497 : 2    3 sky130_fd_sc_hd__nand2_2   A =   6.26  Df =5948.3  -65.7 ps  S =  74.9 ps  Cin =  4.4 ff  Cout =  10.7 ff  Cmax = 295.7 ff  G =  233  
ABC: Path 33 --    6500 : 2    1 sky130_fd_sc_hd__and2_2    A =   7.51  Df =6116.7 -103.6 ps  S =  34.8 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 303.0 ff  G =  143  
ABC: Path 34 --    6501 : 1    1 sky130_fd_sc_hd__buf_1     A =   3.75  Df =6332.5   -1.6 ps  S = 396.2 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi63 (\P1 [35]).  End-point = po66 ($auto$maccmap.cc:240:synth$2628.Y [42]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  110/   78  lat =    0  nd =  6357  edge =  18056  area =22374.41  delay =3918.19  lev = 37
ABC: + write_blif /tmp/yosys-abc-xHLubu/output.blif 

44.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       68
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      214
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      468
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      182
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      281
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      181
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       85
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      118
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      149
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     1431
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       96
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      447
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      337
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       65
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:      310
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      117
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:       65
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       76
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:      194
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       95
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      230
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       68
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:      139
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       59
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       54
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       50
ABC RESULTS:        internal signals:     4237
ABC RESULTS:           input signals:      110
ABC RESULTS:          output signals:       78
Removing temp directory.

45. Executing SETUNDEF pass (replace undef values with defined constants).

46. Executing HILOMAP pass (mapping to constant drivers).

47. Executing SPLITNETS pass (splitting up multi-bit signals).

48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..
Removed 104 unused cells and 4995 unused wires.
<suppressed ~140 debug messages>

49. Executing INSBUF pass (insert buffer cells for connected wires).

50. Executing CHECK pass (checking for obvious problems).
Checking module MULTI_32bit...
Warning: Wire MULTI_32bit.\F [31] is used but has no driver.
Warning: Wire MULTI_32bit.\F [30] is used but has no driver.
Warning: Wire MULTI_32bit.\F [29] is used but has no driver.
Warning: Wire MULTI_32bit.\F [28] is used but has no driver.
Warning: Wire MULTI_32bit.\F [27] is used but has no driver.
Warning: Wire MULTI_32bit.\F [26] is used but has no driver.
Warning: Wire MULTI_32bit.\F [25] is used but has no driver.
Warning: Wire MULTI_32bit.\F [24] is used but has no driver.
Warning: Wire MULTI_32bit.\F [23] is used but has no driver.
Warning: Wire MULTI_32bit.\F [22] is used but has no driver.
Warning: Wire MULTI_32bit.\F [21] is used but has no driver.
Warning: Wire MULTI_32bit.\F [20] is used but has no driver.
Warning: Wire MULTI_32bit.\F [19] is used but has no driver.
Warning: Wire MULTI_32bit.\F [18] is used but has no driver.
Warning: Wire MULTI_32bit.\F [17] is used but has no driver.
Warning: Wire MULTI_32bit.\F [16] is used but has no driver.
Warning: Wire MULTI_32bit.\F [15] is used but has no driver.
Warning: Wire MULTI_32bit.\F [14] is used but has no driver.
Warning: Wire MULTI_32bit.\F [13] is used but has no driver.
Warning: Wire MULTI_32bit.\F [12] is used but has no driver.
Warning: Wire MULTI_32bit.\F [11] is used but has no driver.
Warning: Wire MULTI_32bit.\F [10] is used but has no driver.
Warning: Wire MULTI_32bit.\F [9] is used but has no driver.
Warning: Wire MULTI_32bit.\F [8] is used but has no driver.
Warning: Wire MULTI_32bit.\F [7] is used but has no driver.
Warning: Wire MULTI_32bit.\F [6] is used but has no driver.
Warning: Wire MULTI_32bit.\F [5] is used but has no driver.
Warning: Wire MULTI_32bit.\F [4] is used but has no driver.
Warning: Wire MULTI_32bit.\F [3] is used but has no driver.
Warning: Wire MULTI_32bit.\F [2] is used but has no driver.
Warning: Wire MULTI_32bit.\F [1] is used but has no driver.
Warning: Wire MULTI_32bit.\F [0] is used but has no driver.
Found and reported 32 problems.

51. Printing statistics.

=== MULTI_32bit ===

   Number of wires:               6489
   Number of wire bits:           6582
   Number of public wires:         132
   Number of public wire bits:     225
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6516
     sky130_fd_sc_hd__a2111o_2       1
     sky130_fd_sc_hd__a2111oi_2      3
     sky130_fd_sc_hd__a211o_2       68
     sky130_fd_sc_hd__a211oi_2      21
     sky130_fd_sc_hd__a21bo_2       26
     sky130_fd_sc_hd__a21boi_2      30
     sky130_fd_sc_hd__a21o_2       214
     sky130_fd_sc_hd__a21oi_2      468
     sky130_fd_sc_hd__a221o_2      182
     sky130_fd_sc_hd__a221oi_2      17
     sky130_fd_sc_hd__a22o_2       281
     sky130_fd_sc_hd__a22oi_2      181
     sky130_fd_sc_hd__a2bb2o_2      26
     sky130_fd_sc_hd__a2bb2oi_2     19
     sky130_fd_sc_hd__a311o_2       10
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2        85
     sky130_fd_sc_hd__a31oi_2       32
     sky130_fd_sc_hd__a32o_2        28
     sky130_fd_sc_hd__a32oi_2       19
     sky130_fd_sc_hd__a41o_2        14
     sky130_fd_sc_hd__a41oi_2        2
     sky130_fd_sc_hd__and2_2        41
     sky130_fd_sc_hd__and2b_2        8
     sky130_fd_sc_hd__and3_2       118
     sky130_fd_sc_hd__and3b_2        4
     sky130_fd_sc_hd__and4_2       149
     sky130_fd_sc_hd__and4b_2       14
     sky130_fd_sc_hd__and4bb_2       4
     sky130_fd_sc_hd__buf_1       1431
     sky130_fd_sc_hd__dfxtp_2      159
     sky130_fd_sc_hd__inv_2         96
     sky130_fd_sc_hd__mux2_2        10
     sky130_fd_sc_hd__nand2_2      447
     sky130_fd_sc_hd__nand3_2      337
     sky130_fd_sc_hd__nand3b_2      65
     sky130_fd_sc_hd__nand4_2      310
     sky130_fd_sc_hd__nand4b_2      17
     sky130_fd_sc_hd__nor2_2       117
     sky130_fd_sc_hd__nor2b_2        1
     sky130_fd_sc_hd__nor3_2        23
     sky130_fd_sc_hd__nor3b_2        2
     sky130_fd_sc_hd__nor4_2         2
     sky130_fd_sc_hd__o2111a_2      14
     sky130_fd_sc_hd__o2111ai_2     65
     sky130_fd_sc_hd__o211a_2       76
     sky130_fd_sc_hd__o211ai_2     194
     sky130_fd_sc_hd__o21a_2        95
     sky130_fd_sc_hd__o21ai_2      230
     sky130_fd_sc_hd__o21ba_2       16
     sky130_fd_sc_hd__o21bai_2      42
     sky130_fd_sc_hd__o221a_2       30
     sky130_fd_sc_hd__o221ai_2      33
     sky130_fd_sc_hd__o22a_2        55
     sky130_fd_sc_hd__o22ai_2       68
     sky130_fd_sc_hd__o2bb2a_2      48
     sky130_fd_sc_hd__o2bb2ai_2    139
     sky130_fd_sc_hd__o311a_2       18
     sky130_fd_sc_hd__o311ai_2       1
     sky130_fd_sc_hd__o31a_2        59
     sky130_fd_sc_hd__o31ai_2        7
     sky130_fd_sc_hd__o32a_2        21
     sky130_fd_sc_hd__o32ai_2        1
     sky130_fd_sc_hd__o41a_2         2
     sky130_fd_sc_hd__or2_2         42
     sky130_fd_sc_hd__or2b_2         7
     sky130_fd_sc_hd__or3_2         30
     sky130_fd_sc_hd__or3b_2         9
     sky130_fd_sc_hd__or4_2         18
     sky130_fd_sc_hd__or4b_2         4
     sky130_fd_sc_hd__or4bb_2        5
     sky130_fd_sc_hd__xnor2_2       54
     sky130_fd_sc_hd__xor2_2        50

   Chip area for module '\MULTI_32bit': 58340.953600

52. Executing Verilog backend.
Dumping module `\MULTI_32bit'.
[INFO]: USING STRATEGY DELAY4

53. Executing ABC pass (technology mapping using ABC).

53.1. Extracting gate netlist of module `\MULTI_32bit' to `/tmp/yosys-abc-D1nQlU/input.blif'..
Extracted 4315 gates and 4425 wires to a netlist network with 110 inputs and 78 outputs.

53.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-D1nQlU/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-D1nQlU/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-D1nQlU/input.blif 
ABC: + read_lib -w /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -c -N 5 
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =   4947 ( 18.5 %)   Cap = 10.0 ff (  4.9 %)   Area =    51063.97 ( 87.8 %)   Delay =  7105.00 ps  (  1.3 %)               
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   4947 ( 18.5 %)   Cap =  9.4 ff (  4.2 %)   Area =    45396.04 ( 83.5 %)   Delay =  6474.41 ps  (  5.9 %)               
ABC: Path  0 --      80 : 0    3 pi                        A =   0.00  Df =  20.4  -11.8 ps  S =  33.9 ps  Cin =  0.0 ff  Cout =   5.8 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    1607 : 1    5 sky130_fd_sc_hd__buf_2    A =   5.00  Df = 152.1  -13.1 ps  S =  84.6 ps  Cin =  1.7 ff  Cout =  15.4 ff  Cmax = 315.9 ff  G =  860  
ABC: Path  2 --    3967 : 2    3 sky130_fd_sc_hd__nand2_2  A =   6.26  Df = 238.3   -0.1 ps  S = 105.1 ps  Cin =  4.4 ff  Cout =  16.9 ff  Cmax = 295.7 ff  G =  366  
ABC: Path  3 --    3969 : 2    1 sky130_fd_sc_hd__xor2_2   A =  16.27  Df = 442.2  -13.7 ps  S = 154.2 ps  Cin =  8.6 ff  Cout =   8.4 ff  Cmax = 130.0 ff  G =   96  
ABC: Path  4 --    3970 : 2    3 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df = 624.2  -32.7 ps  S = 168.5 ps  Cin =  8.5 ff  Cout =   8.7 ff  Cmax = 121.8 ff  G =   97  
ABC: Path  5 --    3971 : 1    5 sky130_fd_sc_hd__buf_4    A =   7.51  Df = 787.8  -19.7 ps  S =  77.8 ps  Cin =  2.4 ff  Cout =  23.5 ff  Cmax = 561.2 ff  G =  939  
ABC: Path  6 --    4022 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df = 982.7  -80.9 ps  S =  49.9 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 309.5 ff  G =  287  
ABC: Path  7 --    4025 : 4    4 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =1347.3 -259.0 ps  S =  80.8 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 325.0 ff  G =  578  
ABC: Path  8 --    4041 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1576.9 -267.6 ps  S =  50.9 ps  Cin =  2.4 ff  Cout =   6.9 ff  Cmax = 309.5 ff  G =  284  
ABC: Path  9 --    4059 : 3    4 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1786.9 -193.1 ps  S =  73.2 ps  Cin =  2.4 ff  Cout =  12.2 ff  Cmax = 309.5 ff  G =  502  
ABC: Path 10 --    4061 : 3    2 sky130_fd_sc_hd__and3b_2  A =  10.01  Df =1993.5 -128.9 ps  S =  64.0 ps  Cin =  1.5 ff  Cout =   7.2 ff  Cmax = 309.5 ff  G =  461  
ABC: Path 11 --    4098 : 3    3 sky130_fd_sc_hd__or3b_4   A =  11.26  Df =2383.4 -141.5 ps  S =  68.7 ps  Cin =  2.1 ff  Cout =   5.5 ff  Cmax = 469.7 ff  G =  252  
ABC: Path 12 --    4223 : 3    1 sky130_fd_sc_hd__and3_2   A =   7.51  Df =2578.3 -116.8 ps  S =  42.9 ps  Cin =  1.5 ff  Cout =   2.6 ff  Cmax = 309.5 ff  G =  161  
ABC: Path 13 --    4225 : 3    3 sky130_fd_sc_hd__o21a_2   A =   8.76  Df =2843.7  -48.5 ps  S =  86.5 ps  Cin =  2.4 ff  Cout =  14.0 ff  Cmax = 294.8 ff  G =  562  
ABC: Path 14 --    4343 : 3    5 sky130_fd_sc_hd__o21a_2   A =   8.76  Df =3153.6  -19.6 ps  S = 129.4 ps  Cin =  2.4 ff  Cout =  22.7 ff  Cmax = 294.8 ff  G =  917  
ABC: Path 15 --    4448 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =3458.8  -56.7 ps  S =  46.3 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 297.6 ff  G =  104  
ABC: Path 16 --    4449 : 4    2 sky130_fd_sc_hd__a22o_2   A =  10.01  Df =3664.8 -143.2 ps  S =  43.8 ps  Cin =  2.3 ff  Cout =   4.2 ff  Cmax = 301.2 ff  G =  168  
ABC: Path 17 --    4450 : 3    3 sky130_fd_sc_hd__and3_4   A =  11.26  Df =3842.0   -6.3 ps  S =  53.6 ps  Cin =  2.4 ff  Cout =   7.4 ff  Cmax = 532.8 ff  G =  295  
ABC: Path 18 --    4619 : 5    4 sky130_fd_sc_hd__a41o_2   A =  11.26  Df =5155.0 -282.2 ps  S = 109.5 ps  Cin =  2.3 ff  Cout =  18.5 ff  Cmax = 325.0 ff  G =  764  
ABC: Path 19 --    4862 : 4    1 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =5297.2 -119.0 ps  S =  53.9 ps  Cin =  2.4 ff  Cout =   5.0 ff  Cmax = 325.0 ff  G =  202  
ABC: Path 20 --    4863 : 4    3 sky130_fd_sc_hd__a2bb2o_4 A =  20.02  Df =5469.0  -71.7 ps  S =  44.4 ps  Cin =  4.6 ff  Cout =   7.4 ff  Cmax = 502.6 ff  G =  153  
ABC: Path 21 --    4865 : 4    1 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =5725.1 -132.1 ps  S =  54.0 ps  Cin =  2.4 ff  Cout =   5.0 ff  Cmax = 325.0 ff  G =  203  
ABC: Path 22 --    4867 : 4    2 sky130_fd_sc_hd__a22o_4   A =  17.52  Df =5994.6 -259.5 ps  S =  59.9 ps  Cin =  4.6 ff  Cout =  14.0 ff  Cmax = 556.6 ff  G =  292  
ABC: Path 23 --    4961 : 3    1 sky130_fd_sc_hd__a21o_4   A =  15.01  Df =6212.5 -343.9 ps  S =  59.1 ps  Cin =  4.5 ff  Cout =  16.3 ff  Cmax = 568.6 ff  G =  351  
ABC: Path 24 --    4962 : 2    1 sky130_fd_sc_hd__xnor2_4  A =  27.53  Df =6474.4 -430.3 ps  S = 298.9 ps  Cin = 16.3 ff  Cout =  33.4 ff  Cmax = 211.5 ff  G =  204  
ABC: Start-point = pi79 (\P1 [40]).  End-point = po63 ($auto$maccmap.cc:240:synth$2628.Y [39]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  110/   78  lat =    0  nd =  4947  edge =  11754  area =45401.95  delay =30.00  lev = 30
ABC: + write_blif /tmp/yosys-abc-D1nQlU/output.blif 

53.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       66
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       71
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      253
ABC RESULTS:   sky130_fd_sc_hd__a21o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      232
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       76
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       67
ABC RESULTS:   sky130_fd_sc_hd__a22o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       54
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      107
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       62
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       52
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      706
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:      119
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__bufinv_8 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       71
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      290
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      658
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      183
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      163
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      145
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      130
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__or3b_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:      670
ABC RESULTS:   sky130_fd_sc_hd__xnor2_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:      213
ABC RESULTS:        internal signals:     4237
ABC RESULTS:           input signals:      110
ABC RESULTS:          output signals:       78
Removing temp directory.

54. Executing SETUNDEF pass (replace undef values with defined constants).

55. Executing HILOMAP pass (mapping to constant drivers).

56. Executing SPLITNETS pass (splitting up multi-bit signals).

57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..
Removed 104 unused cells and 4995 unused wires.
<suppressed ~140 debug messages>

58. Executing INSBUF pass (insert buffer cells for connected wires).

59. Executing CHECK pass (checking for obvious problems).
Checking module MULTI_32bit...
Warning: Wire MULTI_32bit.\F [31] is used but has no driver.
Warning: Wire MULTI_32bit.\F [30] is used but has no driver.
Warning: Wire MULTI_32bit.\F [29] is used but has no driver.
Warning: Wire MULTI_32bit.\F [28] is used but has no driver.
Warning: Wire MULTI_32bit.\F [27] is used but has no driver.
Warning: Wire MULTI_32bit.\F [26] is used but has no driver.
Warning: Wire MULTI_32bit.\F [25] is used but has no driver.
Warning: Wire MULTI_32bit.\F [24] is used but has no driver.
Warning: Wire MULTI_32bit.\F [23] is used but has no driver.
Warning: Wire MULTI_32bit.\F [22] is used but has no driver.
Warning: Wire MULTI_32bit.\F [21] is used but has no driver.
Warning: Wire MULTI_32bit.\F [20] is used but has no driver.
Warning: Wire MULTI_32bit.\F [19] is used but has no driver.
Warning: Wire MULTI_32bit.\F [18] is used but has no driver.
Warning: Wire MULTI_32bit.\F [17] is used but has no driver.
Warning: Wire MULTI_32bit.\F [16] is used but has no driver.
Warning: Wire MULTI_32bit.\F [15] is used but has no driver.
Warning: Wire MULTI_32bit.\F [14] is used but has no driver.
Warning: Wire MULTI_32bit.\F [13] is used but has no driver.
Warning: Wire MULTI_32bit.\F [12] is used but has no driver.
Warning: Wire MULTI_32bit.\F [11] is used but has no driver.
Warning: Wire MULTI_32bit.\F [10] is used but has no driver.
Warning: Wire MULTI_32bit.\F [9] is used but has no driver.
Warning: Wire MULTI_32bit.\F [8] is used but has no driver.
Warning: Wire MULTI_32bit.\F [7] is used but has no driver.
Warning: Wire MULTI_32bit.\F [6] is used but has no driver.
Warning: Wire MULTI_32bit.\F [5] is used but has no driver.
Warning: Wire MULTI_32bit.\F [4] is used but has no driver.
Warning: Wire MULTI_32bit.\F [3] is used but has no driver.
Warning: Wire MULTI_32bit.\F [2] is used but has no driver.
Warning: Wire MULTI_32bit.\F [1] is used but has no driver.
Warning: Wire MULTI_32bit.\F [0] is used but has no driver.
Found and reported 32 problems.

60. Printing statistics.

=== MULTI_32bit ===

   Number of wires:               5079
   Number of wire bits:           5172
   Number of public wires:         132
   Number of public wire bits:     225
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5106
     sky130_fd_sc_hd__a2111o_2       6
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2       66
     sky130_fd_sc_hd__a211oi_2       9
     sky130_fd_sc_hd__a21bo_2       71
     sky130_fd_sc_hd__a21boi_2      27
     sky130_fd_sc_hd__a21o_2       253
     sky130_fd_sc_hd__a21o_4         1
     sky130_fd_sc_hd__a21oi_2      232
     sky130_fd_sc_hd__a21oi_4        2
     sky130_fd_sc_hd__a221o_2       76
     sky130_fd_sc_hd__a221oi_2       3
     sky130_fd_sc_hd__a22o_2        67
     sky130_fd_sc_hd__a22o_4         1
     sky130_fd_sc_hd__a22oi_2       47
     sky130_fd_sc_hd__a2bb2o_2      20
     sky130_fd_sc_hd__a2bb2o_4       1
     sky130_fd_sc_hd__a311o_2        7
     sky130_fd_sc_hd__a31o_2        54
     sky130_fd_sc_hd__a31oi_2        4
     sky130_fd_sc_hd__a32o_2        12
     sky130_fd_sc_hd__a41o_2         5
     sky130_fd_sc_hd__and2_2       107
     sky130_fd_sc_hd__and2_4         1
     sky130_fd_sc_hd__and2b_2       22
     sky130_fd_sc_hd__and3_2        62
     sky130_fd_sc_hd__and3_4         2
     sky130_fd_sc_hd__and3b_2       11
     sky130_fd_sc_hd__and4_2        52
     sky130_fd_sc_hd__and4b_2        4
     sky130_fd_sc_hd__and4bb_2       3
     sky130_fd_sc_hd__buf_1        706
     sky130_fd_sc_hd__buf_2        119
     sky130_fd_sc_hd__buf_4         15
     sky130_fd_sc_hd__buf_6          2
     sky130_fd_sc_hd__bufinv_8       1
     sky130_fd_sc_hd__dfxtp_2      159
     sky130_fd_sc_hd__inv_2         71
     sky130_fd_sc_hd__mux2_2       290
     sky130_fd_sc_hd__nand2_2      658
     sky130_fd_sc_hd__nand3_2       33
     sky130_fd_sc_hd__nand3b_2      11
     sky130_fd_sc_hd__nand4_2       48
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2       183
     sky130_fd_sc_hd__nor2b_2        2
     sky130_fd_sc_hd__nor3_2        10
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__nor4b_2        1
     sky130_fd_sc_hd__o2111a_2       2
     sky130_fd_sc_hd__o211a_2       27
     sky130_fd_sc_hd__o211ai_2      10
     sky130_fd_sc_hd__o21a_2       163
     sky130_fd_sc_hd__o21ai_2      145
     sky130_fd_sc_hd__o21ba_2       31
     sky130_fd_sc_hd__o21bai_2      16
     sky130_fd_sc_hd__o221a_2       13
     sky130_fd_sc_hd__o221ai_2       2
     sky130_fd_sc_hd__o22a_2        16
     sky130_fd_sc_hd__o22ai_2        7
     sky130_fd_sc_hd__o2bb2a_2       8
     sky130_fd_sc_hd__o311a_2        8
     sky130_fd_sc_hd__o311ai_2       1
     sky130_fd_sc_hd__o31a_2         3
     sky130_fd_sc_hd__o31ai_2        2
     sky130_fd_sc_hd__o32a_2         9
     sky130_fd_sc_hd__o32ai_2        1
     sky130_fd_sc_hd__or2_2        130
     sky130_fd_sc_hd__or2_4          2
     sky130_fd_sc_hd__or2b_2        25
     sky130_fd_sc_hd__or3_2         30
     sky130_fd_sc_hd__or3_4          2
     sky130_fd_sc_hd__or3b_2        14
     sky130_fd_sc_hd__or3b_4         2
     sky130_fd_sc_hd__or4_2          2
     sky130_fd_sc_hd__or4_4          6
     sky130_fd_sc_hd__or4b_2         2
     sky130_fd_sc_hd__xnor2_2      670
     sky130_fd_sc_hd__xnor2_4        2
     sky130_fd_sc_hd__xor2_2       213

   Chip area for module '\MULTI_32bit': 48778.032000

61. Executing Verilog backend.
Dumping module `\MULTI_32bit'.
[INFO]: USING STRATEGY AREA0

62. Executing ABC pass (technology mapping using ABC).

62.1. Extracting gate netlist of module `\MULTI_32bit' to `/tmp/yosys-abc-zAI4BO/input.blif'..
Extracted 4315 gates and 4425 wires to a netlist network with 110 inputs and 78 outputs.

62.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-zAI4BO/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-zAI4BO/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-zAI4BO/input.blif 
ABC: + read_lib -w /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (9116.53 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   4533 ( 19.7 %)   Cap =  8.7 ff (  4.7 %)   Area =    38740.91 ( 80.3 %)   Delay =  9264.61 ps  (  0.9 %)               
ABC: Path  0 --      65 : 0    2 pi                        A =   0.00  Df =  15.8   -9.3 ps  S =  27.6 ps  Cin =  0.0 ff  Cout =   4.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    1462 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 168.9  -49.9 ps  S = 158.8 ps  Cin =  2.1 ff  Cout =  12.7 ff  Cmax = 130.0 ff  G =  575  
ABC: Path  2 --    1508 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 368.3 -101.7 ps  S = 178.1 ps  Cin =  2.1 ff  Cout =  14.4 ff  Cmax = 130.0 ff  G =  660  
ABC: Path  3 --    1509 : 4    3 sky130_fd_sc_hd__a22oi_2  A =  12.51  Df = 514.1  -21.7 ps  S = 209.4 ps  Cin =  4.3 ff  Cout =  10.9 ff  Cmax = 170.3 ff  G =  238  
ABC: Path  4 --    1510 : 3    2 sky130_fd_sc_hd__or3_2    A =   7.51  Df = 915.6 -246.5 ps  S =  80.6 ps  Cin =  1.5 ff  Cout =   3.9 ff  Cmax = 310.4 ff  G =  249  
ABC: Path  5 --    1515 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1114.7 -336.6 ps  S =  37.3 ps  Cin =  2.4 ff  Cout =   4.1 ff  Cmax = 309.5 ff  G =  167  
ABC: Path  6 --    1516 : 2    1 sky130_fd_sc_hd__and2b_2  A =   8.76  Df =1322.9   -8.4 ps  S =  61.4 ps  Cin =  1.6 ff  Cout =   8.5 ff  Cmax = 310.4 ff  G =  515  
ABC: Path  7 --    1517 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =1456.1   -3.2 ps  S = 111.9 ps  Cin =  8.6 ff  Cout =   4.1 ff  Cmax = 130.0 ff  G =   46  
ABC: Path  8 --    1519 : 3    2 sky130_fd_sc_hd__or3_2    A =   7.51  Df =1917.7 -333.6 ps  S =  77.2 ps  Cin =  1.5 ff  Cout =   3.2 ff  Cmax = 310.4 ff  G =  205  
ABC: Path  9 --    1554 : 3    2 sky130_fd_sc_hd__and3b_2  A =  10.01  Df =2132.9 -310.3 ps  S =  64.3 ps  Cin =  1.5 ff  Cout =   7.2 ff  Cmax = 309.5 ff  G =  453  
ABC: Path 10 --    1587 : 4    5 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =2325.5 -399.6 ps  S = 203.0 ps  Cin =  4.4 ff  Cout =  11.5 ff  Cmax = 133.7 ff  G =  253  
ABC: Path 11 --    1590 : 4    5 sky130_fd_sc_hd__or4bb_2  A =  12.51  Df =3017.7 -415.9 ps  S = 136.7 ps  Cin =  1.5 ff  Cout =  14.0 ff  Cmax = 312.2 ff  G =  902  
ABC: Path 12 --    1703 : 4    2 sky130_fd_sc_hd__or4_2    A =   8.76  Df =3704.4 -764.9 ps  S = 103.6 ps  Cin =  1.5 ff  Cout =   3.9 ff  Cmax = 310.4 ff  G =  251  
ABC: Path 13 --    1704 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df =3875.2 -745.3 ps  S = 208.8 ps  Cin =  2.1 ff  Cout =  17.1 ff  Cmax = 130.0 ff  G =  781  
ABC: Path 14 --    1785 : 5    2 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =4490.7 -359.6 ps  S =  75.3 ps  Cin =  2.4 ff  Cout =   6.9 ff  Cmax = 324.1 ff  G =  277  
ABC: Path 15 --    1873 : 3    4 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =4719.7 -352.0 ps  S =  86.9 ps  Cin =  2.4 ff  Cout =  15.1 ff  Cmax = 309.5 ff  G =  618  
ABC: Path 16 --    2040 : 5    2 sky130_fd_sc_hd__a311oi_2 A =  15.01  Df =4996.1 -520.0 ps  S = 245.6 ps  Cin =  4.3 ff  Cout =   6.7 ff  Cmax =  84.2 ff  G =  146  
ABC: Path 17 --    2133 : 3    3 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df =5107.8 -450.2 ps  S = 144.0 ps  Cin =  4.5 ff  Cout =   8.6 ff  Cmax = 139.2 ff  G =  181  
ABC: Path 18 --    2215 : 3    3 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =5294.2 -545.2 ps  S = 171.0 ps  Cin =  4.6 ff  Cout =  11.3 ff  Cmax = 128.2 ff  G =  236  
ABC: Path 19 --    2306 : 3    3 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df =5380.8 -482.8 ps  S = 113.6 ps  Cin =  4.5 ff  Cout =   5.6 ff  Cmax = 139.2 ff  G =  117  
ABC: Path 20 --    2723 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =5721.2 -671.9 ps  S =  59.3 ps  Cin =  2.4 ff  Cout =   6.8 ff  Cmax = 325.0 ff  G =  281  
ABC: Path 21 --    3210 : 5    2 sky130_fd_sc_hd__a311o_2  A =  11.26  Df =6048.6 -833.4 ps  S =  64.5 ps  Cin =  2.3 ff  Cout =   6.6 ff  Cmax = 298.5 ff  G =  277  
ABC: Path 22 --    3332 : 3    4 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =6284.6 -987.8 ps  S = 225.7 ps  Cin =  4.6 ff  Cout =  16.5 ff  Cmax = 128.2 ff  G =  341  
ABC: Path 23 --    3679 : 5    3 sky130_fd_sc_hd__o311ai_2 A =  16.27  Df =6446.7 -785.5 ps  S = 344.8 ps  Cin =  4.4 ff  Cout =  11.6 ff  Cmax =  82.4 ff  G =  251  
ABC: Path 24 --    3783 : 5    4 sky130_fd_sc_hd__a311oi_2 A =  15.01  Df =6867.3 -993.1 ps  S = 403.0 ps  Cin =  4.3 ff  Cout =  16.5 ff  Cmax =  84.2 ff  G =  357  
ABC: Path 25 --    4084 : 5    3 sky130_fd_sc_hd__o311ai_2 A =  16.27  Df =7028.9 -828.0 ps  S = 266.1 ps  Cin =  4.4 ff  Cout =   6.7 ff  Cmax =  82.4 ff  G =  145  
ABC: Path 26 --    4306 : 5    3 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =7483.9-1073.2 ps  S =  79.4 ps  Cin =  2.4 ff  Cout =   8.4 ff  Cmax = 324.1 ff  G =  336  
ABC: Path 27 --    4430 : 4    4 sky130_fd_sc_hd__a22oi_2  A =  12.51  Df =7760.6-1242.9 ps  S = 285.9 ps  Cin =  4.3 ff  Cout =  17.9 ff  Cmax = 170.3 ff  G =  405  
ABC: Path 28 --    4627 : 4    3 sky130_fd_sc_hd__a31oi_2  A =  12.51  Df =7940.6-1197.4 ps  S = 244.5 ps  Cin =  4.4 ff  Cout =  13.6 ff  Cmax = 118.1 ff  G =  294  
ABC: Path 29 --    4677 : 5    3 sky130_fd_sc_hd__o41a_2   A =  12.51  Df =8490.1-1504.8 ps  S = 105.7 ps  Cin =  2.4 ff  Cout =  17.9 ff  Cmax = 305.8 ff  G =  720  
ABC: Path 30 --    4704 : 4    2 sky130_fd_sc_hd__o31ai_2  A =  12.51  Df =8814.4-1734.4 ps  S = 303.6 ps  Cin =  4.4 ff  Cout =  11.0 ff  Cmax =  80.6 ff  G =  240  
ABC: Path 31 --    4705 : 2    1 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =9264.6-1958.9 ps  S = 428.1 ps  Cin =  8.6 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G =  390  
ABC: Start-point = pi64 (\P1 [34]).  End-point = po68 ($auto$maccmap.cc:240:synth$2628.Y [44]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  110/   78  lat =    0  nd =  4533  edge =  11261  area =38744.67  delay =35.00  lev = 35
ABC: + write_blif /tmp/yosys-abc-zAI4BO/output.blif 

62.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       57
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       40
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      126
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      286
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      119
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      118
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       71
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      131
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       80
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      122
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      127
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      802
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       90
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      140
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      383
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       81
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      319
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       43
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       83
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       65
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:      104
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      174
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       67
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:      366
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       83
ABC RESULTS:        internal signals:     4237
ABC RESULTS:           input signals:      110
ABC RESULTS:          output signals:       78
Removing temp directory.

63. Executing SETUNDEF pass (replace undef values with defined constants).

64. Executing HILOMAP pass (mapping to constant drivers).

65. Executing SPLITNETS pass (splitting up multi-bit signals).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..
Removed 104 unused cells and 4995 unused wires.
<suppressed ~140 debug messages>

67. Executing INSBUF pass (insert buffer cells for connected wires).

68. Executing CHECK pass (checking for obvious problems).
Checking module MULTI_32bit...
Warning: Wire MULTI_32bit.\F [31] is used but has no driver.
Warning: Wire MULTI_32bit.\F [30] is used but has no driver.
Warning: Wire MULTI_32bit.\F [29] is used but has no driver.
Warning: Wire MULTI_32bit.\F [28] is used but has no driver.
Warning: Wire MULTI_32bit.\F [27] is used but has no driver.
Warning: Wire MULTI_32bit.\F [26] is used but has no driver.
Warning: Wire MULTI_32bit.\F [25] is used but has no driver.
Warning: Wire MULTI_32bit.\F [24] is used but has no driver.
Warning: Wire MULTI_32bit.\F [23] is used but has no driver.
Warning: Wire MULTI_32bit.\F [22] is used but has no driver.
Warning: Wire MULTI_32bit.\F [21] is used but has no driver.
Warning: Wire MULTI_32bit.\F [20] is used but has no driver.
Warning: Wire MULTI_32bit.\F [19] is used but has no driver.
Warning: Wire MULTI_32bit.\F [18] is used but has no driver.
Warning: Wire MULTI_32bit.\F [17] is used but has no driver.
Warning: Wire MULTI_32bit.\F [16] is used but has no driver.
Warning: Wire MULTI_32bit.\F [15] is used but has no driver.
Warning: Wire MULTI_32bit.\F [14] is used but has no driver.
Warning: Wire MULTI_32bit.\F [13] is used but has no driver.
Warning: Wire MULTI_32bit.\F [12] is used but has no driver.
Warning: Wire MULTI_32bit.\F [11] is used but has no driver.
Warning: Wire MULTI_32bit.\F [10] is used but has no driver.
Warning: Wire MULTI_32bit.\F [9] is used but has no driver.
Warning: Wire MULTI_32bit.\F [8] is used but has no driver.
Warning: Wire MULTI_32bit.\F [7] is used but has no driver.
Warning: Wire MULTI_32bit.\F [6] is used but has no driver.
Warning: Wire MULTI_32bit.\F [5] is used but has no driver.
Warning: Wire MULTI_32bit.\F [4] is used but has no driver.
Warning: Wire MULTI_32bit.\F [3] is used but has no driver.
Warning: Wire MULTI_32bit.\F [2] is used but has no driver.
Warning: Wire MULTI_32bit.\F [1] is used but has no driver.
Warning: Wire MULTI_32bit.\F [0] is used but has no driver.
Found and reported 32 problems.

69. Printing statistics.

=== MULTI_32bit ===

   Number of wires:               4665
   Number of wire bits:           4758
   Number of public wires:         132
   Number of public wire bits:     225
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4692
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a211o_2       57
     sky130_fd_sc_hd__a211oi_2      40
     sky130_fd_sc_hd__a21bo_2       25
     sky130_fd_sc_hd__a21boi_2       5
     sky130_fd_sc_hd__a21o_2       126
     sky130_fd_sc_hd__a21oi_2      286
     sky130_fd_sc_hd__a221o_2      119
     sky130_fd_sc_hd__a221oi_2       3
     sky130_fd_sc_hd__a22o_2        44
     sky130_fd_sc_hd__a22oi_2      118
     sky130_fd_sc_hd__a2bb2o_2      12
     sky130_fd_sc_hd__a311o_2        1
     sky130_fd_sc_hd__a311oi_2       4
     sky130_fd_sc_hd__a31o_2        71
     sky130_fd_sc_hd__a31oi_2       19
     sky130_fd_sc_hd__a32o_2         3
     sky130_fd_sc_hd__and2_2       131
     sky130_fd_sc_hd__and2b_2       80
     sky130_fd_sc_hd__and3_2       122
     sky130_fd_sc_hd__and3b_2        4
     sky130_fd_sc_hd__and4_2       127
     sky130_fd_sc_hd__and4b_2        8
     sky130_fd_sc_hd__and4bb_2       9
     sky130_fd_sc_hd__buf_1        802
     sky130_fd_sc_hd__dfxtp_2      159
     sky130_fd_sc_hd__inv_2         90
     sky130_fd_sc_hd__mux2_2       140
     sky130_fd_sc_hd__nand2_2      383
     sky130_fd_sc_hd__nand2b_2       2
     sky130_fd_sc_hd__nand3_2       81
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nand4_2        7
     sky130_fd_sc_hd__nor2_2       319
     sky130_fd_sc_hd__nor3_2        37
     sky130_fd_sc_hd__nor3b_2       16
     sky130_fd_sc_hd__nor4_2         5
     sky130_fd_sc_hd__o211a_2       43
     sky130_fd_sc_hd__o211ai_2      37
     sky130_fd_sc_hd__o21a_2        83
     sky130_fd_sc_hd__o21ai_2       65
     sky130_fd_sc_hd__o21ba_2      104
     sky130_fd_sc_hd__o21bai_2      16
     sky130_fd_sc_hd__o221a_2       51
     sky130_fd_sc_hd__o221ai_2       1
     sky130_fd_sc_hd__o22a_2        14
     sky130_fd_sc_hd__o22ai_2        3
     sky130_fd_sc_hd__o2bb2a_2      23
     sky130_fd_sc_hd__o311a_2        2
     sky130_fd_sc_hd__o311ai_2       2
     sky130_fd_sc_hd__o31a_2         8
     sky130_fd_sc_hd__o31ai_2        2
     sky130_fd_sc_hd__o32a_2         5
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2        174
     sky130_fd_sc_hd__or2b_2        67
     sky130_fd_sc_hd__or3_2         55
     sky130_fd_sc_hd__or3b_2        13
     sky130_fd_sc_hd__or4_2          9
     sky130_fd_sc_hd__or4bb_2        7
     sky130_fd_sc_hd__xnor2_2      366
     sky130_fd_sc_hd__xor2_2        83

   Chip area for module '\MULTI_32bit': 42122.899200

70. Executing Verilog backend.
Dumping module `\MULTI_32bit'.
[INFO]: USING STRATEGY AREA1

71. Executing ABC pass (technology mapping using ABC).

71.1. Extracting gate netlist of module `\MULTI_32bit' to `/tmp/yosys-abc-6oMl3a/input.blif'..
Extracted 4315 gates and 4425 wires to a netlist network with 110 inputs and 78 outputs.

71.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-6oMl3a/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-6oMl3a/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-6oMl3a/input.blif 
ABC: + read_lib -w /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (7901.47 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   4556 ( 20.0 %)   Cap =  8.6 ff (  4.8 %)   Area =    38813.48 ( 79.9 %)   Delay =  8109.81 ps  (  2.3 %)               
ABC: Path  0 --      69 : 0    3 pi                        A =   0.00  Df =  21.9  -12.6 ps  S =  36.0 ps  Cin =  0.0 ff  Cout =   6.3 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    1475 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 183.2  -57.5 ps  S = 166.3 ps  Cin =  2.1 ff  Cout =  13.4 ff  Cmax = 130.0 ff  G =  604  
ABC: Path  2 --    1476 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 393.0 -114.0 ps  S = 191.5 ps  Cin =  2.1 ff  Cout =  15.5 ff  Cmax = 130.0 ff  G =  713  
ABC: Path  3 --    1526 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 562.0 -146.3 ps  S = 127.4 ps  Cin =  2.1 ff  Cout =   9.9 ff  Cmax = 130.0 ff  G =  453  
ABC: Path  4 --    1941 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 780.0 -210.5 ps  S = 211.5 ps  Cin =  2.1 ff  Cout =  17.3 ff  Cmax = 130.0 ff  G =  796  
ABC: Path  5 --    2876 : 4    3 sky130_fd_sc_hd__and4_2   A =  10.01  Df =1043.9 -240.6 ps  S =  68.6 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 300.3 ff  G =  377  
ABC: Path  6 --    2879 : 4    1 sky130_fd_sc_hd__and4b_2  A =  11.26  Df =1270.1 -195.6 ps  S =  62.2 ps  Cin =  1.6 ff  Cout =   4.6 ff  Cmax = 297.6 ff  G =  283  
ABC: Path  7 --    2882 : 2    2 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =1422.5 -173.8 ps  S = 142.9 ps  Cin =  4.4 ff  Cout =  10.7 ff  Cmax = 141.9 ff  G =  232  
ABC: Path  8 --    2884 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =1623.6 -150.3 ps  S = 229.9 ps  Cin =  8.5 ff  Cout =  14.0 ff  Cmax = 121.8 ff  G =  158  
ABC: Path  9 --    2886 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =1809.8 -104.6 ps  S = 134.7 ps  Cin =  8.6 ff  Cout =   6.2 ff  Cmax = 130.0 ff  G =   69  
ABC: Path 10 --    2900 : 3    4 sky130_fd_sc_hd__or3_2    A =   7.51  Df =2331.9 -352.9 ps  S = 111.4 ps  Cin =  1.5 ff  Cout =  13.2 ff  Cmax = 310.4 ff  G =  836  
ABC: Path 11 --    2904 : 3    4 sky130_fd_sc_hd__and3_2   A =   7.51  Df =2583.6 -382.4 ps  S =  95.7 ps  Cin =  1.5 ff  Cout =  14.3 ff  Cmax = 309.5 ff  G =  904  
ABC: Path 12 --    2906 : 4    3 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =2839.1 -127.1 ps  S =  70.0 ps  Cin =  2.4 ff  Cout =   8.0 ff  Cmax = 268.3 ff  G =  320  
ABC: Path 13 --    3086 : 4    2 sky130_fd_sc_hd__or4bb_2  A =  12.51  Df =3487.6 -413.2 ps  S = 111.1 ps  Cin =  1.5 ff  Cout =   7.0 ff  Cmax = 312.2 ff  G =  452  
ABC: Path 14 --    3088 : 4    4 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =3877.2 -642.9 ps  S =  80.0 ps  Cin =  2.4 ff  Cout =  14.1 ff  Cmax = 325.0 ff  G =  575  
ABC: Path 15 --    3099 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =4106.8 -365.1 ps  S =  50.0 ps  Cin =  2.4 ff  Cout =   6.9 ff  Cmax = 309.5 ff  G =  285  
ABC: Path 16 --    3103 : 4    4 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =4262.9  -46.4 ps  S = 103.4 ps  Cin =  2.4 ff  Cout =  14.4 ff  Cmax = 268.3 ff  G =  571  
ABC: Path 17 --    3104 : 3    3 sky130_fd_sc_hd__nor3_2   A =  10.01  Df =4430.9  -23.4 ps  S = 205.7 ps  Cin =  4.4 ff  Cout =   8.8 ff  Cmax =  92.5 ff  G =  187  
ABC: Path 18 --    3106 : 2    2 sky130_fd_sc_hd__or2_2    A =   6.26  Df =4754.7 -137.3 ps  S =  83.7 ps  Cin =  1.5 ff  Cout =  13.2 ff  Cmax = 299.4 ff  G =  875  
ABC: Path 19 --    3107 : 2    4 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =4980.3 -192.3 ps  S = 241.1 ps  Cin =  8.5 ff  Cout =  15.0 ff  Cmax = 121.8 ff  G =  169  
ABC: Path 20 --    3368 : 4    1 sky130_fd_sc_hd__or4b_2   A =  10.01  Df =5395.7 -123.6 ps  S =  95.8 ps  Cin =  1.5 ff  Cout =   2.6 ff  Cmax = 265.5 ff  G =  161  
ABC: Path 21 --    3369 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =5598.5 -164.6 ps  S =  37.3 ps  Cin =  2.4 ff  Cout =   4.0 ff  Cmax = 309.5 ff  G =  164  
ABC: Path 22 --    3613 : 5    2 sky130_fd_sc_hd__a41o_2   A =  11.26  Df =5850.3 -219.1 ps  S =  69.2 ps  Cin =  2.3 ff  Cout =   9.2 ff  Cmax = 325.0 ff  G =  381  
ABC: Path 23 --    3829 : 3    2 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =6013.1 -317.2 ps  S = 148.8 ps  Cin =  4.6 ff  Cout =   9.2 ff  Cmax = 128.2 ff  G =  192  
ABC: Path 24 --    4018 : 4    2 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =6117.0 -261.4 ps  S = 123.9 ps  Cin =  4.4 ff  Cout =   3.9 ff  Cmax = 133.7 ff  G =   86  
ABC: Path 25 --    4186 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =6417.1 -418.8 ps  S =  50.8 ps  Cin =  2.4 ff  Cout =   3.9 ff  Cmax = 325.0 ff  G =  161  
ABC: Path 26 --    4452 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =6721.5 -599.0 ps  S =  59.6 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 325.0 ff  G =  288  
ABC: Path 27 --    4637 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =6926.6 -674.0 ps  S =  56.9 ps  Cin =  2.4 ff  Cout =   8.6 ff  Cmax = 309.5 ff  G =  353  
ABC: Path 28 --    4670 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =7121.8 -742.5 ps  S =  49.9 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 309.5 ff  G =  285  
ABC: Path 29 --    4697 : 5    4 sky130_fd_sc_hd__a311o_2  A =  11.26  Df =7516.1 -933.9 ps  S =  89.3 ps  Cin =  2.3 ff  Cout =  13.1 ff  Cmax = 298.5 ff  G =  551  
ABC: Path 30 --    4727 : 4    1 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =7788.7-1019.8 ps  S =  52.6 ps  Cin =  2.4 ff  Cout =   4.6 ff  Cmax = 268.3 ff  G =  186  
ABC: Path 31 --    4729 : 2    1 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =8109.8 -156.0 ps  S = 373.7 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax = 141.9 ff  G =  756  
ABC: Start-point = pi68 (\P1 [3]).  End-point = po68 ($auto$maccmap.cc:240:synth$2628.Y [44]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  110/   78  lat =    0  nd =  4556  edge =  11367  area =38816.79  delay =35.00  lev = 35
ABC: + write_blif /tmp/yosys-abc-6oMl3a/output.blif 

71.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      143
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      264
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      116
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      121
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      133
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       61
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      154
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      132
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      825
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       88
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      224
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      369
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       87
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      304
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       43
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       92
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       84
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       89
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      138
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       66
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       69
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:      328
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       82
ABC RESULTS:        internal signals:     4237
ABC RESULTS:           input signals:      110
ABC RESULTS:          output signals:       78
Removing temp directory.

72. Executing SETUNDEF pass (replace undef values with defined constants).

73. Executing HILOMAP pass (mapping to constant drivers).

74. Executing SPLITNETS pass (splitting up multi-bit signals).

75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..
Removed 104 unused cells and 4995 unused wires.
<suppressed ~140 debug messages>

76. Executing INSBUF pass (insert buffer cells for connected wires).

77. Executing CHECK pass (checking for obvious problems).
Checking module MULTI_32bit...
Warning: Wire MULTI_32bit.\F [31] is used but has no driver.
Warning: Wire MULTI_32bit.\F [30] is used but has no driver.
Warning: Wire MULTI_32bit.\F [29] is used but has no driver.
Warning: Wire MULTI_32bit.\F [28] is used but has no driver.
Warning: Wire MULTI_32bit.\F [27] is used but has no driver.
Warning: Wire MULTI_32bit.\F [26] is used but has no driver.
Warning: Wire MULTI_32bit.\F [25] is used but has no driver.
Warning: Wire MULTI_32bit.\F [24] is used but has no driver.
Warning: Wire MULTI_32bit.\F [23] is used but has no driver.
Warning: Wire MULTI_32bit.\F [22] is used but has no driver.
Warning: Wire MULTI_32bit.\F [21] is used but has no driver.
Warning: Wire MULTI_32bit.\F [20] is used but has no driver.
Warning: Wire MULTI_32bit.\F [19] is used but has no driver.
Warning: Wire MULTI_32bit.\F [18] is used but has no driver.
Warning: Wire MULTI_32bit.\F [17] is used but has no driver.
Warning: Wire MULTI_32bit.\F [16] is used but has no driver.
Warning: Wire MULTI_32bit.\F [15] is used but has no driver.
Warning: Wire MULTI_32bit.\F [14] is used but has no driver.
Warning: Wire MULTI_32bit.\F [13] is used but has no driver.
Warning: Wire MULTI_32bit.\F [12] is used but has no driver.
Warning: Wire MULTI_32bit.\F [11] is used but has no driver.
Warning: Wire MULTI_32bit.\F [10] is used but has no driver.
Warning: Wire MULTI_32bit.\F [9] is used but has no driver.
Warning: Wire MULTI_32bit.\F [8] is used but has no driver.
Warning: Wire MULTI_32bit.\F [7] is used but has no driver.
Warning: Wire MULTI_32bit.\F [6] is used but has no driver.
Warning: Wire MULTI_32bit.\F [5] is used but has no driver.
Warning: Wire MULTI_32bit.\F [4] is used but has no driver.
Warning: Wire MULTI_32bit.\F [3] is used but has no driver.
Warning: Wire MULTI_32bit.\F [2] is used but has no driver.
Warning: Wire MULTI_32bit.\F [1] is used but has no driver.
Warning: Wire MULTI_32bit.\F [0] is used but has no driver.
Found and reported 32 problems.

78. Printing statistics.

=== MULTI_32bit ===

   Number of wires:               4688
   Number of wire bits:           4781
   Number of public wires:         132
   Number of public wire bits:     225
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4715
     sky130_fd_sc_hd__a211o_2       58
     sky130_fd_sc_hd__a211oi_2      41
     sky130_fd_sc_hd__a21bo_2       27
     sky130_fd_sc_hd__a21boi_2       8
     sky130_fd_sc_hd__a21o_2       143
     sky130_fd_sc_hd__a21oi_2      264
     sky130_fd_sc_hd__a221o_2      116
     sky130_fd_sc_hd__a221oi_2       2
     sky130_fd_sc_hd__a22o_2        39
     sky130_fd_sc_hd__a22oi_2      121
     sky130_fd_sc_hd__a2bb2o_2       8
     sky130_fd_sc_hd__a2bb2oi_2      1
     sky130_fd_sc_hd__a311o_2        4
     sky130_fd_sc_hd__a311oi_2       1
     sky130_fd_sc_hd__a31o_2        56
     sky130_fd_sc_hd__a31oi_2       17
     sky130_fd_sc_hd__a32o_2         3
     sky130_fd_sc_hd__a32oi_2        1
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2       133
     sky130_fd_sc_hd__and2b_2       61
     sky130_fd_sc_hd__and3_2       154
     sky130_fd_sc_hd__and3b_2        5
     sky130_fd_sc_hd__and4_2       132
     sky130_fd_sc_hd__and4b_2       11
     sky130_fd_sc_hd__and4bb_2       6
     sky130_fd_sc_hd__buf_1        825
     sky130_fd_sc_hd__dfxtp_2      159
     sky130_fd_sc_hd__inv_2         88
     sky130_fd_sc_hd__mux2_2       224
     sky130_fd_sc_hd__nand2_2      369
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nand3_2       87
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nand4_2       15
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2       304
     sky130_fd_sc_hd__nor3_2        37
     sky130_fd_sc_hd__nor3b_2       14
     sky130_fd_sc_hd__nor4_2         7
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o211a_2       47
     sky130_fd_sc_hd__o211ai_2      43
     sky130_fd_sc_hd__o21a_2        92
     sky130_fd_sc_hd__o21ai_2       84
     sky130_fd_sc_hd__o21ba_2       89
     sky130_fd_sc_hd__o21bai_2      11
     sky130_fd_sc_hd__o221a_2       27
     sky130_fd_sc_hd__o22a_2        19
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_2      16
     sky130_fd_sc_hd__o311a_2        5
     sky130_fd_sc_hd__o31a_2        10
     sky130_fd_sc_hd__o31ai_2        3
     sky130_fd_sc_hd__o32a_2         5
     sky130_fd_sc_hd__or2_2        138
     sky130_fd_sc_hd__or2b_2        66
     sky130_fd_sc_hd__or3_2         69
     sky130_fd_sc_hd__or3b_2        11
     sky130_fd_sc_hd__or4_2         10
     sky130_fd_sc_hd__or4b_2         4
     sky130_fd_sc_hd__or4bb_2        8
     sky130_fd_sc_hd__xnor2_2      328
     sky130_fd_sc_hd__xor2_2        82

   Chip area for module '\MULTI_32bit': 42195.468800

79. Executing Verilog backend.
Dumping module `\MULTI_32bit'.
[INFO]: USING STRATEGY AREA2

80. Executing ABC pass (technology mapping using ABC).

80.1. Extracting gate netlist of module `\MULTI_32bit' to `/tmp/yosys-abc-FcV60a/input.blif'..
Extracted 4315 gates and 4425 wires to a netlist network with 110 inputs and 78 outputs.

80.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-FcV60a/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-FcV60a/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-FcV60a/input.blif 
ABC: + read_lib -w /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: Warning: The choice nodes in the original AIG are removed by strashing.
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: Current delay (8480.74 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   4577 ( 20.1 %)   Cap =  8.8 ff (  4.8 %)   Area =    39135.04 ( 79.9 %)   Delay =  8571.86 ps  (  1.3 %)               
ABC: Path  0 --      65 : 0    2 pi                        A =   0.00  Df =  15.8   -9.3 ps  S =  27.6 ps  Cin =  0.0 ff  Cout =   4.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    1493 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 163.9  -47.0 ps  S = 151.4 ps  Cin =  2.1 ff  Cout =  12.1 ff  Cmax = 130.0 ff  G =  547  
ABC: Path  2 --    1503 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 368.4 -102.1 ps  S = 187.0 ps  Cin =  2.1 ff  Cout =  15.1 ff  Cmax = 130.0 ff  G =  697  
ABC: Path  3 --    1528 : 4    3 sky130_fd_sc_hd__nand4_2  A =  12.51  Df = 507.7 -119.7 ps  S = 105.5 ps  Cin =  4.4 ff  Cout =   8.3 ff  Cmax = 200.5 ff  G =  184  
ABC: Path  4 --    1532 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df = 716.5 -201.1 ps  S =  37.0 ps  Cin =  2.4 ff  Cout =   4.0 ff  Cmax = 309.5 ff  G =  162  
ABC: Path  5 --    1535 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df = 920.0 -219.5 ps  S =  37.3 ps  Cin =  2.4 ff  Cout =   4.1 ff  Cmax = 309.5 ff  G =  167  
ABC: Path  6 --    1536 : 2    1 sky130_fd_sc_hd__and2b_2  A =   8.76  Df =1125.2   -5.3 ps  S =  61.4 ps  Cin =  1.6 ff  Cout =   8.5 ff  Cmax = 310.4 ff  G =  515  
ABC: Path  7 --    1537 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =1258.4   -0.1 ps  S = 111.9 ps  Cin =  8.6 ff  Cout =   4.1 ff  Cmax = 130.0 ff  G =   46  
ABC: Path  8 --    1539 : 3    2 sky130_fd_sc_hd__or3_2    A =   7.51  Df =1723.1 -317.7 ps  S =  77.2 ps  Cin =  1.5 ff  Cout =   3.2 ff  Cmax = 310.4 ff  G =  205  
ABC: Path  9 --    1564 : 3    2 sky130_fd_sc_hd__and3b_2  A =  10.01  Df =1938.3 -310.3 ps  S =  64.3 ps  Cin =  1.5 ff  Cout =   7.2 ff  Cmax = 309.5 ff  G =  453  
ABC: Path 10 --    1597 : 4    2 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =2070.6 -369.5 ps  S = 122.0 ps  Cin =  4.4 ff  Cout =   3.8 ff  Cmax = 133.7 ff  G =   82  
ABC: Path 11 --    1599 : 4    4 sky130_fd_sc_hd__or4bb_2  A =  12.51  Df =2743.4 -341.4 ps  S = 131.6 ps  Cin =  1.5 ff  Cout =  12.5 ff  Cmax = 312.2 ff  G =  806  
ABC: Path 12 --    1716 : 4    5 sky130_fd_sc_hd__or4bb_2  A =  12.51  Df =3466.1  -71.3 ps  S = 143.5 ps  Cin =  1.5 ff  Cout =  16.3 ff  Cmax = 312.2 ff  G = 1053  
ABC: Path 13 --    1717 : 4    2 sky130_fd_sc_hd__and4bb_2 A =  12.51  Df =3745.4 -106.8 ps  S =  71.2 ps  Cin =  1.5 ff  Cout =   6.2 ff  Cmax = 270.1 ff  G =  389  
ABC: Path 14 --    1790 : 4    3 sky130_fd_sc_hd__or4b_2   A =  10.01  Df =4448.6 -529.3 ps  S = 128.5 ps  Cin =  1.5 ff  Cout =   9.6 ff  Cmax = 265.5 ff  G =  629  
ABC: Path 15 --    1957 : 5    2 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =4892.0 -842.6 ps  S =  65.5 ps  Cin =  2.4 ff  Cout =   4.0 ff  Cmax = 324.1 ff  G =  158  
ABC: Path 16 --    2044 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =5120.6 -940.9 ps  S =  55.5 ps  Cin =  2.4 ff  Cout =   8.3 ff  Cmax = 309.5 ff  G =  338  
ABC: Path 17 --    2136 : 3    3 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =5312.3-1062.7 ps  S = 175.5 ps  Cin =  4.6 ff  Cout =  11.8 ff  Cmax = 128.2 ff  G =  242  
ABC: Path 18 --    2232 : 5    3 sky130_fd_sc_hd__o221ai_2 A =  15.01  Df =5444.5 -999.2 ps  S = 199.9 ps  Cin =  4.5 ff  Cout =   8.6 ff  Cmax = 128.2 ff  G =  183  
ABC: Path 19 --    2332 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =5678.4-1068.0 ps  S =  44.3 ps  Cin =  2.4 ff  Cout =   5.5 ff  Cmax = 309.5 ff  G =  225  
ABC: Path 20 --    2875 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =6002.0-1271.5 ps  S =  50.7 ps  Cin =  2.4 ff  Cout =   4.1 ff  Cmax = 325.0 ff  G =  163  
ABC: Path 21 --    3383 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =6342.9-1128.8 ps  S =  59.6 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 325.0 ff  G =  288  
ABC: Path 22 --    3629 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =6543.3-1102.2 ps  S =  49.7 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 309.5 ff  G =  288  
ABC: Path 23 --    3844 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =6737.6-1172.2 ps  S =  49.8 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 309.5 ff  G =  288  
ABC: Path 24 --    4026 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =6931.8-1242.2 ps  S =  49.8 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 309.5 ff  G =  288  
ABC: Path 25 --    4191 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =7132.5-1310.4 ps  S =  59.6 ps  Cin =  2.4 ff  Cout =   9.2 ff  Cmax = 309.5 ff  G =  377  
ABC: Path 26 --    4464 : 3    3 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =7314.1-1424.8 ps  S = 174.4 ps  Cin =  4.6 ff  Cout =  11.7 ff  Cmax = 128.2 ff  G =  243  
ABC: Path 27 --    4658 : 4    2 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =7421.9-1370.8 ps  S = 123.9 ps  Cin =  4.4 ff  Cout =   3.9 ff  Cmax = 133.7 ff  G =   86  
ABC: Path 28 --    4717 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =7718.8-1524.9 ps  S =  50.8 ps  Cin =  2.4 ff  Cout =   3.9 ff  Cmax = 325.0 ff  G =  161  
ABC: Path 29 --    4745 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =8019.8-1705.2 ps  S =  57.2 ps  Cin =  2.4 ff  Cout =   6.1 ff  Cmax = 325.0 ff  G =  250  
ABC: Path 30 --    4747 : 2    1 sky130_fd_sc_hd__and2_2   A =   7.51  Df =8205.6-1743.2 ps  S =  63.7 ps  Cin =  1.5 ff  Cout =   8.4 ff  Cmax = 303.0 ff  G =  565  
ABC: Path 31 --    4748 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =8571.9-1884.9 ps  S = 454.0 ps  Cin =  8.5 ff  Cout =  33.4 ff  Cmax = 121.8 ff  G =  394  
ABC: Start-point = pi64 (\P1 [34]).  End-point = po68 ($auto$maccmap.cc:240:synth$2628.Y [44]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  110/   78  lat =    0  nd =  4577  edge =  11359  area =39138.94  delay =35.00  lev = 35
ABC: + write_blif /tmp/yosys-abc-FcV60a/output.blif 

80.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       72
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      175
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      266
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      157
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       50
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      120
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       61
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      144
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       82
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      110
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      130
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      835
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       83
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      375
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       84
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      347
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       68
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       73
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       99
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      166
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       65
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:      398
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       86
ABC RESULTS:        internal signals:     4237
ABC RESULTS:           input signals:      110
ABC RESULTS:          output signals:       78
Removing temp directory.

81. Executing SETUNDEF pass (replace undef values with defined constants).

82. Executing HILOMAP pass (mapping to constant drivers).

83. Executing SPLITNETS pass (splitting up multi-bit signals).

84. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..
Removed 104 unused cells and 4995 unused wires.
<suppressed ~140 debug messages>

85. Executing INSBUF pass (insert buffer cells for connected wires).

86. Executing CHECK pass (checking for obvious problems).
Checking module MULTI_32bit...
Warning: Wire MULTI_32bit.\F [31] is used but has no driver.
Warning: Wire MULTI_32bit.\F [30] is used but has no driver.
Warning: Wire MULTI_32bit.\F [29] is used but has no driver.
Warning: Wire MULTI_32bit.\F [28] is used but has no driver.
Warning: Wire MULTI_32bit.\F [27] is used but has no driver.
Warning: Wire MULTI_32bit.\F [26] is used but has no driver.
Warning: Wire MULTI_32bit.\F [25] is used but has no driver.
Warning: Wire MULTI_32bit.\F [24] is used but has no driver.
Warning: Wire MULTI_32bit.\F [23] is used but has no driver.
Warning: Wire MULTI_32bit.\F [22] is used but has no driver.
Warning: Wire MULTI_32bit.\F [21] is used but has no driver.
Warning: Wire MULTI_32bit.\F [20] is used but has no driver.
Warning: Wire MULTI_32bit.\F [19] is used but has no driver.
Warning: Wire MULTI_32bit.\F [18] is used but has no driver.
Warning: Wire MULTI_32bit.\F [17] is used but has no driver.
Warning: Wire MULTI_32bit.\F [16] is used but has no driver.
Warning: Wire MULTI_32bit.\F [15] is used but has no driver.
Warning: Wire MULTI_32bit.\F [14] is used but has no driver.
Warning: Wire MULTI_32bit.\F [13] is used but has no driver.
Warning: Wire MULTI_32bit.\F [12] is used but has no driver.
Warning: Wire MULTI_32bit.\F [11] is used but has no driver.
Warning: Wire MULTI_32bit.\F [10] is used but has no driver.
Warning: Wire MULTI_32bit.\F [9] is used but has no driver.
Warning: Wire MULTI_32bit.\F [8] is used but has no driver.
Warning: Wire MULTI_32bit.\F [7] is used but has no driver.
Warning: Wire MULTI_32bit.\F [6] is used but has no driver.
Warning: Wire MULTI_32bit.\F [5] is used but has no driver.
Warning: Wire MULTI_32bit.\F [4] is used but has no driver.
Warning: Wire MULTI_32bit.\F [3] is used but has no driver.
Warning: Wire MULTI_32bit.\F [2] is used but has no driver.
Warning: Wire MULTI_32bit.\F [1] is used but has no driver.
Warning: Wire MULTI_32bit.\F [0] is used but has no driver.
Found and reported 32 problems.

87. Printing statistics.

=== MULTI_32bit ===

   Number of wires:               4709
   Number of wire bits:           4802
   Number of public wires:         132
   Number of public wire bits:     225
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4736
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a211o_2       72
     sky130_fd_sc_hd__a211oi_2      47
     sky130_fd_sc_hd__a21bo_2       27
     sky130_fd_sc_hd__a21boi_2       7
     sky130_fd_sc_hd__a21o_2       175
     sky130_fd_sc_hd__a21oi_2      266
     sky130_fd_sc_hd__a221o_2      157
     sky130_fd_sc_hd__a221oi_2       2
     sky130_fd_sc_hd__a22o_2        50
     sky130_fd_sc_hd__a22oi_2      120
     sky130_fd_sc_hd__a2bb2o_2      13
     sky130_fd_sc_hd__a2bb2oi_2      2
     sky130_fd_sc_hd__a311o_2        2
     sky130_fd_sc_hd__a31o_2        61
     sky130_fd_sc_hd__a31oi_2       13
     sky130_fd_sc_hd__a32o_2         3
     sky130_fd_sc_hd__and2_2       144
     sky130_fd_sc_hd__and2b_2       82
     sky130_fd_sc_hd__and3_2       110
     sky130_fd_sc_hd__and3b_2        4
     sky130_fd_sc_hd__and4_2       130
     sky130_fd_sc_hd__and4b_2       11
     sky130_fd_sc_hd__and4bb_2      10
     sky130_fd_sc_hd__buf_1        835
     sky130_fd_sc_hd__dfxtp_2      159
     sky130_fd_sc_hd__inv_2         83
     sky130_fd_sc_hd__mux2_2        48
     sky130_fd_sc_hd__nand2_2      375
     sky130_fd_sc_hd__nand3_2       84
     sky130_fd_sc_hd__nand4_2       12
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2       347
     sky130_fd_sc_hd__nor3_2        29
     sky130_fd_sc_hd__nor3b_2       17
     sky130_fd_sc_hd__nor4_2         2
     sky130_fd_sc_hd__o211a_2       56
     sky130_fd_sc_hd__o211ai_2      35
     sky130_fd_sc_hd__o21a_2        68
     sky130_fd_sc_hd__o21ai_2       73
     sky130_fd_sc_hd__o21ba_2       99
     sky130_fd_sc_hd__o21bai_2      14
     sky130_fd_sc_hd__o221a_2       28
     sky130_fd_sc_hd__o221ai_2       1
     sky130_fd_sc_hd__o22a_2        36
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o2bb2a_2      23
     sky130_fd_sc_hd__o2bb2ai_2      1
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__o31a_2        13
     sky130_fd_sc_hd__o31ai_2        2
     sky130_fd_sc_hd__o32a_2         2
     sky130_fd_sc_hd__o32ai_2        1
     sky130_fd_sc_hd__or2_2        166
     sky130_fd_sc_hd__or2b_2        65
     sky130_fd_sc_hd__or3_2         39
     sky130_fd_sc_hd__or3b_2         8
     sky130_fd_sc_hd__or4_2          4
     sky130_fd_sc_hd__or4b_2         4
     sky130_fd_sc_hd__or4bb_2       10
     sky130_fd_sc_hd__xnor2_2      398
     sky130_fd_sc_hd__xor2_2        86

   Chip area for module '\MULTI_32bit': 42517.027200

88. Executing Verilog backend.
Dumping module `\MULTI_32bit'.
[INFO]: USING STRATEGY AREA3

89. Executing ABC pass (technology mapping using ABC).

89.1. Extracting gate netlist of module `\MULTI_32bit' to `/tmp/yosys-abc-SQYghT/input.blif'..
Extracted 4315 gates and 4425 wires to a netlist network with 110 inputs and 78 outputs.

89.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-SQYghT/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-SQYghT/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-SQYghT/input.blif 
ABC: + read_lib -w /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    7.77 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/MULTI_32bit/runs/RUN_2022.04.02_18.52.20/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =   6300 ( 13.3 %)   Cap =  9.8 ff (  1.7 %)   Area =    44774.19 ( 86.7 %)   Delay =  4380.68 ps  (  6.5 %)               
ABC: + buffer -c -N 5 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   6896 ( 20.8 %)   Cap =  9.0 ff (  5.8 %)   Area =    49339.82 ( 76.7 %)   Delay =  3736.05 ps  ( 19.5 %)               
ABC: Path  0 --      82 : 0    3 pi                        A =   0.00  Df =  37.9  -21.2 ps  S =  58.2 ps  Cin =  0.0 ff  Cout =  11.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    2050 : 1    5 sky130_fd_sc_hd__buf_6    A =  11.26  Df = 159.3  -20.3 ps  S =  67.0 ps  Cin =  4.6 ff  Cout =  27.9 ff  Cmax = 785.5 ff  G =  582  
ABC: Path  2 --    2051 : 1    5 sky130_fd_sc_hd__buf_12   A =  20.02  Df = 273.1   -7.1 ps  S =  49.9 ps  Cin =  9.2 ff  Cout =  29.9 ff  Cmax =5000.0 ff  G =  313  
ABC: Path  3 --    2052 : 1    5 sky130_fd_sc_hd__buf_8    A =  15.01  Df = 390.0   -3.8 ps  S =  61.6 ps  Cin =  7.0 ff  Cout =  30.2 ff  Cmax =5000.0 ff  G =  412  
ABC: Path  4 --    2609 : 2    2 sky130_fd_sc_hd__nand2_4  A =  11.26  Df = 454.1  -16.4 ps  S =  49.8 ps  Cin =  8.7 ff  Cout =   9.2 ff  Cmax = 530.1 ff  G =  101  
ABC: Path  5 --    2750 : 2    3 sky130_fd_sc_hd__nor2_2   A =   6.26  Df = 618.0 -110.1 ps  S = 180.3 ps  Cin =  4.4 ff  Cout =  14.4 ff  Cmax = 141.9 ff  G =  308  
ABC: Path  6 --    2757 : 2    1 sky130_fd_sc_hd__nor2_2   A =   6.26  Df = 681.5  -41.6 ps  S =  80.0 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 141.9 ff  G =  100  
ABC: Path  7 --    2759 : 2    3 sky130_fd_sc_hd__nand2_2  A =   6.26  Df = 768.9  -51.6 ps  S =  90.5 ps  Cin =  4.4 ff  Cout =  13.9 ff  Cmax = 295.7 ff  G =  302  
ABC: Path  8 --    2776 : 3    2 sky130_fd_sc_hd__nand3_2  A =  10.01  Df = 886.9  -21.8 ps  S =  92.1 ps  Cin =  4.4 ff  Cout =   9.3 ff  Cmax = 260.0 ff  G =  201  
ABC: Path  9 --    2777 : 3    3 sky130_fd_sc_hd__nand3_2  A =  10.01  Df = 998.5  -12.1 ps  S =  97.0 ps  Cin =  4.4 ff  Cout =  13.7 ff  Cmax = 260.0 ff  G =  300  
ABC: Path 10 --    2781 : 2    2 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =1079.2  -34.0 ps  S =  54.1 ps  Cin =  4.4 ff  Cout =   6.1 ff  Cmax = 295.7 ff  G =  131  
ABC: Path 11 --    2977 : 2    1 sky130_fd_sc_hd__or2_2    A =   6.26  Df =1307.8 -132.7 ps  S =  52.8 ps  Cin =  1.5 ff  Cout =   2.6 ff  Cmax = 299.4 ff  G =  167  
ABC: Path 12 --    2978 : 2    2 sky130_fd_sc_hd__and2_4   A =   8.76  Df =1477.7  -56.3 ps  S =  60.7 ps  Cin =  2.4 ff  Cout =  13.8 ff  Cmax = 539.3 ff  G =  552  
ABC: Path 13 --    2979 : 2    5 sky130_fd_sc_hd__nor2_4   A =  11.26  Df =1606.3 -114.0 ps  S = 141.3 ps  Cin =  8.7 ff  Cout =  18.1 ff  Cmax = 251.8 ff  G =  199  
ABC: Path 14 --    2981 : 2    3 sky130_fd_sc_hd__nor2b_2  A =   8.76  Df =1729.4  -39.5 ps  S = 194.2 ps  Cin =  2.9 ff  Cout =  15.8 ff  Cmax = 142.8 ff  G =  523  
ABC: Path 15 --    2983 : 3    2 sky130_fd_sc_hd__nand3b_2 A =  11.26  Df =1915.0   -8.6 ps  S =  91.4 ps  Cin =  3.5 ff  Cout =   9.3 ff  Cmax = 263.7 ff  G =  257  
ABC: Path 16 --    2984 : 2    3 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =2029.8  -38.2 ps  S =  91.4 ps  Cin =  4.4 ff  Cout =  13.9 ff  Cmax = 295.7 ff  G =  300  
ABC: Path 17 --    2989 : 2    3 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =2110.8  -26.4 ps  S =  87.9 ps  Cin =  4.4 ff  Cout =  13.4 ff  Cmax = 295.7 ff  G =  296  
ABC: Path 18 --    2991 : 2    2 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =2189.7  -39.0 ps  S =  71.4 ps  Cin =  4.4 ff  Cout =   9.1 ff  Cmax = 295.7 ff  G =  200  
ABC: Path 19 --    2999 : 2    1 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =2238.2  -31.2 ps  S =  55.3 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 295.7 ff  G =  100  
ABC: Path 20 --    3001 : 2    2 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =2313.2  -52.4 ps  S =  67.9 ps  Cin =  4.4 ff  Cout =   9.3 ff  Cmax = 295.7 ff  G =  200  
ABC: Path 21 --    3002 : 2    2 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =2367.6  -44.2 ps  S =  58.9 ps  Cin =  4.4 ff  Cout =   7.1 ff  Cmax = 295.7 ff  G =  154  
ABC: Path 22 --    3004 : 3    1 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2581.4 -126.4 ps  S =  39.0 ps  Cin =  2.4 ff  Cout =   4.6 ff  Cmax = 309.5 ff  G =  188  
ABC: Path 23 --    3006 : 2    2 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =2649.7 -104.2 ps  S =  71.6 ps  Cin =  4.4 ff  Cout =   9.4 ff  Cmax = 295.7 ff  G =  201  
ABC: Path 24 --    3414 : 2    3 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =2708.3   -9.8 ps  S = 129.6 ps  Cin =  4.4 ff  Cout =   9.4 ff  Cmax = 141.9 ff  G =  205  
ABC: Path 25 --    4826 : 2    1 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =2784.1  -17.9 ps  S =  67.2 ps  Cin =  4.4 ff  Cout =   9.2 ff  Cmax = 295.7 ff  G =  197  
ABC: Path 26 --    4829 : 2    3 sky130_fd_sc_hd__nor2_4   A =  11.26  Df =2911.6 -101.1 ps  S =  93.0 ps  Cin =  8.7 ff  Cout =   9.7 ff  Cmax = 251.8 ff  G =  106  
ABC: Path 27 --    5619 : 2    1 sky130_fd_sc_hd__and2_4   A =   8.76  Df =3056.4 -102.6 ps  S =  37.2 ps  Cin =  2.4 ff  Cout =   4.7 ff  Cmax = 539.3 ff  G =  187  
ABC: Path 28 --    5620 : 2    1 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =3093.1  -27.0 ps  S = 126.3 ps  Cin =  4.4 ff  Cout =   9.1 ff  Cmax = 141.9 ff  G =  192  
ABC: Path 29 --    5626 : 3    3 sky130_fd_sc_hd__o21bai_4 A =  18.77  Df =3219.2  -78.0 ps  S = 128.2 ps  Cin =  6.6 ff  Cout =  10.6 ff  Cmax = 245.4 ff  G =  156  
ABC: Path 30 --    5627 : 2    1 sky130_fd_sc_hd__or2_2    A =   6.26  Df =3403.0  -65.9 ps  S =  49.2 ps  Cin =  1.5 ff  Cout =   1.5 ff  Cmax = 299.4 ff  G =  100  
ABC: Path 31 --    5629 : 2    1 sky130_fd_sc_hd__and2_2   A =   7.51  Df =3561.9 -114.1 ps  S =  33.6 ps  Cin =  1.5 ff  Cout =   1.8 ff  Cmax = 303.0 ff  G =  118  
ABC: Path 32 --    5630 : 1    1 sky130_fd_sc_hd__buf_2    A =   5.00  Df =3736.0  -97.2 ps  S = 168.8 ps  Cin =  1.7 ff  Cout =  33.4 ff  Cmax = 315.9 ff  G = 1936  
ABC: Start-point = pi81 (\P1 [41]).  End-point = po52 ($auto$maccmap.cc:240:synth$2628.Y [28]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  110/   78  lat =    0  nd =  6896  edge =  14799  area =49350.17  delay =2613.42  lev = 47
ABC: + write_blif /tmp/yosys-abc-SQYghT/output.blif 

89.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__a21boi_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      111
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      194
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:       65
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       99
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      380
ABC RESULTS:   sky130_fd_sc_hd__buf_12 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:       71
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:       94
ABC RESULTS:   sky130_fd_sc_hd__buf_8 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__bufinv_8 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      837
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     2876
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__nand2b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      655
ABC RESULTS:   sky130_fd_sc_hd__nand3_4 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:      163
ABC RESULTS:   sky130_fd_sc_hd__nand3b_4 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      388
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      190
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o21bai_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       80
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       91
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__or2b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__xnor2_4 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__xor2_4 cells:        4
ABC RESULTS:        internal signals:     4237
ABC RESULTS:           input signals:      110
ABC RESULTS:          output signals:       78
Removing temp directory.

90. Executing SETUNDEF pass (replace undef values with defined constants).

91. Executing HILOMAP pass (mapping to constant drivers).

92. Executing SPLITNETS pass (splitting up multi-bit signals).

93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MULTI_32bit..
Removed 104 unused cells and 4995 unused wires.
<suppressed ~140 debug messages>

94. Executing INSBUF pass (insert buffer cells for connected wires).

95. Executing CHECK pass (checking for obvious problems).
Checking module MULTI_32bit...
Warning: Wire MULTI_32bit.\F [31] is used but has no driver.
Warning: Wire MULTI_32bit.\F [30] is used but has no driver.
Warning: Wire MULTI_32bit.\F [29] is used but has no driver.
Warning: Wire MULTI_32bit.\F [28] is used but has no driver.
Warning: Wire MULTI_32bit.\F [27] is used but has no driver.
Warning: Wire MULTI_32bit.\F [26] is used but has no driver.
Warning: Wire MULTI_32bit.\F [25] is used but has no driver.
Warning: Wire MULTI_32bit.\F [24] is used but has no driver.
Warning: Wire MULTI_32bit.\F [23] is used but has no driver.
Warning: Wire MULTI_32bit.\F [22] is used but has no driver.
Warning: Wire MULTI_32bit.\F [21] is used but has no driver.
Warning: Wire MULTI_32bit.\F [20] is used but has no driver.
Warning: Wire MULTI_32bit.\F [19] is used but has no driver.
Warning: Wire MULTI_32bit.\F [18] is used but has no driver.
Warning: Wire MULTI_32bit.\F [17] is used but has no driver.
Warning: Wire MULTI_32bit.\F [16] is used but has no driver.
Warning: Wire MULTI_32bit.\F [15] is used but has no driver.
Warning: Wire MULTI_32bit.\F [14] is used but has no driver.
Warning: Wire MULTI_32bit.\F [13] is used but has no driver.
Warning: Wire MULTI_32bit.\F [12] is used but has no driver.
Warning: Wire MULTI_32bit.\F [11] is used but has no driver.
Warning: Wire MULTI_32bit.\F [10] is used but has no driver.
Warning: Wire MULTI_32bit.\F [9] is used but has no driver.
Warning: Wire MULTI_32bit.\F [8] is used but has no driver.
Warning: Wire MULTI_32bit.\F [7] is used but has no driver.
Warning: Wire MULTI_32bit.\F [6] is used but has no driver.
Warning: Wire MULTI_32bit.\F [5] is used but has no driver.
Warning: Wire MULTI_32bit.\F [4] is used but has no driver.
Warning: Wire MULTI_32bit.\F [3] is used but has no driver.
Warning: Wire MULTI_32bit.\F [2] is used but has no driver.
Warning: Wire MULTI_32bit.\F [1] is used but has no driver.
Warning: Wire MULTI_32bit.\F [0] is used but has no driver.
Found and reported 32 problems.

96. Printing statistics.

=== MULTI_32bit ===

   Number of wires:               7028
   Number of wire bits:           7121
   Number of public wires:         132
   Number of public wire bits:     225
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7055
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2       10
     sky130_fd_sc_hd__a21bo_2        8
     sky130_fd_sc_hd__a21boi_2      25
     sky130_fd_sc_hd__a21boi_4       2
     sky130_fd_sc_hd__a21o_2       111
     sky130_fd_sc_hd__a21oi_2      194
     sky130_fd_sc_hd__a21oi_4       65
     sky130_fd_sc_hd__a221o_2       99
     sky130_fd_sc_hd__a221oi_2       2
     sky130_fd_sc_hd__a22o_2        23
     sky130_fd_sc_hd__a311o_2        5
     sky130_fd_sc_hd__a31o_2        26
     sky130_fd_sc_hd__a31oi_2        3
     sky130_fd_sc_hd__a32o_2         7
     sky130_fd_sc_hd__a41o_2        38
     sky130_fd_sc_hd__and2_2        44
     sky130_fd_sc_hd__and2_4        10
     sky130_fd_sc_hd__and2b_2        7
     sky130_fd_sc_hd__and3_2        11
     sky130_fd_sc_hd__and4_2         4
     sky130_fd_sc_hd__buf_1        380
     sky130_fd_sc_hd__buf_12         1
     sky130_fd_sc_hd__buf_2         71
     sky130_fd_sc_hd__buf_4         47
     sky130_fd_sc_hd__buf_6         94
     sky130_fd_sc_hd__buf_8          3
     sky130_fd_sc_hd__bufinv_8       1
     sky130_fd_sc_hd__dfxtp_2      159
     sky130_fd_sc_hd__inv_2        837
     sky130_fd_sc_hd__nand2_2     2876
     sky130_fd_sc_hd__nand2_4       53
     sky130_fd_sc_hd__nand2b_2      23
     sky130_fd_sc_hd__nand2b_4       1
     sky130_fd_sc_hd__nand3_2      655
     sky130_fd_sc_hd__nand3_4       13
     sky130_fd_sc_hd__nand3b_2     163
     sky130_fd_sc_hd__nand3b_4      15
     sky130_fd_sc_hd__nor2_2       388
     sky130_fd_sc_hd__nor2_4        15
     sky130_fd_sc_hd__nor2b_2        4
     sky130_fd_sc_hd__nor3_2         6
     sky130_fd_sc_hd__o2111a_2       5
     sky130_fd_sc_hd__o2111ai_2      4
     sky130_fd_sc_hd__o211a_2        3
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o21a_2        26
     sky130_fd_sc_hd__o21ai_2      190
     sky130_fd_sc_hd__o21bai_2       7
     sky130_fd_sc_hd__o21bai_4       1
     sky130_fd_sc_hd__o221a_2       80
     sky130_fd_sc_hd__o22a_2        19
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__o31a_2         3
     sky130_fd_sc_hd__o31ai_2        2
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__or2_2         91
     sky130_fd_sc_hd__or2_4         27
     sky130_fd_sc_hd__or2b_2        11
     sky130_fd_sc_hd__or2b_4         1
     sky130_fd_sc_hd__or3_2         13
     sky130_fd_sc_hd__or3_4          9
     sky130_fd_sc_hd__or3b_2         3
     sky130_fd_sc_hd__or3b_4         1
     sky130_fd_sc_hd__or4_2          1
     sky130_fd_sc_hd__xnor2_2       14
     sky130_fd_sc_hd__xnor2_4        4
     sky130_fd_sc_hd__xor2_2        31
     sky130_fd_sc_hd__xor2_4         4

   Chip area for module '\MULTI_32bit': 52721.814400

97. Executing Verilog backend.
Dumping module `\MULTI_32bit'.

Warnings: 32 unique messages, 288 total
End of script. Logfile hash: b838e2426a, CPU: user 14.61s system 0.25s, MEM: 61.88 MB peak
Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)
Time spent: 86% 10x abc (86 sec), 8% 18x write_verilog (8 sec), ...
