#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Mon Apr 30 20:22:34 2018
# Process ID: 6034
# Log file: /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/impl_1/tutorial_wrapper.rdi
# Journal file: /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source tutorial_wrapper.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0.xdc] for cell 'tutorial_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0.xdc] for cell 'tutorial_i/processing_system7_0/inst'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/tutorial_axi_iic_0_0_board.xdc] for cell 'tutorial_i/zed_hdmi_iic_0/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/tutorial_axi_iic_0_0_board.xdc] for cell 'tutorial_i/zed_hdmi_iic_0/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0.xdc] for cell 'tutorial_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0.xdc] for cell 'tutorial_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0_board.xdc] for cell 'tutorial_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0_board.xdc] for cell 'tutorial_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.xdc] for cell 'tutorial_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.xdc] for cell 'tutorial_i/clk_wiz_0/inst'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0_board.xdc] for cell 'tutorial_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0_board.xdc] for cell 'tutorial_i/clk_wiz_0/inst'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/tutorial_axi_vdma_0_0.xdc] for cell 'tutorial_i/zed_hdmi_display/axi_vdma_0/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/tutorial_axi_vdma_0_0.xdc] for cell 'tutorial_i/zed_hdmi_display/axi_vdma_0/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/tutorial_proc_sys_reset_1.xdc] for cell 'tutorial_i/zed_hdmi_display/proc_sys_reset/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/tutorial_proc_sys_reset_1.xdc] for cell 'tutorial_i/zed_hdmi_display/proc_sys_reset/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/tutorial_proc_sys_reset_1_board.xdc] for cell 'tutorial_i/zed_hdmi_display/proc_sys_reset/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/tutorial_proc_sys_reset_1_board.xdc] for cell 'tutorial_i/zed_hdmi_display/proc_sys_reset/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc]
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc]
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/tutorial_axi_vdma_0_0_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/axi_vdma_0/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/tutorial_axi_vdma_0_0_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/axi_vdma_0/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/tutorial_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/tutorial_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/tutorial_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/tutorial_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/tutorial_v_tc_0_0_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/v_tc_0/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/tutorial_v_tc_0_0_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/v_tc_0/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/tutorial_v_cresample_1_1_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/v_cresample_1/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/tutorial_v_cresample_1_1_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/v_cresample_1/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/impl_1/.Xil/Vivado-6034-xyin-ThinkPad-X200/dcp/tutorial_wrapper.xdc]
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/impl_1/.Xil/Vivado-6034-xyin-ThinkPad-X200/dcp/tutorial_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances

link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1413.316 ; gain = 707.793
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1418.316 ; gain = 4.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2c8feec15

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1418.316 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 465 cells.
Phase 2 Constant Propagation | Checksum: 273fa6655

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1418.316 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1370 unconnected nets.
INFO: [Opt 31-11] Eliminated 384 unconnected cells.
Phase 3 Sweep | Checksum: 1d9e0eceb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1418.316 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d9e0eceb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1418.316 ; gain = 0.000
Implement Debug Cores | Checksum: 2320dd20d
Logic Optimization | Checksum: 2320dd20d

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 1d9e0eceb

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1419.316 ; gain = 1.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 3 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending Power Optimization Task | Checksum: 1d9e0eceb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1515.332 ; gain = 97.016
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1515.332 ; gain = 102.016
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1515.336 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1515.336 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1515.336 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 1507619b3

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1515.336 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 1507619b3

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1515.336 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 1507619b3

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1515.336 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 16b08f8eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1515.336 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
Phase 1.1.5 Implementation Feasibility check | Checksum: 16b08f8eb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1515.336 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 16b08f8eb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1515.336 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 129635535

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1523.336 ; gain = 8.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 1b2fd9841

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1523.336 ; gain = 8.000
Phase 1.1.8.1 Place Init Design | Checksum: 1e2fbc62d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1523.336 ; gain = 8.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 1e2fbc62d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1523.336 ; gain = 8.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1d450254b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1523.336 ; gain = 8.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1d450254b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1523.336 ; gain = 8.000
Phase 1.1 Placer Initialization Core | Checksum: 1d450254b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1523.336 ; gain = 8.000
Phase 1 Placer Initialization | Checksum: 1d450254b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1523.336 ; gain = 8.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2765a8f20

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 1523.336 ; gain = 8.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2765a8f20

Time (s): cpu = 00:00:58 ; elapsed = 00:00:38 . Memory (MB): peak = 1523.336 ; gain = 8.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bd9d975e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1523.336 ; gain = 8.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12b5ccf57

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 1523.336 ; gain = 8.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 16104a5b3

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1523.336 ; gain = 8.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 191dc0d68

Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 1531.340 ; gain = 16.004

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 191dc0d68

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1531.340 ; gain = 16.004
Phase 3 Detail Placement | Checksum: 191dc0d68

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1531.340 ; gain = 16.004

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 22170146f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1531.340 ; gain = 16.004

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 17b602059

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1531.340 ; gain = 16.004
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 17b602059

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1531.340 ; gain = 16.004
Phase 4.2 Post Placement Optimization | Checksum: 17b602059

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1531.340 ; gain = 16.004

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 17b602059

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1531.340 ; gain = 16.004

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 17b602059

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 1531.340 ; gain = 16.004

Phase 4.4.2 Dump Critical Paths 
Phase 4.4.2 Dump Critical Paths  | Checksum: 17b602059

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1531.340 ; gain = 16.004

Phase 4.4.3 Restore STA
Phase 4.4.3 Restore STA | Checksum: 17b602059

Time (s): cpu = 00:01:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1531.340 ; gain = 16.004

Phase 4.4.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.629  | TNS=0.000  |

Phase 4.4.4 Print Final WNS | Checksum: 17b602059

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1531.340 ; gain = 16.004
Phase 4.4 Placer Reporting | Checksum: 17b602059

Time (s): cpu = 00:01:22 ; elapsed = 00:00:55 . Memory (MB): peak = 1531.340 ; gain = 16.004

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1b7eaa783

Time (s): cpu = 00:01:22 ; elapsed = 00:00:55 . Memory (MB): peak = 1531.340 ; gain = 16.004
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b7eaa783

Time (s): cpu = 00:01:22 ; elapsed = 00:00:55 . Memory (MB): peak = 1531.340 ; gain = 16.004
Ending Placer Task | Checksum: 1596e6ea2

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1531.340 ; gain = 16.004
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:23 ; elapsed = 00:00:56 . Memory (MB): peak = 1531.340 ; gain = 16.004
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.53 secs 

report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1531.340 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.17 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1531.344 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 1681a0f84

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1650.145 ; gain = 110.805
Phase 1 Build RT Design | Checksum: ff95fd8a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1651.145 ; gain = 111.805

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ff95fd8a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1651.148 ; gain = 111.809

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: ff95fd8a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1660.199 ; gain = 120.859

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 18c70e15f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1676.199 ; gain = 136.859

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 18c70e15f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1676.199 ; gain = 136.859

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 18c70e15f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1676.199 ; gain = 136.859
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 18c70e15f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1676.199 ; gain = 136.859
Phase 2.5 Update Timing | Checksum: 18c70e15f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1676.199 ; gain = 136.859
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.624  | TNS=0      | WHS=-0.328 | THS=-178   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 18c70e15f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1676.199 ; gain = 136.859
Phase 2 Router Initialization | Checksum: 18c70e15f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1676.199 ; gain = 136.859

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 123ae1951

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1676.199 ; gain = 136.859

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 670
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X28Y69/IMUX_L1
Overlapping nets: 2
	tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsag5tl2ledit2cgu5zgc5chzzd
	tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsng5tl2ledit2cgu5zgc5chzy4
2. INT_L_X28Y69/IMUX_L17
Overlapping nets: 2
	tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsag5tl2rdalrqciqqh2thd5yqnje52ioafzd2oke5ykictx2io2mw0p4so3tn41pggn4u1fhf5cdszcijrhy4ti5ra0t5eiqn5crtt4fea
	tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsfirqfyybeiid4jtr52igusp4ehac2r4hfcp2febj14ehoglnh5jhozw5nxtdg5knsts5rbzceaa5y4ti5qiyp[1]

 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 75f20011

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 1676.199 ; gain = 136.859

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 75f20011

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1676.199 ; gain = 136.859
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.338  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 29af5da6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1676.199 ; gain = 136.859
Phase 4.1 Global Iteration 0 | Checksum: 29af5da6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1676.199 ; gain = 136.859

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: f2dfd1dd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1676.199 ; gain = 136.859

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: f2dfd1dd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1676.199 ; gain = 136.859
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.338  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: c8801575

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1676.199 ; gain = 136.859
Phase 4.2 Global Iteration 1 | Checksum: c8801575

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1676.199 ; gain = 136.859
Phase 4 Rip-up And Reroute | Checksum: c8801575

Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1676.199 ; gain = 136.859

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: c8801575

Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 1676.199 ; gain = 136.859
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.352  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: c8801575

Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 1676.199 ; gain = 136.859

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c8801575

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1676.199 ; gain = 136.859
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.352  | TNS=0      | WHS=0.029  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: c8801575

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1676.199 ; gain = 136.859
Phase 6 Post Hold Fix | Checksum: c8801575

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1676.199 ; gain = 136.859

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.43404 %
  Global Horizontal Routing Utilization  = 1.74358 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: c8801575

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 1676.199 ; gain = 136.859

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 13e8bc1de

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1676.199 ; gain = 136.859

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.352  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 13e8bc1de

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1676.199 ; gain = 136.859
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 13e8bc1de

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1676.199 ; gain = 136.859

Routing Is Done.

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1702.137 ; gain = 162.797
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 1702.137 ; gain = 170.793
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/impl_1/tutorial_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1710.055 ; gain = 7.918
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1710.059 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 30 20:25:48 2018...
#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Mon Apr 30 20:26:06 2018
# Process ID: 6144
# Log file: /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/impl_1/tutorial_wrapper.rdi
# Journal file: /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source tutorial_wrapper.tcl -notrace
Command: open_checkpoint tutorial_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/impl_1/.Xil/Vivado-6144-xyin-ThinkPad-X200/dcp/tutorial_wrapper_early.xdc]
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/impl_1/.Xil/Vivado-6144-xyin-ThinkPad-X200/dcp/tutorial_wrapper_early.xdc]
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/impl_1/.Xil/Vivado-6144-xyin-ThinkPad-X200/dcp/tutorial_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/impl_1/.Xil/Vivado-6144-xyin-ThinkPad-X200/dcp/tutorial_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1419.859 ; gain = 3.000
Restoring placement.
Restored 2469 out of 2469 XDEF sites from archive | CPU: 1.890000 secs | Memory: 17.977783 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1427.859 ; gain = 724.352
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more evaluation cores that will cease to function after a certain period of time. This design should NOT be used in production systems.
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 135 Warnings, 5 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./tutorial_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Apr 30 20:27:24 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2013.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1823.500 ; gain = 395.641
INFO: [Common 17-206] Exiting Vivado at Mon Apr 30 20:27:24 2018...
