library ieee;
use ieee.std_logic_1164.all;

entity fetchUnit is
port(
clk : in std_logic;
);
end fetchUnit;


architecture arch of fetchUnit is




end arch;
