// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/12/2023 16:44:03"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module FPGAGraphics (
	CLOCK_50,
	rst,
	VGA_CLK,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	LEDR,
	H_Cont,
	V_Cont,
	clk_pix);
input 	reg CLOCK_50 ;
input 	reg rst ;
output 	logic VGA_CLK ;
output 	logic VGA_BLANK_N ;
output 	logic VGA_SYNC_N ;
output 	logic VGA_HS ;
output 	logic VGA_VS ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	logic [8:0] LEDR ;
output 	logic [10:0] H_Cont ;
output 	logic [10:0] V_Cont ;
output 	logic clk_pix ;

// Design Ports Information
// rst	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// H_Cont[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_Cont[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_Cont[2]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_Cont[3]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_Cont[4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_Cont[5]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_Cont[6]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_Cont[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_Cont[8]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_Cont[9]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_Cont[10]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_Cont[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_Cont[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_Cont[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_Cont[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_Cont[4]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_Cont[5]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_Cont[6]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_Cont[7]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_Cont[8]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_Cont[9]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_Cont[10]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_pix	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rst~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \vga_inst|Add0~25_sumout ;
wire \vga_inst|Add0~2 ;
wire \vga_inst|Add0~13_sumout ;
wire \vga_inst|Add0~14 ;
wire \vga_inst|Add0~17_sumout ;
wire \vga_inst|Add0~18 ;
wire \vga_inst|Add0~21_sumout ;
wire \vga_inst|LessThan2~0_combout ;
wire \vga_inst|Add0~26 ;
wire \vga_inst|Add0~29_sumout ;
wire \vga_inst|Add0~30 ;
wire \vga_inst|Add0~33_sumout ;
wire \vga_inst|Add0~34 ;
wire \vga_inst|Add0~37_sumout ;
wire \vga_inst|Add0~38 ;
wire \vga_inst|Add0~41_sumout ;
wire \vga_inst|Add0~42 ;
wire \vga_inst|Add0~9_sumout ;
wire \vga_inst|Add0~10 ;
wire \vga_inst|Add0~5_sumout ;
wire \vga_inst|Add0~6 ;
wire \vga_inst|Add0~1_sumout ;
wire \vga_inst|VGA_BLANK_N~2_combout ;
wire \vga_inst|H_Cont[4]~DUPLICATE_q ;
wire \vga_inst|H_Cont[1]~DUPLICATE_q ;
wire \vga_inst|Equal0~0_combout ;
wire \vga_inst|VGA_HS~0_combout ;
wire \vga_inst|VGA_HS~q ;
wire \vga_inst|Add1~13_sumout ;
wire \vga_inst|V_Cont[5]~DUPLICATE_q ;
wire \vga_inst|V_Cont[6]~DUPLICATE_q ;
wire \vga_inst|V_Cont[2]~DUPLICATE_q ;
wire \vga_inst|LessThan3~1_combout ;
wire \vga_inst|LessThan3~0_combout ;
wire \vga_inst|Add1~14 ;
wire \vga_inst|Add1~17_sumout ;
wire \vga_inst|Add1~18 ;
wire \vga_inst|Add1~9_sumout ;
wire \vga_inst|Add1~10 ;
wire \vga_inst|Add1~5_sumout ;
wire \vga_inst|V_Cont[3]~DUPLICATE_q ;
wire \vga_inst|Add1~6 ;
wire \vga_inst|Add1~1_sumout ;
wire \vga_inst|Add1~2 ;
wire \vga_inst|Add1~41_sumout ;
wire \vga_inst|Add1~42 ;
wire \vga_inst|Add1~37_sumout ;
wire \vga_inst|Add1~38 ;
wire \vga_inst|Add1~33_sumout ;
wire \vga_inst|Add1~34 ;
wire \vga_inst|Add1~29_sumout ;
wire \vga_inst|V_Cont[8]~DUPLICATE_q ;
wire \vga_inst|Add1~30 ;
wire \vga_inst|Add1~21_sumout ;
wire \vga_inst|Add1~22 ;
wire \vga_inst|Add1~25_sumout ;
wire \vga_inst|V_Cont[7]~DUPLICATE_q ;
wire \vga_inst|LessThan1~1_combout ;
wire \vga_inst|LessThan1~0_combout ;
wire \vga_inst|VGA_BLANK_N~0_combout ;
wire \vga_inst|VGA_BLANK_N~1_combout ;
wire \vga_inst|VGA_VS~0_combout ;
wire \vga_inst|VGA_VS~q ;
wire \vga_inst|VGA_VS~1_combout ;
wire \vga_inst|VGA_VS~DUPLICATE_q ;
wire \vga_inst|display_r[0]~0_combout ;
wire \vga_inst|display_r[1]~1_combout ;
wire \vga_inst|display_r[2]~2_combout ;
wire \vga_inst|display_r[3]~3_combout ;
wire \vga_inst|display_r[4]~4_combout ;
wire \vga_inst|display_r[5]~5_combout ;
wire \vga_inst|display_r[6]~6_combout ;
wire \vga_inst|display_r[7]~7_combout ;
wire \vga_inst|display_g[0]~0_combout ;
wire \vga_inst|display_g[1]~1_combout ;
wire \vga_inst|display_g[2]~2_combout ;
wire \vga_inst|display_g[3]~3_combout ;
wire \vga_inst|display_g[4]~4_combout ;
wire \vga_inst|display_g[5]~5_combout ;
wire \vga_inst|display_g[6]~6_combout ;
wire \vga_inst|display_g[7]~7_combout ;
wire \vga_inst|always2~0_combout ;
wire \vga_inst|display_b[0]~0_combout ;
wire \vga_inst|display_b[2]~1_combout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \LEDR[0]~0_combout ;
wire \LEDR[0]~reg0_q ;
wire \LEDR[1]~reg0_q ;
wire \LEDR[2]~reg0_q ;
wire [7:0] \vga_inst|VGA_B ;
wire [1:0] \alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire ;
wire [7:0] \vga_inst|VGA_G ;
wire [7:0] \vga_inst|VGA_R ;
wire [1:0] \alt_clk_spd|pll75_50_inst|altera_pll_i|fboutclk_wire ;
wire [10:0] \vga_inst|H_Cont ;
wire [10:0] \vga_inst|V_Cont ;

wire [7:0] \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(!\vga_inst|VGA_BLANK_N~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\vga_inst|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \VGA_VS~output (
	.i(\vga_inst|VGA_VS~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\vga_inst|VGA_R [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\vga_inst|VGA_R [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\vga_inst|VGA_R [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\vga_inst|VGA_R [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\vga_inst|VGA_R [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\vga_inst|VGA_R [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\vga_inst|VGA_R [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\vga_inst|VGA_R [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\vga_inst|VGA_G [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\vga_inst|VGA_G [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\vga_inst|VGA_G [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\vga_inst|VGA_G [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\vga_inst|VGA_G [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\vga_inst|VGA_G [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\vga_inst|VGA_G [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\vga_inst|VGA_G [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\vga_inst|VGA_B [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\vga_inst|VGA_B [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\vga_inst|VGA_B [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LEDR[0]~output (
	.i(\LEDR[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[1]~output (
	.i(\LEDR[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(\LEDR[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \H_Cont[0]~output (
	.i(\vga_inst|H_Cont [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_Cont[0]),
	.obar());
// synopsys translate_off
defparam \H_Cont[0]~output .bus_hold = "false";
defparam \H_Cont[0]~output .open_drain_output = "false";
defparam \H_Cont[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \H_Cont[1]~output (
	.i(\vga_inst|H_Cont[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_Cont[1]),
	.obar());
// synopsys translate_off
defparam \H_Cont[1]~output .bus_hold = "false";
defparam \H_Cont[1]~output .open_drain_output = "false";
defparam \H_Cont[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \H_Cont[2]~output (
	.i(\vga_inst|H_Cont [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_Cont[2]),
	.obar());
// synopsys translate_off
defparam \H_Cont[2]~output .bus_hold = "false";
defparam \H_Cont[2]~output .open_drain_output = "false";
defparam \H_Cont[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \H_Cont[3]~output (
	.i(\vga_inst|H_Cont [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_Cont[3]),
	.obar());
// synopsys translate_off
defparam \H_Cont[3]~output .bus_hold = "false";
defparam \H_Cont[3]~output .open_drain_output = "false";
defparam \H_Cont[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \H_Cont[4]~output (
	.i(\vga_inst|H_Cont[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_Cont[4]),
	.obar());
// synopsys translate_off
defparam \H_Cont[4]~output .bus_hold = "false";
defparam \H_Cont[4]~output .open_drain_output = "false";
defparam \H_Cont[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \H_Cont[5]~output (
	.i(\vga_inst|H_Cont [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_Cont[5]),
	.obar());
// synopsys translate_off
defparam \H_Cont[5]~output .bus_hold = "false";
defparam \H_Cont[5]~output .open_drain_output = "false";
defparam \H_Cont[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \H_Cont[6]~output (
	.i(\vga_inst|H_Cont [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_Cont[6]),
	.obar());
// synopsys translate_off
defparam \H_Cont[6]~output .bus_hold = "false";
defparam \H_Cont[6]~output .open_drain_output = "false";
defparam \H_Cont[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \H_Cont[7]~output (
	.i(\vga_inst|H_Cont [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_Cont[7]),
	.obar());
// synopsys translate_off
defparam \H_Cont[7]~output .bus_hold = "false";
defparam \H_Cont[7]~output .open_drain_output = "false";
defparam \H_Cont[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \H_Cont[8]~output (
	.i(\vga_inst|H_Cont [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_Cont[8]),
	.obar());
// synopsys translate_off
defparam \H_Cont[8]~output .bus_hold = "false";
defparam \H_Cont[8]~output .open_drain_output = "false";
defparam \H_Cont[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \H_Cont[9]~output (
	.i(\vga_inst|H_Cont [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_Cont[9]),
	.obar());
// synopsys translate_off
defparam \H_Cont[9]~output .bus_hold = "false";
defparam \H_Cont[9]~output .open_drain_output = "false";
defparam \H_Cont[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \H_Cont[10]~output (
	.i(\vga_inst|H_Cont [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_Cont[10]),
	.obar());
// synopsys translate_off
defparam \H_Cont[10]~output .bus_hold = "false";
defparam \H_Cont[10]~output .open_drain_output = "false";
defparam \H_Cont[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \V_Cont[0]~output (
	.i(\vga_inst|V_Cont [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_Cont[0]),
	.obar());
// synopsys translate_off
defparam \V_Cont[0]~output .bus_hold = "false";
defparam \V_Cont[0]~output .open_drain_output = "false";
defparam \V_Cont[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \V_Cont[1]~output (
	.i(\vga_inst|V_Cont [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_Cont[1]),
	.obar());
// synopsys translate_off
defparam \V_Cont[1]~output .bus_hold = "false";
defparam \V_Cont[1]~output .open_drain_output = "false";
defparam \V_Cont[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \V_Cont[2]~output (
	.i(\vga_inst|V_Cont [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_Cont[2]),
	.obar());
// synopsys translate_off
defparam \V_Cont[2]~output .bus_hold = "false";
defparam \V_Cont[2]~output .open_drain_output = "false";
defparam \V_Cont[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \V_Cont[3]~output (
	.i(\vga_inst|V_Cont[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_Cont[3]),
	.obar());
// synopsys translate_off
defparam \V_Cont[3]~output .bus_hold = "false";
defparam \V_Cont[3]~output .open_drain_output = "false";
defparam \V_Cont[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \V_Cont[4]~output (
	.i(\vga_inst|V_Cont [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_Cont[4]),
	.obar());
// synopsys translate_off
defparam \V_Cont[4]~output .bus_hold = "false";
defparam \V_Cont[4]~output .open_drain_output = "false";
defparam \V_Cont[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \V_Cont[5]~output (
	.i(\vga_inst|V_Cont[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_Cont[5]),
	.obar());
// synopsys translate_off
defparam \V_Cont[5]~output .bus_hold = "false";
defparam \V_Cont[5]~output .open_drain_output = "false";
defparam \V_Cont[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \V_Cont[6]~output (
	.i(\vga_inst|V_Cont[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_Cont[6]),
	.obar());
// synopsys translate_off
defparam \V_Cont[6]~output .bus_hold = "false";
defparam \V_Cont[6]~output .open_drain_output = "false";
defparam \V_Cont[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \V_Cont[7]~output (
	.i(\vga_inst|V_Cont[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_Cont[7]),
	.obar());
// synopsys translate_off
defparam \V_Cont[7]~output .bus_hold = "false";
defparam \V_Cont[7]~output .open_drain_output = "false";
defparam \V_Cont[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \V_Cont[8]~output (
	.i(\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_Cont[8]),
	.obar());
// synopsys translate_off
defparam \V_Cont[8]~output .bus_hold = "false";
defparam \V_Cont[8]~output .open_drain_output = "false";
defparam \V_Cont[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \V_Cont[9]~output (
	.i(\vga_inst|V_Cont [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_Cont[9]),
	.obar());
// synopsys translate_off
defparam \V_Cont[9]~output .bus_hold = "false";
defparam \V_Cont[9]~output .open_drain_output = "false";
defparam \V_Cont[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \V_Cont[10]~output (
	.i(\vga_inst|V_Cont [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_Cont[10]),
	.obar());
// synopsys translate_off
defparam \V_Cont[10]~output .bus_hold = "false";
defparam \V_Cont[10]~output .open_drain_output = "false";
defparam \V_Cont[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \clk_pix~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_pix),
	.obar());
// synopsys translate_off
defparam \clk_pix~output .bus_hold = "false";
defparam \clk_pix~output .open_drain_output = "false";
defparam \clk_pix~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\alt_clk_spd|pll75_50_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\alt_clk_spd|pll75_50_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "630.0 mhz";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 6000;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 32;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 31;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 2;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 7;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 13;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 12;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.2 mhz";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N0
cyclonev_lcell_comb \vga_inst|Add0~25 (
// Equation(s):
// \vga_inst|Add0~25_sumout  = SUM(( \vga_inst|H_Cont [0] ) + ( VCC ) + ( !VCC ))
// \vga_inst|Add0~26  = CARRY(( \vga_inst|H_Cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|H_Cont [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~25_sumout ),
	.cout(\vga_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~25 .extended_lut = "off";
defparam \vga_inst|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \vga_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N21
cyclonev_lcell_comb \vga_inst|Add0~1 (
// Equation(s):
// \vga_inst|Add0~1_sumout  = SUM(( \vga_inst|H_Cont [7] ) + ( GND ) + ( \vga_inst|Add0~6  ))
// \vga_inst|Add0~2  = CARRY(( \vga_inst|H_Cont [7] ) + ( GND ) + ( \vga_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|H_Cont [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~1_sumout ),
	.cout(\vga_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~1 .extended_lut = "off";
defparam \vga_inst|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N24
cyclonev_lcell_comb \vga_inst|Add0~13 (
// Equation(s):
// \vga_inst|Add0~13_sumout  = SUM(( \vga_inst|H_Cont [8] ) + ( GND ) + ( \vga_inst|Add0~2  ))
// \vga_inst|Add0~14  = CARRY(( \vga_inst|H_Cont [8] ) + ( GND ) + ( \vga_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|H_Cont [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~13_sumout ),
	.cout(\vga_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~13 .extended_lut = "off";
defparam \vga_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N38
dffeas \vga_inst|H_Cont[8] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_inst|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|H_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|H_Cont[8] .is_wysiwyg = "true";
defparam \vga_inst|H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N27
cyclonev_lcell_comb \vga_inst|Add0~17 (
// Equation(s):
// \vga_inst|Add0~17_sumout  = SUM(( \vga_inst|H_Cont [9] ) + ( GND ) + ( \vga_inst|Add0~14  ))
// \vga_inst|Add0~18  = CARRY(( \vga_inst|H_Cont [9] ) + ( GND ) + ( \vga_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|H_Cont [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~17_sumout ),
	.cout(\vga_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~17 .extended_lut = "off";
defparam \vga_inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N41
dffeas \vga_inst|H_Cont[9] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_inst|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|H_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|H_Cont[9] .is_wysiwyg = "true";
defparam \vga_inst|H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N30
cyclonev_lcell_comb \vga_inst|Add0~21 (
// Equation(s):
// \vga_inst|Add0~21_sumout  = SUM(( \vga_inst|H_Cont [10] ) + ( GND ) + ( \vga_inst|Add0~18  ))

	.dataa(gnd),
	.datab(!\vga_inst|H_Cont [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~21 .extended_lut = "off";
defparam \vga_inst|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N56
dffeas \vga_inst|H_Cont[10] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_inst|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|H_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|H_Cont[10] .is_wysiwyg = "true";
defparam \vga_inst|H_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N42
cyclonev_lcell_comb \vga_inst|LessThan2~0 (
// Equation(s):
// \vga_inst|LessThan2~0_combout  = ( \vga_inst|H_Cont [7] & ( \vga_inst|H_Cont [9] & ( (\vga_inst|H_Cont [10]) # (\vga_inst|H_Cont [8]) ) ) ) # ( !\vga_inst|H_Cont [7] & ( \vga_inst|H_Cont [9] & ( ((\vga_inst|H_Cont [8] & ((\vga_inst|H_Cont [6]) # 
// (\vga_inst|H_Cont [5])))) # (\vga_inst|H_Cont [10]) ) ) ) # ( \vga_inst|H_Cont [7] & ( !\vga_inst|H_Cont [9] & ( \vga_inst|H_Cont [10] ) ) ) # ( !\vga_inst|H_Cont [7] & ( !\vga_inst|H_Cont [9] & ( \vga_inst|H_Cont [10] ) ) )

	.dataa(!\vga_inst|H_Cont [5]),
	.datab(!\vga_inst|H_Cont [6]),
	.datac(!\vga_inst|H_Cont [8]),
	.datad(!\vga_inst|H_Cont [10]),
	.datae(!\vga_inst|H_Cont [7]),
	.dataf(!\vga_inst|H_Cont [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|LessThan2~0 .extended_lut = "off";
defparam \vga_inst|LessThan2~0 .lut_mask = 64'h00FF00FF07FF0FFF;
defparam \vga_inst|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N2
dffeas \vga_inst|H_Cont[0] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|H_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|H_Cont[0] .is_wysiwyg = "true";
defparam \vga_inst|H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N3
cyclonev_lcell_comb \vga_inst|Add0~29 (
// Equation(s):
// \vga_inst|Add0~29_sumout  = SUM(( \vga_inst|H_Cont [1] ) + ( GND ) + ( \vga_inst|Add0~26  ))
// \vga_inst|Add0~30  = CARRY(( \vga_inst|H_Cont [1] ) + ( GND ) + ( \vga_inst|Add0~26  ))

	.dataa(!\vga_inst|H_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~29_sumout ),
	.cout(\vga_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~29 .extended_lut = "off";
defparam \vga_inst|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N5
dffeas \vga_inst|H_Cont[1] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|H_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|H_Cont[1] .is_wysiwyg = "true";
defparam \vga_inst|H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N6
cyclonev_lcell_comb \vga_inst|Add0~33 (
// Equation(s):
// \vga_inst|Add0~33_sumout  = SUM(( \vga_inst|H_Cont [2] ) + ( GND ) + ( \vga_inst|Add0~30  ))
// \vga_inst|Add0~34  = CARRY(( \vga_inst|H_Cont [2] ) + ( GND ) + ( \vga_inst|Add0~30  ))

	.dataa(gnd),
	.datab(!\vga_inst|H_Cont [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~33_sumout ),
	.cout(\vga_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~33 .extended_lut = "off";
defparam \vga_inst|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N8
dffeas \vga_inst|H_Cont[2] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|H_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|H_Cont[2] .is_wysiwyg = "true";
defparam \vga_inst|H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N9
cyclonev_lcell_comb \vga_inst|Add0~37 (
// Equation(s):
// \vga_inst|Add0~37_sumout  = SUM(( \vga_inst|H_Cont [3] ) + ( GND ) + ( \vga_inst|Add0~34  ))
// \vga_inst|Add0~38  = CARRY(( \vga_inst|H_Cont [3] ) + ( GND ) + ( \vga_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|H_Cont [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~37_sumout ),
	.cout(\vga_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~37 .extended_lut = "off";
defparam \vga_inst|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N11
dffeas \vga_inst|H_Cont[3] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|H_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|H_Cont[3] .is_wysiwyg = "true";
defparam \vga_inst|H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N12
cyclonev_lcell_comb \vga_inst|Add0~41 (
// Equation(s):
// \vga_inst|Add0~41_sumout  = SUM(( \vga_inst|H_Cont [4] ) + ( GND ) + ( \vga_inst|Add0~38  ))
// \vga_inst|Add0~42  = CARRY(( \vga_inst|H_Cont [4] ) + ( GND ) + ( \vga_inst|Add0~38  ))

	.dataa(gnd),
	.datab(!\vga_inst|H_Cont [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~41_sumout ),
	.cout(\vga_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~41 .extended_lut = "off";
defparam \vga_inst|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N14
dffeas \vga_inst|H_Cont[4] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|H_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|H_Cont[4] .is_wysiwyg = "true";
defparam \vga_inst|H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N15
cyclonev_lcell_comb \vga_inst|Add0~9 (
// Equation(s):
// \vga_inst|Add0~9_sumout  = SUM(( \vga_inst|H_Cont [5] ) + ( GND ) + ( \vga_inst|Add0~42  ))
// \vga_inst|Add0~10  = CARRY(( \vga_inst|H_Cont [5] ) + ( GND ) + ( \vga_inst|Add0~42  ))

	.dataa(!\vga_inst|H_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~9_sumout ),
	.cout(\vga_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~9 .extended_lut = "off";
defparam \vga_inst|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N46
dffeas \vga_inst|H_Cont[5] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_inst|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|H_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|H_Cont[5] .is_wysiwyg = "true";
defparam \vga_inst|H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N18
cyclonev_lcell_comb \vga_inst|Add0~5 (
// Equation(s):
// \vga_inst|Add0~5_sumout  = SUM(( \vga_inst|H_Cont [6] ) + ( GND ) + ( \vga_inst|Add0~10  ))
// \vga_inst|Add0~6  = CARRY(( \vga_inst|H_Cont [6] ) + ( GND ) + ( \vga_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|H_Cont [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add0~5_sumout ),
	.cout(\vga_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add0~5 .extended_lut = "off";
defparam \vga_inst|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N35
dffeas \vga_inst|H_Cont[6] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_inst|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|H_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|H_Cont[6] .is_wysiwyg = "true";
defparam \vga_inst|H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N44
dffeas \vga_inst|H_Cont[7] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_inst|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|H_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|H_Cont[7] .is_wysiwyg = "true";
defparam \vga_inst|H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N27
cyclonev_lcell_comb \vga_inst|VGA_BLANK_N~2 (
// Equation(s):
// \vga_inst|VGA_BLANK_N~2_combout  = ( !\vga_inst|H_Cont [10] & ( (!\vga_inst|H_Cont [8] & !\vga_inst|H_Cont [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|H_Cont [8]),
	.datad(!\vga_inst|H_Cont [9]),
	.datae(gnd),
	.dataf(!\vga_inst|H_Cont [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_BLANK_N~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_BLANK_N~2 .extended_lut = "off";
defparam \vga_inst|VGA_BLANK_N~2 .lut_mask = 64'hF000F00000000000;
defparam \vga_inst|VGA_BLANK_N~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N13
dffeas \vga_inst|H_Cont[4]~DUPLICATE (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|H_Cont[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|H_Cont[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|H_Cont[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N4
dffeas \vga_inst|H_Cont[1]~DUPLICATE (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|H_Cont[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|H_Cont[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|H_Cont[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N24
cyclonev_lcell_comb \vga_inst|Equal0~0 (
// Equation(s):
// \vga_inst|Equal0~0_combout  = ( \vga_inst|H_Cont[1]~DUPLICATE_q  & ( (\vga_inst|H_Cont [2] & (!\vga_inst|H_Cont[4]~DUPLICATE_q  & (\vga_inst|H_Cont [0] & \vga_inst|H_Cont [3]))) ) )

	.dataa(!\vga_inst|H_Cont [2]),
	.datab(!\vga_inst|H_Cont[4]~DUPLICATE_q ),
	.datac(!\vga_inst|H_Cont [0]),
	.datad(!\vga_inst|H_Cont [3]),
	.datae(gnd),
	.dataf(!\vga_inst|H_Cont[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Equal0~0 .extended_lut = "off";
defparam \vga_inst|Equal0~0 .lut_mask = 64'h0000000000040004;
defparam \vga_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N36
cyclonev_lcell_comb \vga_inst|VGA_HS~0 (
// Equation(s):
// \vga_inst|VGA_HS~0_combout  = ( \vga_inst|Equal0~0_combout  & ( \vga_inst|VGA_HS~q  & ( (((!\vga_inst|VGA_BLANK_N~2_combout ) # (\vga_inst|H_Cont [5])) # (\vga_inst|H_Cont [6])) # (\vga_inst|H_Cont [7]) ) ) ) # ( !\vga_inst|Equal0~0_combout  & ( 
// \vga_inst|VGA_HS~q  ) ) # ( \vga_inst|Equal0~0_combout  & ( !\vga_inst|VGA_HS~q  & ( (!\vga_inst|H_Cont [7] & (\vga_inst|H_Cont [6] & (\vga_inst|H_Cont [5] & \vga_inst|VGA_BLANK_N~2_combout ))) ) ) )

	.dataa(!\vga_inst|H_Cont [7]),
	.datab(!\vga_inst|H_Cont [6]),
	.datac(!\vga_inst|H_Cont [5]),
	.datad(!\vga_inst|VGA_BLANK_N~2_combout ),
	.datae(!\vga_inst|Equal0~0_combout ),
	.dataf(!\vga_inst|VGA_HS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_HS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_HS~0 .extended_lut = "off";
defparam \vga_inst|VGA_HS~0 .lut_mask = 64'h00000002FFFFFF7F;
defparam \vga_inst|VGA_HS~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N59
dffeas \vga_inst|VGA_HS (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_inst|VGA_HS~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_HS .is_wysiwyg = "true";
defparam \vga_inst|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N0
cyclonev_lcell_comb \vga_inst|Add1~13 (
// Equation(s):
// \vga_inst|Add1~13_sumout  = SUM(( \vga_inst|V_Cont [0] ) + ( VCC ) + ( !VCC ))
// \vga_inst|Add1~14  = CARRY(( \vga_inst|V_Cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\vga_inst|V_Cont [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~13_sumout ),
	.cout(\vga_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~13 .extended_lut = "off";
defparam \vga_inst|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \vga_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N26
dffeas \vga_inst|V_Cont[8] (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[8] .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N16
dffeas \vga_inst|V_Cont[5]~DUPLICATE (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N20
dffeas \vga_inst|V_Cont[6]~DUPLICATE (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N7
dffeas \vga_inst|V_Cont[2]~DUPLICATE (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N18
cyclonev_lcell_comb \vga_inst|LessThan3~1 (
// Equation(s):
// \vga_inst|LessThan3~1_combout  = ( \vga_inst|V_Cont[2]~DUPLICATE_q  & ( \vga_inst|V_Cont [0] & ( (!\vga_inst|V_Cont[6]~DUPLICATE_q  & (!\vga_inst|V_Cont[3]~DUPLICATE_q  & !\vga_inst|V_Cont [7])) ) ) ) # ( !\vga_inst|V_Cont[2]~DUPLICATE_q  & ( 
// \vga_inst|V_Cont [0] & ( (!\vga_inst|V_Cont[6]~DUPLICATE_q  & !\vga_inst|V_Cont [7]) ) ) ) # ( \vga_inst|V_Cont[2]~DUPLICATE_q  & ( !\vga_inst|V_Cont [0] & ( (!\vga_inst|V_Cont[6]~DUPLICATE_q  & (!\vga_inst|V_Cont [7] & ((!\vga_inst|V_Cont[3]~DUPLICATE_q 
// ) # (!\vga_inst|V_Cont [1])))) ) ) ) # ( !\vga_inst|V_Cont[2]~DUPLICATE_q  & ( !\vga_inst|V_Cont [0] & ( (!\vga_inst|V_Cont[6]~DUPLICATE_q  & !\vga_inst|V_Cont [7]) ) ) )

	.dataa(!\vga_inst|V_Cont[6]~DUPLICATE_q ),
	.datab(!\vga_inst|V_Cont[3]~DUPLICATE_q ),
	.datac(!\vga_inst|V_Cont [7]),
	.datad(!\vga_inst|V_Cont [1]),
	.datae(!\vga_inst|V_Cont[2]~DUPLICATE_q ),
	.dataf(!\vga_inst|V_Cont [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|LessThan3~1 .extended_lut = "off";
defparam \vga_inst|LessThan3~1 .lut_mask = 64'hA0A0A080A0A08080;
defparam \vga_inst|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N48
cyclonev_lcell_comb \vga_inst|LessThan3~0 (
// Equation(s):
// \vga_inst|LessThan3~0_combout  = ( \vga_inst|V_Cont [4] & ( \vga_inst|LessThan3~1_combout  & ( (\vga_inst|V_Cont [9]) # (\vga_inst|V_Cont [10]) ) ) ) # ( !\vga_inst|V_Cont [4] & ( \vga_inst|LessThan3~1_combout  & ( ((\vga_inst|V_Cont [9] & 
// ((\vga_inst|V_Cont[5]~DUPLICATE_q ) # (\vga_inst|V_Cont [8])))) # (\vga_inst|V_Cont [10]) ) ) ) # ( \vga_inst|V_Cont [4] & ( !\vga_inst|LessThan3~1_combout  & ( (\vga_inst|V_Cont [9]) # (\vga_inst|V_Cont [10]) ) ) ) # ( !\vga_inst|V_Cont [4] & ( 
// !\vga_inst|LessThan3~1_combout  & ( (\vga_inst|V_Cont [9]) # (\vga_inst|V_Cont [10]) ) ) )

	.dataa(!\vga_inst|V_Cont [10]),
	.datab(!\vga_inst|V_Cont [9]),
	.datac(!\vga_inst|V_Cont [8]),
	.datad(!\vga_inst|V_Cont[5]~DUPLICATE_q ),
	.datae(!\vga_inst|V_Cont [4]),
	.dataf(!\vga_inst|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|LessThan3~0 .extended_lut = "off";
defparam \vga_inst|LessThan3~0 .lut_mask = 64'h7777777757777777;
defparam \vga_inst|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N1
dffeas \vga_inst|V_Cont[0] (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[0] .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N3
cyclonev_lcell_comb \vga_inst|Add1~17 (
// Equation(s):
// \vga_inst|Add1~17_sumout  = SUM(( \vga_inst|V_Cont [1] ) + ( GND ) + ( \vga_inst|Add1~14  ))
// \vga_inst|Add1~18  = CARRY(( \vga_inst|V_Cont [1] ) + ( GND ) + ( \vga_inst|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|V_Cont [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~17_sumout ),
	.cout(\vga_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~17 .extended_lut = "off";
defparam \vga_inst|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N4
dffeas \vga_inst|V_Cont[1] (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[1] .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N6
cyclonev_lcell_comb \vga_inst|Add1~9 (
// Equation(s):
// \vga_inst|Add1~9_sumout  = SUM(( \vga_inst|V_Cont [2] ) + ( GND ) + ( \vga_inst|Add1~18  ))
// \vga_inst|Add1~10  = CARRY(( \vga_inst|V_Cont [2] ) + ( GND ) + ( \vga_inst|Add1~18  ))

	.dataa(!\vga_inst|V_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~9_sumout ),
	.cout(\vga_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~9 .extended_lut = "off";
defparam \vga_inst|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N8
dffeas \vga_inst|V_Cont[2] (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[2] .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N9
cyclonev_lcell_comb \vga_inst|Add1~5 (
// Equation(s):
// \vga_inst|Add1~5_sumout  = SUM(( \vga_inst|V_Cont[3]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add1~10  ))
// \vga_inst|Add1~6  = CARRY(( \vga_inst|V_Cont[3]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|V_Cont[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~5_sumout ),
	.cout(\vga_inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~5 .extended_lut = "off";
defparam \vga_inst|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N10
dffeas \vga_inst|V_Cont[3]~DUPLICATE (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N12
cyclonev_lcell_comb \vga_inst|Add1~1 (
// Equation(s):
// \vga_inst|Add1~1_sumout  = SUM(( \vga_inst|V_Cont [4] ) + ( GND ) + ( \vga_inst|Add1~6  ))
// \vga_inst|Add1~2  = CARRY(( \vga_inst|V_Cont [4] ) + ( GND ) + ( \vga_inst|Add1~6  ))

	.dataa(gnd),
	.datab(!\vga_inst|V_Cont [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~1_sumout ),
	.cout(\vga_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~1 .extended_lut = "off";
defparam \vga_inst|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \vga_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N13
dffeas \vga_inst|V_Cont[4] (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[4] .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N15
cyclonev_lcell_comb \vga_inst|Add1~41 (
// Equation(s):
// \vga_inst|Add1~41_sumout  = SUM(( \vga_inst|V_Cont [5] ) + ( GND ) + ( \vga_inst|Add1~2  ))
// \vga_inst|Add1~42  = CARRY(( \vga_inst|V_Cont [5] ) + ( GND ) + ( \vga_inst|Add1~2  ))

	.dataa(!\vga_inst|V_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~41_sumout ),
	.cout(\vga_inst|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~41 .extended_lut = "off";
defparam \vga_inst|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \vga_inst|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N17
dffeas \vga_inst|V_Cont[5] (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[5] .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N18
cyclonev_lcell_comb \vga_inst|Add1~37 (
// Equation(s):
// \vga_inst|Add1~37_sumout  = SUM(( \vga_inst|V_Cont [6] ) + ( GND ) + ( \vga_inst|Add1~42  ))
// \vga_inst|Add1~38  = CARRY(( \vga_inst|V_Cont [6] ) + ( GND ) + ( \vga_inst|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|V_Cont [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~37_sumout ),
	.cout(\vga_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~37 .extended_lut = "off";
defparam \vga_inst|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N19
dffeas \vga_inst|V_Cont[6] (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[6] .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N21
cyclonev_lcell_comb \vga_inst|Add1~33 (
// Equation(s):
// \vga_inst|Add1~33_sumout  = SUM(( \vga_inst|V_Cont [7] ) + ( GND ) + ( \vga_inst|Add1~38  ))
// \vga_inst|Add1~34  = CARRY(( \vga_inst|V_Cont [7] ) + ( GND ) + ( \vga_inst|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|V_Cont [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~33_sumout ),
	.cout(\vga_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~33 .extended_lut = "off";
defparam \vga_inst|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N22
dffeas \vga_inst|V_Cont[7] (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[7] .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N24
cyclonev_lcell_comb \vga_inst|Add1~29 (
// Equation(s):
// \vga_inst|Add1~29_sumout  = SUM(( \vga_inst|V_Cont[8]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add1~34  ))
// \vga_inst|Add1~30  = CARRY(( \vga_inst|V_Cont[8]~DUPLICATE_q  ) + ( GND ) + ( \vga_inst|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~29_sumout ),
	.cout(\vga_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~29 .extended_lut = "off";
defparam \vga_inst|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N25
dffeas \vga_inst|V_Cont[8]~DUPLICATE (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[8]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N27
cyclonev_lcell_comb \vga_inst|Add1~21 (
// Equation(s):
// \vga_inst|Add1~21_sumout  = SUM(( \vga_inst|V_Cont [9] ) + ( GND ) + ( \vga_inst|Add1~30  ))
// \vga_inst|Add1~22  = CARRY(( \vga_inst|V_Cont [9] ) + ( GND ) + ( \vga_inst|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_inst|V_Cont [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~21_sumout ),
	.cout(\vga_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~21 .extended_lut = "off";
defparam \vga_inst|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N28
dffeas \vga_inst|V_Cont[9] (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[9] .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N30
cyclonev_lcell_comb \vga_inst|Add1~25 (
// Equation(s):
// \vga_inst|Add1~25_sumout  = SUM(( \vga_inst|V_Cont [10] ) + ( GND ) + ( \vga_inst|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_inst|V_Cont [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_inst|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|Add1~25 .extended_lut = "off";
defparam \vga_inst|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N31
dffeas \vga_inst|V_Cont[10] (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[10] .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N23
dffeas \vga_inst|V_Cont[7]~DUPLICATE (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[7]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N36
cyclonev_lcell_comb \vga_inst|LessThan1~1 (
// Equation(s):
// \vga_inst|LessThan1~1_combout  = ( !\vga_inst|V_Cont[6]~DUPLICATE_q  & ( (!\vga_inst|V_Cont [10] & (!\vga_inst|V_Cont [9] & (!\vga_inst|V_Cont[8]~DUPLICATE_q  & !\vga_inst|V_Cont[7]~DUPLICATE_q ))) ) )

	.dataa(!\vga_inst|V_Cont [10]),
	.datab(!\vga_inst|V_Cont [9]),
	.datac(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datad(!\vga_inst|V_Cont[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_inst|V_Cont[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|LessThan1~1 .extended_lut = "off";
defparam \vga_inst|LessThan1~1 .lut_mask = 64'h8000800000000000;
defparam \vga_inst|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N54
cyclonev_lcell_comb \vga_inst|LessThan1~0 (
// Equation(s):
// \vga_inst|LessThan1~0_combout  = ( \vga_inst|V_Cont [0] & ( (!\vga_inst|V_Cont [4] & ((!\vga_inst|V_Cont[2]~DUPLICATE_q ) # (!\vga_inst|V_Cont[3]~DUPLICATE_q ))) ) ) # ( !\vga_inst|V_Cont [0] & ( (!\vga_inst|V_Cont [4] & ((!\vga_inst|V_Cont[2]~DUPLICATE_q 
// ) # ((!\vga_inst|V_Cont[3]~DUPLICATE_q ) # (!\vga_inst|V_Cont [1])))) ) )

	.dataa(!\vga_inst|V_Cont[2]~DUPLICATE_q ),
	.datab(!\vga_inst|V_Cont [4]),
	.datac(!\vga_inst|V_Cont[3]~DUPLICATE_q ),
	.datad(!\vga_inst|V_Cont [1]),
	.datae(gnd),
	.dataf(!\vga_inst|V_Cont [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|LessThan1~0 .extended_lut = "off";
defparam \vga_inst|LessThan1~0 .lut_mask = 64'hCCC8CCC8C8C8C8C8;
defparam \vga_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N54
cyclonev_lcell_comb \vga_inst|VGA_BLANK_N~0 (
// Equation(s):
// \vga_inst|VGA_BLANK_N~0_combout  = ( !\vga_inst|H_Cont [10] & ( \vga_inst|H_Cont [6] & ( (!\vga_inst|H_Cont [8] & (!\vga_inst|H_Cont [9] & !\vga_inst|H_Cont [7])) ) ) ) # ( !\vga_inst|H_Cont [10] & ( !\vga_inst|H_Cont [6] & ( (!\vga_inst|H_Cont [8] & 
// (!\vga_inst|H_Cont [9] & ((!\vga_inst|H_Cont [5]) # (!\vga_inst|H_Cont [7])))) ) ) )

	.dataa(!\vga_inst|H_Cont [8]),
	.datab(!\vga_inst|H_Cont [9]),
	.datac(!\vga_inst|H_Cont [5]),
	.datad(!\vga_inst|H_Cont [7]),
	.datae(!\vga_inst|H_Cont [10]),
	.dataf(!\vga_inst|H_Cont [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_BLANK_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_BLANK_N~0 .extended_lut = "off";
defparam \vga_inst|VGA_BLANK_N~0 .lut_mask = 64'h8880000088000000;
defparam \vga_inst|VGA_BLANK_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N42
cyclonev_lcell_comb \vga_inst|VGA_BLANK_N~1 (
// Equation(s):
// \vga_inst|VGA_BLANK_N~1_combout  = ( \vga_inst|VGA_BLANK_N~0_combout  ) # ( !\vga_inst|VGA_BLANK_N~0_combout  & ( (\vga_inst|LessThan1~1_combout  & ((!\vga_inst|V_Cont[5]~DUPLICATE_q ) # (\vga_inst|LessThan1~0_combout ))) ) )

	.dataa(!\vga_inst|LessThan1~1_combout ),
	.datab(gnd),
	.datac(!\vga_inst|LessThan1~0_combout ),
	.datad(!\vga_inst|V_Cont[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_inst|VGA_BLANK_N~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_BLANK_N~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_BLANK_N~1 .extended_lut = "off";
defparam \vga_inst|VGA_BLANK_N~1 .lut_mask = 64'h55055505FFFFFFFF;
defparam \vga_inst|VGA_BLANK_N~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N11
dffeas \vga_inst|V_Cont[3] (
	.clk(\vga_inst|VGA_HS~q ),
	.d(\vga_inst|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|LessThan3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|V_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|V_Cont[3] .is_wysiwyg = "true";
defparam \vga_inst|V_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N57
cyclonev_lcell_comb \vga_inst|VGA_VS~0 (
// Equation(s):
// \vga_inst|VGA_VS~0_combout  = ( \vga_inst|V_Cont [0] & ( (!\vga_inst|V_Cont[2]~DUPLICATE_q  & (\vga_inst|V_Cont [3] & !\vga_inst|V_Cont [4])) ) )

	.dataa(!\vga_inst|V_Cont[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_inst|V_Cont [3]),
	.datad(!\vga_inst|V_Cont [4]),
	.datae(gnd),
	.dataf(!\vga_inst|V_Cont [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_VS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_VS~0 .extended_lut = "off";
defparam \vga_inst|VGA_VS~0 .lut_mask = 64'h000000000A000A00;
defparam \vga_inst|VGA_VS~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N35
dffeas \vga_inst|VGA_VS (
	.clk(\vga_inst|VGA_HS~q ),
	.d(gnd),
	.asdata(\vga_inst|VGA_VS~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_VS .is_wysiwyg = "true";
defparam \vga_inst|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N45
cyclonev_lcell_comb \vga_inst|VGA_VS~1 (
// Equation(s):
// \vga_inst|VGA_VS~1_combout  = ( \vga_inst|VGA_VS~q  & ( (!\vga_inst|LessThan1~1_combout ) # (((!\vga_inst|VGA_VS~0_combout ) # (\vga_inst|V_Cont [1])) # (\vga_inst|V_Cont[5]~DUPLICATE_q )) ) ) # ( !\vga_inst|VGA_VS~q  & ( (\vga_inst|LessThan1~1_combout  & 
// (!\vga_inst|V_Cont[5]~DUPLICATE_q  & (\vga_inst|VGA_VS~0_combout  & \vga_inst|V_Cont [1]))) ) )

	.dataa(!\vga_inst|LessThan1~1_combout ),
	.datab(!\vga_inst|V_Cont[5]~DUPLICATE_q ),
	.datac(!\vga_inst|VGA_VS~0_combout ),
	.datad(!\vga_inst|V_Cont [1]),
	.datae(gnd),
	.dataf(!\vga_inst|VGA_VS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|VGA_VS~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|VGA_VS~1 .extended_lut = "off";
defparam \vga_inst|VGA_VS~1 .lut_mask = 64'h00040004FBFFFBFF;
defparam \vga_inst|VGA_VS~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N34
dffeas \vga_inst|VGA_VS~DUPLICATE (
	.clk(\vga_inst|VGA_HS~q ),
	.d(gnd),
	.asdata(\vga_inst|VGA_VS~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_VS~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_VS~DUPLICATE .is_wysiwyg = "true";
defparam \vga_inst|VGA_VS~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N0
cyclonev_lcell_comb \vga_inst|display_r[0]~0 (
// Equation(s):
// \vga_inst|display_r[0]~0_combout  = ( \vga_inst|VGA_BLANK_N~2_combout  & ( !\vga_inst|V_Cont[8]~DUPLICATE_q  & ( (!\vga_inst|V_Cont [9] & (!\vga_inst|V_Cont [10] & \vga_inst|H_Cont [0])) ) ) )

	.dataa(!\vga_inst|V_Cont [9]),
	.datab(!\vga_inst|V_Cont [10]),
	.datac(!\vga_inst|H_Cont [0]),
	.datad(gnd),
	.datae(!\vga_inst|VGA_BLANK_N~2_combout ),
	.dataf(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_r[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_r[0]~0 .extended_lut = "off";
defparam \vga_inst|display_r[0]~0 .lut_mask = 64'h0000080800000000;
defparam \vga_inst|display_r[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N1
dffeas \vga_inst|VGA_R[0] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_r[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|VGA_BLANK_N~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_R[0] .is_wysiwyg = "true";
defparam \vga_inst|VGA_R[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N9
cyclonev_lcell_comb \vga_inst|display_r[1]~1 (
// Equation(s):
// \vga_inst|display_r[1]~1_combout  = ( \vga_inst|VGA_BLANK_N~2_combout  & ( !\vga_inst|V_Cont[8]~DUPLICATE_q  & ( (!\vga_inst|V_Cont [10] & (\vga_inst|H_Cont[1]~DUPLICATE_q  & !\vga_inst|V_Cont [9])) ) ) )

	.dataa(gnd),
	.datab(!\vga_inst|V_Cont [10]),
	.datac(!\vga_inst|H_Cont[1]~DUPLICATE_q ),
	.datad(!\vga_inst|V_Cont [9]),
	.datae(!\vga_inst|VGA_BLANK_N~2_combout ),
	.dataf(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_r[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_r[1]~1 .extended_lut = "off";
defparam \vga_inst|display_r[1]~1 .lut_mask = 64'h00000C0000000000;
defparam \vga_inst|display_r[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N10
dffeas \vga_inst|VGA_R[1] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_r[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|VGA_BLANK_N~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_R[1] .is_wysiwyg = "true";
defparam \vga_inst|VGA_R[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N36
cyclonev_lcell_comb \vga_inst|display_r[2]~2 (
// Equation(s):
// \vga_inst|display_r[2]~2_combout  = ( \vga_inst|VGA_BLANK_N~2_combout  & ( !\vga_inst|V_Cont[8]~DUPLICATE_q  & ( (!\vga_inst|V_Cont [10] & (!\vga_inst|V_Cont [9] & \vga_inst|H_Cont [2])) ) ) )

	.dataa(gnd),
	.datab(!\vga_inst|V_Cont [10]),
	.datac(!\vga_inst|V_Cont [9]),
	.datad(!\vga_inst|H_Cont [2]),
	.datae(!\vga_inst|VGA_BLANK_N~2_combout ),
	.dataf(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_r[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_r[2]~2 .extended_lut = "off";
defparam \vga_inst|display_r[2]~2 .lut_mask = 64'h000000C000000000;
defparam \vga_inst|display_r[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N37
dffeas \vga_inst|VGA_R[2] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_r[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|VGA_BLANK_N~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_R[2] .is_wysiwyg = "true";
defparam \vga_inst|VGA_R[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N21
cyclonev_lcell_comb \vga_inst|display_r[3]~3 (
// Equation(s):
// \vga_inst|display_r[3]~3_combout  = ( \vga_inst|VGA_BLANK_N~2_combout  & ( !\vga_inst|V_Cont[8]~DUPLICATE_q  & ( (!\vga_inst|V_Cont [9] & (!\vga_inst|V_Cont [10] & \vga_inst|H_Cont [3])) ) ) )

	.dataa(!\vga_inst|V_Cont [9]),
	.datab(!\vga_inst|V_Cont [10]),
	.datac(gnd),
	.datad(!\vga_inst|H_Cont [3]),
	.datae(!\vga_inst|VGA_BLANK_N~2_combout ),
	.dataf(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_r[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_r[3]~3 .extended_lut = "off";
defparam \vga_inst|display_r[3]~3 .lut_mask = 64'h0000008800000000;
defparam \vga_inst|display_r[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N22
dffeas \vga_inst|VGA_R[3] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_r[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|VGA_BLANK_N~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_R[3] .is_wysiwyg = "true";
defparam \vga_inst|VGA_R[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N12
cyclonev_lcell_comb \vga_inst|display_r[4]~4 (
// Equation(s):
// \vga_inst|display_r[4]~4_combout  = ( !\vga_inst|V_Cont[8]~DUPLICATE_q  & ( (!\vga_inst|V_Cont [9] & (!\vga_inst|V_Cont [10] & (\vga_inst|H_Cont[4]~DUPLICATE_q  & \vga_inst|VGA_BLANK_N~2_combout ))) ) )

	.dataa(!\vga_inst|V_Cont [9]),
	.datab(!\vga_inst|V_Cont [10]),
	.datac(!\vga_inst|H_Cont[4]~DUPLICATE_q ),
	.datad(!\vga_inst|VGA_BLANK_N~2_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_r[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_r[4]~4 .extended_lut = "off";
defparam \vga_inst|display_r[4]~4 .lut_mask = 64'h0008000800000000;
defparam \vga_inst|display_r[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N13
dffeas \vga_inst|VGA_R[4] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_r[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|VGA_BLANK_N~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_R[4] .is_wysiwyg = "true";
defparam \vga_inst|VGA_R[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N15
cyclonev_lcell_comb \vga_inst|display_r[5]~5 (
// Equation(s):
// \vga_inst|display_r[5]~5_combout  = ( !\vga_inst|V_Cont[8]~DUPLICATE_q  & ( (!\vga_inst|V_Cont [9] & (!\vga_inst|V_Cont [10] & (\vga_inst|H_Cont [5] & \vga_inst|VGA_BLANK_N~2_combout ))) ) )

	.dataa(!\vga_inst|V_Cont [9]),
	.datab(!\vga_inst|V_Cont [10]),
	.datac(!\vga_inst|H_Cont [5]),
	.datad(!\vga_inst|VGA_BLANK_N~2_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_r[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_r[5]~5 .extended_lut = "off";
defparam \vga_inst|display_r[5]~5 .lut_mask = 64'h0008000800000000;
defparam \vga_inst|display_r[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N16
dffeas \vga_inst|VGA_R[5] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_r[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|VGA_BLANK_N~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_R[5] .is_wysiwyg = "true";
defparam \vga_inst|VGA_R[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N54
cyclonev_lcell_comb \vga_inst|display_r[6]~6 (
// Equation(s):
// \vga_inst|display_r[6]~6_combout  = ( !\vga_inst|V_Cont[8]~DUPLICATE_q  & ( (\vga_inst|VGA_BLANK_N~2_combout  & (!\vga_inst|V_Cont [10] & (!\vga_inst|V_Cont [9] & \vga_inst|H_Cont [6]))) ) )

	.dataa(!\vga_inst|VGA_BLANK_N~2_combout ),
	.datab(!\vga_inst|V_Cont [10]),
	.datac(!\vga_inst|V_Cont [9]),
	.datad(!\vga_inst|H_Cont [6]),
	.datae(gnd),
	.dataf(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_r[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_r[6]~6 .extended_lut = "off";
defparam \vga_inst|display_r[6]~6 .lut_mask = 64'h0040004000000000;
defparam \vga_inst|display_r[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N55
dffeas \vga_inst|VGA_R[6] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_r[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|VGA_BLANK_N~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_R[6] .is_wysiwyg = "true";
defparam \vga_inst|VGA_R[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N57
cyclonev_lcell_comb \vga_inst|display_r[7]~7 (
// Equation(s):
// \vga_inst|display_r[7]~7_combout  = ( \vga_inst|H_Cont [7] & ( (\vga_inst|VGA_BLANK_N~2_combout  & (!\vga_inst|V_Cont [10] & (!\vga_inst|V_Cont [9] & !\vga_inst|V_Cont[8]~DUPLICATE_q ))) ) )

	.dataa(!\vga_inst|VGA_BLANK_N~2_combout ),
	.datab(!\vga_inst|V_Cont [10]),
	.datac(!\vga_inst|V_Cont [9]),
	.datad(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_inst|H_Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_r[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_r[7]~7 .extended_lut = "off";
defparam \vga_inst|display_r[7]~7 .lut_mask = 64'h0000000040004000;
defparam \vga_inst|display_r[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N58
dffeas \vga_inst|VGA_R[7] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_r[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|VGA_BLANK_N~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_R[7] .is_wysiwyg = "true";
defparam \vga_inst|VGA_R[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N48
cyclonev_lcell_comb \vga_inst|display_g[0]~0 (
// Equation(s):
// \vga_inst|display_g[0]~0_combout  = ( \vga_inst|V_Cont [9] & ( \vga_inst|V_Cont[8]~DUPLICATE_q  ) ) # ( !\vga_inst|V_Cont [9] & ( \vga_inst|V_Cont[8]~DUPLICATE_q  ) ) # ( \vga_inst|V_Cont [9] & ( !\vga_inst|V_Cont[8]~DUPLICATE_q  ) ) # ( !\vga_inst|V_Cont 
// [9] & ( !\vga_inst|V_Cont[8]~DUPLICATE_q  & ( ((!\vga_inst|VGA_BLANK_N~2_combout ) # (\vga_inst|V_Cont [0])) # (\vga_inst|V_Cont [10]) ) ) )

	.dataa(!\vga_inst|V_Cont [10]),
	.datab(!\vga_inst|V_Cont [0]),
	.datac(!\vga_inst|VGA_BLANK_N~2_combout ),
	.datad(gnd),
	.datae(!\vga_inst|V_Cont [9]),
	.dataf(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_g[0]~0 .extended_lut = "off";
defparam \vga_inst|display_g[0]~0 .lut_mask = 64'hF7F7FFFFFFFFFFFF;
defparam \vga_inst|display_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N49
dffeas \vga_inst|VGA_G[0] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|VGA_BLANK_N~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_G[0] .is_wysiwyg = "true";
defparam \vga_inst|VGA_G[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N57
cyclonev_lcell_comb \vga_inst|display_g[1]~1 (
// Equation(s):
// \vga_inst|display_g[1]~1_combout  = ( \vga_inst|VGA_BLANK_N~2_combout  & ( !\vga_inst|V_Cont [10] & ( (!\vga_inst|V_Cont[8]~DUPLICATE_q  & (\vga_inst|V_Cont [1] & !\vga_inst|V_Cont [9])) ) ) )

	.dataa(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datab(!\vga_inst|V_Cont [1]),
	.datac(!\vga_inst|V_Cont [9]),
	.datad(gnd),
	.datae(!\vga_inst|VGA_BLANK_N~2_combout ),
	.dataf(!\vga_inst|V_Cont [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_g[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_g[1]~1 .extended_lut = "off";
defparam \vga_inst|display_g[1]~1 .lut_mask = 64'h0000202000000000;
defparam \vga_inst|display_g[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N58
dffeas \vga_inst|VGA_G[1] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_g[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|VGA_BLANK_N~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_G[1] .is_wysiwyg = "true";
defparam \vga_inst|VGA_G[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N30
cyclonev_lcell_comb \vga_inst|display_g[2]~2 (
// Equation(s):
// \vga_inst|display_g[2]~2_combout  = ( \vga_inst|V_Cont [2] & ( !\vga_inst|V_Cont [10] & ( (!\vga_inst|V_Cont[8]~DUPLICATE_q  & (\vga_inst|VGA_BLANK_N~2_combout  & !\vga_inst|V_Cont [9])) ) ) )

	.dataa(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_inst|VGA_BLANK_N~2_combout ),
	.datad(!\vga_inst|V_Cont [9]),
	.datae(!\vga_inst|V_Cont [2]),
	.dataf(!\vga_inst|V_Cont [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_g[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_g[2]~2 .extended_lut = "off";
defparam \vga_inst|display_g[2]~2 .lut_mask = 64'h00000A0000000000;
defparam \vga_inst|display_g[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N31
dffeas \vga_inst|VGA_G[2] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_g[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|VGA_BLANK_N~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_G[2] .is_wysiwyg = "true";
defparam \vga_inst|VGA_G[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N36
cyclonev_lcell_comb \vga_inst|display_g[3]~3 (
// Equation(s):
// \vga_inst|display_g[3]~3_combout  = ( \vga_inst|V_Cont[3]~DUPLICATE_q  & ( !\vga_inst|V_Cont [10] & ( (!\vga_inst|V_Cont[8]~DUPLICATE_q  & (\vga_inst|VGA_BLANK_N~2_combout  & !\vga_inst|V_Cont [9])) ) ) )

	.dataa(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_inst|VGA_BLANK_N~2_combout ),
	.datad(!\vga_inst|V_Cont [9]),
	.datae(!\vga_inst|V_Cont[3]~DUPLICATE_q ),
	.dataf(!\vga_inst|V_Cont [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_g[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_g[3]~3 .extended_lut = "off";
defparam \vga_inst|display_g[3]~3 .lut_mask = 64'h00000A0000000000;
defparam \vga_inst|display_g[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N37
dffeas \vga_inst|VGA_G[3] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_g[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|VGA_BLANK_N~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_G[3] .is_wysiwyg = "true";
defparam \vga_inst|VGA_G[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N27
cyclonev_lcell_comb \vga_inst|display_g[4]~4 (
// Equation(s):
// \vga_inst|display_g[4]~4_combout  = ( \vga_inst|V_Cont [4] & ( !\vga_inst|V_Cont [10] & ( (!\vga_inst|V_Cont[8]~DUPLICATE_q  & (!\vga_inst|V_Cont [9] & \vga_inst|VGA_BLANK_N~2_combout )) ) ) )

	.dataa(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_inst|V_Cont [9]),
	.datad(!\vga_inst|VGA_BLANK_N~2_combout ),
	.datae(!\vga_inst|V_Cont [4]),
	.dataf(!\vga_inst|V_Cont [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_g[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_g[4]~4 .extended_lut = "off";
defparam \vga_inst|display_g[4]~4 .lut_mask = 64'h000000A000000000;
defparam \vga_inst|display_g[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N28
dffeas \vga_inst|VGA_G[4] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_g[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|VGA_BLANK_N~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_G[4] .is_wysiwyg = "true";
defparam \vga_inst|VGA_G[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N33
cyclonev_lcell_comb \vga_inst|display_g[5]~5 (
// Equation(s):
// \vga_inst|display_g[5]~5_combout  = ( \vga_inst|VGA_BLANK_N~2_combout  & ( !\vga_inst|V_Cont[8]~DUPLICATE_q  & ( (!\vga_inst|V_Cont [10] & (\vga_inst|V_Cont[5]~DUPLICATE_q  & !\vga_inst|V_Cont [9])) ) ) )

	.dataa(gnd),
	.datab(!\vga_inst|V_Cont [10]),
	.datac(!\vga_inst|V_Cont[5]~DUPLICATE_q ),
	.datad(!\vga_inst|V_Cont [9]),
	.datae(!\vga_inst|VGA_BLANK_N~2_combout ),
	.dataf(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_g[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_g[5]~5 .extended_lut = "off";
defparam \vga_inst|display_g[5]~5 .lut_mask = 64'h00000C0000000000;
defparam \vga_inst|display_g[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N34
dffeas \vga_inst|VGA_G[5] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_g[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|VGA_BLANK_N~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_G[5] .is_wysiwyg = "true";
defparam \vga_inst|VGA_G[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N6
cyclonev_lcell_comb \vga_inst|display_g[6]~6 (
// Equation(s):
// \vga_inst|display_g[6]~6_combout  = ( \vga_inst|V_Cont[6]~DUPLICATE_q  & ( !\vga_inst|V_Cont [10] & ( (!\vga_inst|V_Cont[8]~DUPLICATE_q  & (\vga_inst|VGA_BLANK_N~2_combout  & !\vga_inst|V_Cont [9])) ) ) )

	.dataa(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_inst|VGA_BLANK_N~2_combout ),
	.datad(!\vga_inst|V_Cont [9]),
	.datae(!\vga_inst|V_Cont[6]~DUPLICATE_q ),
	.dataf(!\vga_inst|V_Cont [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_g[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_g[6]~6 .extended_lut = "off";
defparam \vga_inst|display_g[6]~6 .lut_mask = 64'h00000A0000000000;
defparam \vga_inst|display_g[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N7
dffeas \vga_inst|VGA_G[6] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_g[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|VGA_BLANK_N~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_G[6] .is_wysiwyg = "true";
defparam \vga_inst|VGA_G[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N15
cyclonev_lcell_comb \vga_inst|display_g[7]~7 (
// Equation(s):
// \vga_inst|display_g[7]~7_combout  = ( !\vga_inst|V_Cont [9] & ( !\vga_inst|V_Cont [10] & ( (!\vga_inst|V_Cont[8]~DUPLICATE_q  & (\vga_inst|VGA_BLANK_N~2_combout  & \vga_inst|V_Cont[7]~DUPLICATE_q )) ) ) )

	.dataa(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_inst|VGA_BLANK_N~2_combout ),
	.datad(!\vga_inst|V_Cont[7]~DUPLICATE_q ),
	.datae(!\vga_inst|V_Cont [9]),
	.dataf(!\vga_inst|V_Cont [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_g[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_g[7]~7 .extended_lut = "off";
defparam \vga_inst|display_g[7]~7 .lut_mask = 64'h000A000000000000;
defparam \vga_inst|display_g[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N16
dffeas \vga_inst|VGA_G[7] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_g[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_inst|VGA_BLANK_N~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_G[7] .is_wysiwyg = "true";
defparam \vga_inst|VGA_G[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N42
cyclonev_lcell_comb \vga_inst|always2~0 (
// Equation(s):
// \vga_inst|always2~0_combout  = ( !\vga_inst|H_Cont [9] & ( !\vga_inst|V_Cont [9] & ( (!\vga_inst|V_Cont [10] & (!\vga_inst|V_Cont[8]~DUPLICATE_q  & (!\vga_inst|H_Cont [8] & !\vga_inst|H_Cont [10]))) ) ) )

	.dataa(!\vga_inst|V_Cont [10]),
	.datab(!\vga_inst|V_Cont[8]~DUPLICATE_q ),
	.datac(!\vga_inst|H_Cont [8]),
	.datad(!\vga_inst|H_Cont [10]),
	.datae(!\vga_inst|H_Cont [9]),
	.dataf(!\vga_inst|V_Cont [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|always2~0 .extended_lut = "off";
defparam \vga_inst|always2~0 .lut_mask = 64'h8000000000000000;
defparam \vga_inst|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N48
cyclonev_lcell_comb \vga_inst|display_b[0]~0 (
// Equation(s):
// \vga_inst|display_b[0]~0_combout  = ( !\vga_inst|always2~0_combout  & ( (!\vga_inst|VGA_BLANK_N~0_combout  & ((!\vga_inst|LessThan1~1_combout ) # ((\vga_inst|V_Cont[5]~DUPLICATE_q  & !\vga_inst|LessThan1~0_combout )))) ) )

	.dataa(!\vga_inst|VGA_BLANK_N~0_combout ),
	.datab(!\vga_inst|V_Cont[5]~DUPLICATE_q ),
	.datac(!\vga_inst|LessThan1~0_combout ),
	.datad(!\vga_inst|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_b[0]~0 .extended_lut = "off";
defparam \vga_inst|display_b[0]~0 .lut_mask = 64'hAA20AA2000000000;
defparam \vga_inst|display_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N16
dffeas \vga_inst|VGA_B[0] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_inst|display_b[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_B[0] .is_wysiwyg = "true";
defparam \vga_inst|VGA_B[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N28
dffeas \vga_inst|VGA_B[1] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_inst|display_b[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_B[1] .is_wysiwyg = "true";
defparam \vga_inst|VGA_B[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N51
cyclonev_lcell_comb \vga_inst|display_b[2]~1 (
// Equation(s):
// \vga_inst|display_b[2]~1_combout  = ( \vga_inst|always2~0_combout  & ( (!\vga_inst|VGA_BLANK_N~0_combout  & ((!\vga_inst|LessThan1~1_combout ) # ((\vga_inst|V_Cont[5]~DUPLICATE_q  & !\vga_inst|LessThan1~0_combout )))) ) )

	.dataa(!\vga_inst|VGA_BLANK_N~0_combout ),
	.datab(!\vga_inst|V_Cont[5]~DUPLICATE_q ),
	.datac(!\vga_inst|LessThan1~0_combout ),
	.datad(!\vga_inst|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(!\vga_inst|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_inst|display_b[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_inst|display_b[2]~1 .extended_lut = "off";
defparam \vga_inst|display_b[2]~1 .lut_mask = 64'h00000000AA20AA20;
defparam \vga_inst|display_b[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N52
dffeas \vga_inst|VGA_B[2] (
	.clk(\alt_clk_spd|pll75_50_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_inst|display_b[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_inst|VGA_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_inst|VGA_B[2] .is_wysiwyg = "true";
defparam \vga_inst|VGA_B[2] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N39
cyclonev_lcell_comb \LEDR[0]~0 (
// Equation(s):
// \LEDR[0]~0_combout  = ( !\vga_inst|VGA_BLANK_N~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_inst|VGA_BLANK_N~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR[0]~0 .extended_lut = "off";
defparam \LEDR[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \LEDR[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N40
dffeas \LEDR[0]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\LEDR[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[0]~reg0 .is_wysiwyg = "true";
defparam \LEDR[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N22
dffeas \LEDR[1]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_inst|VGA_HS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[1]~reg0 .is_wysiwyg = "true";
defparam \LEDR[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N53
dffeas \LEDR[2]~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_inst|VGA_VS~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LEDR[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR[2]~reg0 .is_wysiwyg = "true";
defparam \LEDR[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
