// Seed: 2866385615
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_11 = 32'd68,
    parameter id_2  = 32'd67
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12
);
  output wire id_12;
  input wire _id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output logic [7:0] id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire _id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_12,
      id_6,
      id_5,
      id_10
  );
  assign id_7[1] = id_4;
  assign id_7[-1 : id_2] = 1;
  logic [1 : id_11] id_13;
endmodule
