Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sat May 30 21:10:28 2020
| Host         : Manjaro-Envy running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file VGA_timing_summary_routed.rpt -pb VGA_timing_summary_routed.pb -rpx VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_unit/v_count_reg_reg[10]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.888        0.000                      0                  135        0.085        0.000                      0                  135        3.000        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.888        0.000                      0                  135        0.085        0.000                      0                  135        4.130        0.000                       0                    85  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_x_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 1.064ns (26.225%)  route 2.993ns (73.775%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 7.783 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X4Y47          FDCE                                         r  vga_sync_unit/v_count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  vga_sync_unit/v_count_reg_reg[10]/Q
                         net (fo=22, routed)          1.048     0.628    vga_sync_unit/v_count_reg_reg[10]_0[9]
    SLICE_X6Y48          LUT4 (Prop_lut4_I3_O)        0.153     0.781 f  vga_sync_unit/ball_y_reg[10]_i_6/O
                         net (fo=1, routed)           0.692     1.473    vga_sync_unit/ball_y_reg[10]_i_6_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.331     1.804 f  vga_sync_unit/ball_y_reg[10]_i_3/O
                         net (fo=1, routed)           0.564     2.368    vga_sync_unit/ball_y_reg[10]_i_3_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.492 r  vga_sync_unit/ball_y_reg[10]_i_1/O
                         net (fo=22, routed)          0.689     3.182    graphic_circuit/ball_x_reg_reg[0]_0[0]
    SLICE_X3Y45          FDCE                                         r  graphic_circuit/ball_x_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.519     7.783    graphic_circuit/CLK
    SLICE_X3Y45          FDCE                                         r  graphic_circuit/ball_x_reg_reg[1]/C
                         clock pessimism              0.564     8.347    
                         clock uncertainty           -0.072     8.275    
    SLICE_X3Y45          FDCE (Setup_fdce_C_CE)      -0.205     8.070    graphic_circuit/ball_x_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.070    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_x_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 1.064ns (26.225%)  route 2.993ns (73.775%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 7.783 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X4Y47          FDCE                                         r  vga_sync_unit/v_count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  vga_sync_unit/v_count_reg_reg[10]/Q
                         net (fo=22, routed)          1.048     0.628    vga_sync_unit/v_count_reg_reg[10]_0[9]
    SLICE_X6Y48          LUT4 (Prop_lut4_I3_O)        0.153     0.781 f  vga_sync_unit/ball_y_reg[10]_i_6/O
                         net (fo=1, routed)           0.692     1.473    vga_sync_unit/ball_y_reg[10]_i_6_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.331     1.804 f  vga_sync_unit/ball_y_reg[10]_i_3/O
                         net (fo=1, routed)           0.564     2.368    vga_sync_unit/ball_y_reg[10]_i_3_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.492 r  vga_sync_unit/ball_y_reg[10]_i_1/O
                         net (fo=22, routed)          0.689     3.182    graphic_circuit/ball_x_reg_reg[0]_0[0]
    SLICE_X3Y45          FDCE                                         r  graphic_circuit/ball_x_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.519     7.783    graphic_circuit/CLK
    SLICE_X3Y45          FDCE                                         r  graphic_circuit/ball_x_reg_reg[2]/C
                         clock pessimism              0.564     8.347    
                         clock uncertainty           -0.072     8.275    
    SLICE_X3Y45          FDCE (Setup_fdce_C_CE)      -0.205     8.070    graphic_circuit/ball_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.070    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_x_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 1.064ns (26.225%)  route 2.993ns (73.775%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 7.783 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X4Y47          FDCE                                         r  vga_sync_unit/v_count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  vga_sync_unit/v_count_reg_reg[10]/Q
                         net (fo=22, routed)          1.048     0.628    vga_sync_unit/v_count_reg_reg[10]_0[9]
    SLICE_X6Y48          LUT4 (Prop_lut4_I3_O)        0.153     0.781 f  vga_sync_unit/ball_y_reg[10]_i_6/O
                         net (fo=1, routed)           0.692     1.473    vga_sync_unit/ball_y_reg[10]_i_6_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.331     1.804 f  vga_sync_unit/ball_y_reg[10]_i_3/O
                         net (fo=1, routed)           0.564     2.368    vga_sync_unit/ball_y_reg[10]_i_3_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.492 r  vga_sync_unit/ball_y_reg[10]_i_1/O
                         net (fo=22, routed)          0.689     3.182    graphic_circuit/ball_x_reg_reg[0]_0[0]
    SLICE_X3Y45          FDCE                                         r  graphic_circuit/ball_x_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.519     7.783    graphic_circuit/CLK
    SLICE_X3Y45          FDCE                                         r  graphic_circuit/ball_x_reg_reg[3]/C
                         clock pessimism              0.564     8.347    
                         clock uncertainty           -0.072     8.275    
    SLICE_X3Y45          FDCE (Setup_fdce_C_CE)      -0.205     8.070    graphic_circuit/ball_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.070    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_x_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 1.064ns (26.225%)  route 2.993ns (73.775%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 7.783 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X4Y47          FDCE                                         r  vga_sync_unit/v_count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  vga_sync_unit/v_count_reg_reg[10]/Q
                         net (fo=22, routed)          1.048     0.628    vga_sync_unit/v_count_reg_reg[10]_0[9]
    SLICE_X6Y48          LUT4 (Prop_lut4_I3_O)        0.153     0.781 f  vga_sync_unit/ball_y_reg[10]_i_6/O
                         net (fo=1, routed)           0.692     1.473    vga_sync_unit/ball_y_reg[10]_i_6_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.331     1.804 f  vga_sync_unit/ball_y_reg[10]_i_3/O
                         net (fo=1, routed)           0.564     2.368    vga_sync_unit/ball_y_reg[10]_i_3_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.492 r  vga_sync_unit/ball_y_reg[10]_i_1/O
                         net (fo=22, routed)          0.689     3.182    graphic_circuit/ball_x_reg_reg[0]_0[0]
    SLICE_X3Y45          FDCE                                         r  graphic_circuit/ball_x_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.519     7.783    graphic_circuit/CLK
    SLICE_X3Y45          FDCE                                         r  graphic_circuit/ball_x_reg_reg[4]/C
                         clock pessimism              0.564     8.347    
                         clock uncertainty           -0.072     8.275    
    SLICE_X3Y45          FDCE (Setup_fdce_C_CE)      -0.205     8.070    graphic_circuit/ball_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.070    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_y_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 1.064ns (27.267%)  route 2.838ns (72.733%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 7.771 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X4Y47          FDCE                                         r  vga_sync_unit/v_count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  vga_sync_unit/v_count_reg_reg[10]/Q
                         net (fo=22, routed)          1.048     0.628    vga_sync_unit/v_count_reg_reg[10]_0[9]
    SLICE_X6Y48          LUT4 (Prop_lut4_I3_O)        0.153     0.781 f  vga_sync_unit/ball_y_reg[10]_i_6/O
                         net (fo=1, routed)           0.692     1.473    vga_sync_unit/ball_y_reg[10]_i_6_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.331     1.804 f  vga_sync_unit/ball_y_reg[10]_i_3/O
                         net (fo=1, routed)           0.564     2.368    vga_sync_unit/ball_y_reg[10]_i_3_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.492 r  vga_sync_unit/ball_y_reg[10]_i_1/O
                         net (fo=22, routed)          0.534     3.027    graphic_circuit/ball_x_reg_reg[0]_0[0]
    SLICE_X4Y51          FDCE                                         r  graphic_circuit/ball_y_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.508     7.771    graphic_circuit/CLK
    SLICE_X4Y51          FDCE                                         r  graphic_circuit/ball_y_reg_reg[10]/C
                         clock pessimism              0.484     8.255    
                         clock uncertainty           -0.072     8.183    
    SLICE_X4Y51          FDCE (Setup_fdce_C_CE)      -0.205     7.978    graphic_circuit/ball_y_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -3.027    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 1.064ns (27.267%)  route 2.838ns (72.733%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 7.771 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X4Y47          FDCE                                         r  vga_sync_unit/v_count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  vga_sync_unit/v_count_reg_reg[10]/Q
                         net (fo=22, routed)          1.048     0.628    vga_sync_unit/v_count_reg_reg[10]_0[9]
    SLICE_X6Y48          LUT4 (Prop_lut4_I3_O)        0.153     0.781 f  vga_sync_unit/ball_y_reg[10]_i_6/O
                         net (fo=1, routed)           0.692     1.473    vga_sync_unit/ball_y_reg[10]_i_6_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.331     1.804 f  vga_sync_unit/ball_y_reg[10]_i_3/O
                         net (fo=1, routed)           0.564     2.368    vga_sync_unit/ball_y_reg[10]_i_3_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.492 r  vga_sync_unit/ball_y_reg[10]_i_1/O
                         net (fo=22, routed)          0.534     3.027    graphic_circuit/ball_x_reg_reg[0]_0[0]
    SLICE_X4Y51          FDCE                                         r  graphic_circuit/ball_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.508     7.771    graphic_circuit/CLK
    SLICE_X4Y51          FDCE                                         r  graphic_circuit/ball_y_reg_reg[9]/C
                         clock pessimism              0.484     8.255    
                         clock uncertainty           -0.072     8.183    
    SLICE_X4Y51          FDCE (Setup_fdce_C_CE)      -0.205     7.978    graphic_circuit/ball_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -3.027    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_x_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.064ns (26.880%)  route 2.894ns (73.120%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 7.781 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X4Y47          FDCE                                         r  vga_sync_unit/v_count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  vga_sync_unit/v_count_reg_reg[10]/Q
                         net (fo=22, routed)          1.048     0.628    vga_sync_unit/v_count_reg_reg[10]_0[9]
    SLICE_X6Y48          LUT4 (Prop_lut4_I3_O)        0.153     0.781 f  vga_sync_unit/ball_y_reg[10]_i_6/O
                         net (fo=1, routed)           0.692     1.473    vga_sync_unit/ball_y_reg[10]_i_6_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.331     1.804 f  vga_sync_unit/ball_y_reg[10]_i_3/O
                         net (fo=1, routed)           0.564     2.368    vga_sync_unit/ball_y_reg[10]_i_3_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.492 r  vga_sync_unit/ball_y_reg[10]_i_1/O
                         net (fo=22, routed)          0.590     3.083    graphic_circuit/ball_x_reg_reg[0]_0[0]
    SLICE_X5Y46          FDCE                                         r  graphic_circuit/ball_x_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.517     7.781    graphic_circuit/CLK
    SLICE_X5Y46          FDCE                                         r  graphic_circuit/ball_x_reg_reg[0]/C
                         clock pessimism              0.577     8.358    
                         clock uncertainty           -0.072     8.286    
    SLICE_X5Y46          FDCE (Setup_fdce_C_CE)      -0.205     8.081    graphic_circuit/ball_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.081    
                         arrival time                          -3.083    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_x_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 1.064ns (27.168%)  route 2.852ns (72.832%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 7.783 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X4Y47          FDCE                                         r  vga_sync_unit/v_count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  vga_sync_unit/v_count_reg_reg[10]/Q
                         net (fo=22, routed)          1.048     0.628    vga_sync_unit/v_count_reg_reg[10]_0[9]
    SLICE_X6Y48          LUT4 (Prop_lut4_I3_O)        0.153     0.781 f  vga_sync_unit/ball_y_reg[10]_i_6/O
                         net (fo=1, routed)           0.692     1.473    vga_sync_unit/ball_y_reg[10]_i_6_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.331     1.804 f  vga_sync_unit/ball_y_reg[10]_i_3/O
                         net (fo=1, routed)           0.564     2.368    vga_sync_unit/ball_y_reg[10]_i_3_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.492 r  vga_sync_unit/ball_y_reg[10]_i_1/O
                         net (fo=22, routed)          0.548     3.041    graphic_circuit/ball_x_reg_reg[0]_0[0]
    SLICE_X3Y46          FDCE                                         r  graphic_circuit/ball_x_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.519     7.783    graphic_circuit/CLK
    SLICE_X3Y46          FDCE                                         r  graphic_circuit/ball_x_reg_reg[5]/C
                         clock pessimism              0.564     8.347    
                         clock uncertainty           -0.072     8.275    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205     8.070    graphic_circuit/ball_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.070    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_x_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 1.064ns (27.168%)  route 2.852ns (72.832%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 7.783 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X4Y47          FDCE                                         r  vga_sync_unit/v_count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  vga_sync_unit/v_count_reg_reg[10]/Q
                         net (fo=22, routed)          1.048     0.628    vga_sync_unit/v_count_reg_reg[10]_0[9]
    SLICE_X6Y48          LUT4 (Prop_lut4_I3_O)        0.153     0.781 f  vga_sync_unit/ball_y_reg[10]_i_6/O
                         net (fo=1, routed)           0.692     1.473    vga_sync_unit/ball_y_reg[10]_i_6_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.331     1.804 f  vga_sync_unit/ball_y_reg[10]_i_3/O
                         net (fo=1, routed)           0.564     2.368    vga_sync_unit/ball_y_reg[10]_i_3_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.492 r  vga_sync_unit/ball_y_reg[10]_i_1/O
                         net (fo=22, routed)          0.548     3.041    graphic_circuit/ball_x_reg_reg[0]_0[0]
    SLICE_X3Y46          FDCE                                         r  graphic_circuit/ball_x_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.519     7.783    graphic_circuit/CLK
    SLICE_X3Y46          FDCE                                         r  graphic_circuit/ball_x_reg_reg[6]/C
                         clock pessimism              0.564     8.347    
                         clock uncertainty           -0.072     8.275    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205     8.070    graphic_circuit/ball_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.070    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_x_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 1.064ns (27.168%)  route 2.852ns (72.832%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 7.783 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.636    -0.876    vga_sync_unit/CLK
    SLICE_X4Y47          FDCE                                         r  vga_sync_unit/v_count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  vga_sync_unit/v_count_reg_reg[10]/Q
                         net (fo=22, routed)          1.048     0.628    vga_sync_unit/v_count_reg_reg[10]_0[9]
    SLICE_X6Y48          LUT4 (Prop_lut4_I3_O)        0.153     0.781 f  vga_sync_unit/ball_y_reg[10]_i_6/O
                         net (fo=1, routed)           0.692     1.473    vga_sync_unit/ball_y_reg[10]_i_6_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.331     1.804 f  vga_sync_unit/ball_y_reg[10]_i_3/O
                         net (fo=1, routed)           0.564     2.368    vga_sync_unit/ball_y_reg[10]_i_3_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     2.492 r  vga_sync_unit/ball_y_reg[10]_i_1/O
                         net (fo=22, routed)          0.548     3.041    graphic_circuit/ball_x_reg_reg[0]_0[0]
    SLICE_X3Y46          FDCE                                         r  graphic_circuit/ball_x_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    11.809    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.592 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.173    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.264 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          1.519     7.783    graphic_circuit/CLK
    SLICE_X3Y46          FDCE                                         r  graphic_circuit/ball_x_reg_reg[7]/C
                         clock pessimism              0.564     8.347    
                         clock uncertainty           -0.072     8.275    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205     8.070    graphic_circuit/ball_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.070    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  5.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 graphic_circuit/ball_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_y_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.342ns (74.485%)  route 0.117ns (25.515%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.594    -0.587    graphic_circuit/CLK
    SLICE_X4Y49          FDCE                                         r  graphic_circuit/ball_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  graphic_circuit/ball_y_reg_reg[2]/Q
                         net (fo=12, routed)          0.116    -0.330    graphic_circuit/Q[2]
    SLICE_X4Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.183 r  graphic_circuit/ball_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.182    graphic_circuit/ball_y_reg0_carry_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.128 r  graphic_circuit/ball_y_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.128    graphic_circuit/ball_y_reg0[5]
    SLICE_X4Y50          FDCE                                         r  graphic_circuit/ball_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.863    -0.827    graphic_circuit/CLK
    SLICE_X4Y50          FDCE                                         r  graphic_circuit/ball_y_reg_reg[5]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.105    -0.213    graphic_circuit/ball_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 graphic_circuit/ball_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_y_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.353ns (75.082%)  route 0.117ns (24.918%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.594    -0.587    graphic_circuit/CLK
    SLICE_X4Y49          FDCE                                         r  graphic_circuit/ball_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  graphic_circuit/ball_y_reg_reg[2]/Q
                         net (fo=12, routed)          0.116    -0.330    graphic_circuit/Q[2]
    SLICE_X4Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.183 r  graphic_circuit/ball_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.182    graphic_circuit/ball_y_reg0_carry_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.117 r  graphic_circuit/ball_y_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.117    graphic_circuit/ball_y_reg0[7]
    SLICE_X4Y50          FDCE                                         r  graphic_circuit/ball_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.863    -0.827    graphic_circuit/CLK
    SLICE_X4Y50          FDCE                                         r  graphic_circuit/ball_y_reg_reg[7]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.105    -0.213    graphic_circuit/ball_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 graphic_circuit/ball_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.378ns (76.340%)  route 0.117ns (23.660%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.594    -0.587    graphic_circuit/CLK
    SLICE_X4Y49          FDCE                                         r  graphic_circuit/ball_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  graphic_circuit/ball_y_reg_reg[2]/Q
                         net (fo=12, routed)          0.116    -0.330    graphic_circuit/Q[2]
    SLICE_X4Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.183 r  graphic_circuit/ball_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.182    graphic_circuit/ball_y_reg0_carry_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.092 r  graphic_circuit/ball_y_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.092    graphic_circuit/ball_y_reg0[6]
    SLICE_X4Y50          FDCE                                         r  graphic_circuit/ball_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.863    -0.827    graphic_circuit/CLK
    SLICE_X4Y50          FDCE                                         r  graphic_circuit/ball_y_reg_reg[6]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.105    -0.213    graphic_circuit/ball_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 graphic_circuit/ball_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.378ns (76.340%)  route 0.117ns (23.660%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.594    -0.587    graphic_circuit/CLK
    SLICE_X4Y49          FDCE                                         r  graphic_circuit/ball_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  graphic_circuit/ball_y_reg_reg[2]/Q
                         net (fo=12, routed)          0.116    -0.330    graphic_circuit/Q[2]
    SLICE_X4Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.183 r  graphic_circuit/ball_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.182    graphic_circuit/ball_y_reg0_carry_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.092 r  graphic_circuit/ball_y_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.092    graphic_circuit/ball_y_reg0[8]
    SLICE_X4Y50          FDCE                                         r  graphic_circuit/ball_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.863    -0.827    graphic_circuit/CLK
    SLICE_X4Y50          FDCE                                         r  graphic_circuit/ball_y_reg_reg[8]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.105    -0.213    graphic_circuit/ball_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 graphic_circuit/ball_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.381ns (76.482%)  route 0.117ns (23.518%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.594    -0.587    graphic_circuit/CLK
    SLICE_X4Y49          FDCE                                         r  graphic_circuit/ball_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  graphic_circuit/ball_y_reg_reg[2]/Q
                         net (fo=12, routed)          0.116    -0.330    graphic_circuit/Q[2]
    SLICE_X4Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.183 r  graphic_circuit/ball_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.182    graphic_circuit/ball_y_reg0_carry_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.143 r  graphic_circuit/ball_y_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.143    graphic_circuit/ball_y_reg0_carry__0_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.089 r  graphic_circuit/ball_y_reg0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.089    graphic_circuit/ball_y_reg0[9]
    SLICE_X4Y51          FDCE                                         r  graphic_circuit/ball_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.863    -0.827    graphic_circuit/CLK
    SLICE_X4Y51          FDCE                                         r  graphic_circuit/ball_y_reg_reg[9]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X4Y51          FDCE (Hold_fdce_C_D)         0.105    -0.213    graphic_circuit/ball_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_next_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/h_count_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.955%)  route 0.070ns (33.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.595    -0.586    vga_sync_unit/CLK
    SLICE_X1Y44          FDRE                                         r  vga_sync_unit/h_count_next_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  vga_sync_unit/h_count_next_reg[10]/Q
                         net (fo=2, routed)           0.070    -0.376    vga_sync_unit/h_count_next_reg[10]
    SLICE_X0Y44          FDCE                                         r  vga_sync_unit/h_count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.866    -0.824    vga_sync_unit/CLK
    SLICE_X0Y44          FDCE                                         r  vga_sync_unit/h_count_reg_reg[10]/C
                         clock pessimism              0.250    -0.573    
    SLICE_X0Y44          FDCE (Hold_fdce_C_D)         0.046    -0.527    vga_sync_unit/h_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 graphic_circuit/ball_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/ball_y_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.417ns (78.067%)  route 0.117ns (21.933%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.594    -0.587    graphic_circuit/CLK
    SLICE_X4Y49          FDCE                                         r  graphic_circuit/ball_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  graphic_circuit/ball_y_reg_reg[2]/Q
                         net (fo=12, routed)          0.116    -0.330    graphic_circuit/Q[2]
    SLICE_X4Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.183 r  graphic_circuit/ball_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.182    graphic_circuit/ball_y_reg0_carry_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.143 r  graphic_circuit/ball_y_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.143    graphic_circuit/ball_y_reg0_carry__0_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.053 r  graphic_circuit/ball_y_reg0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.053    graphic_circuit/ball_y_reg0[10]
    SLICE_X4Y51          FDCE                                         r  graphic_circuit/ball_y_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.863    -0.827    graphic_circuit/CLK
    SLICE_X4Y51          FDCE                                         r  graphic_circuit/ball_y_reg_reg[10]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X4Y51          FDCE (Hold_fdce_C_D)         0.105    -0.213    graphic_circuit/ball_y_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.592%)  route 0.073ns (36.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.595    -0.586    vga_sync_unit/CLK
    SLICE_X1Y44          FDRE                                         r  vga_sync_unit/h_count_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  vga_sync_unit/h_count_next_reg[7]/Q
                         net (fo=5, routed)           0.073    -0.385    vga_sync_unit/h_count_next_reg[7]
    SLICE_X0Y44          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.866    -0.824    vga_sync_unit/CLK
    SLICE_X0Y44          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
                         clock pessimism              0.250    -0.573    
    SLICE_X0Y44          FDCE (Hold_fdce_C_D)         0.016    -0.557    vga_sync_unit/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_sync_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_sync_unit/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.595    -0.586    vga_sync_unit/CLK
    SLICE_X1Y45          FDRE                                         r  vga_sync_unit/h_sync_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  vga_sync_unit/h_sync_next_reg/Q
                         net (fo=1, routed)           0.122    -0.323    vga_sync_unit/h_sync_next
    SLICE_X0Y45          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.866    -0.824    vga_sync_unit/CLK
    SLICE_X0Y45          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
                         clock pessimism              0.250    -0.573    
    SLICE_X0Y45          FDCE (Hold_fdce_C_D)         0.070    -0.503    vga_sync_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 graphic_circuit/rgb_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            graphic_circuit/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.596    -0.585    graphic_circuit/CLK
    SLICE_X2Y48          FDRE                                         r  graphic_circuit/rgb_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.148    -0.437 r  graphic_circuit/rgb_next_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.378    vga_sync_unit/rgb_reg_reg[2][1]
    SLICE_X2Y48          LUT5 (Prop_lut5_I4_O)        0.098    -0.280 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    graphic_circuit/D[1]
    SLICE_X2Y48          FDRE                                         r  graphic_circuit/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clok_108Mhz/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clok_108Mhz/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clok_108Mhz/U0/clkout1_buf/O
                         net (fo=83, routed)          0.867    -0.823    graphic_circuit/CLK
    SLICE_X2Y48          FDRE                                         r  graphic_circuit/rgb_reg_reg[1]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.120    -0.465    graphic_circuit/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    clok_108Mhz/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X5Y46      graphic_circuit/ball_x_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y47      graphic_circuit/ball_x_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y45      graphic_circuit/ball_x_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y45      graphic_circuit/ball_x_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y45      graphic_circuit/ball_x_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y45      graphic_circuit/ball_x_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y46      graphic_circuit/ball_x_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         9.259       8.259      SLICE_X3Y46      graphic_circuit/ball_x_reg_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X3Y47      graphic_circuit/ball_x_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X3Y47      graphic_circuit/ball_x_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X3Y45      graphic_circuit/ball_x_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X3Y45      graphic_circuit/ball_x_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X3Y45      graphic_circuit/ball_x_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X3Y45      graphic_circuit/ball_x_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X3Y46      graphic_circuit/ball_x_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X3Y46      graphic_circuit/ball_x_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X3Y46      graphic_circuit/ball_x_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X3Y46      graphic_circuit/ball_x_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X4Y51      graphic_circuit/ball_y_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X4Y50      graphic_circuit/ball_y_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X4Y50      graphic_circuit/ball_y_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X4Y50      graphic_circuit/ball_y_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X4Y50      graphic_circuit/ball_y_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X4Y51      graphic_circuit/ball_y_reg_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X5Y46      graphic_circuit/ball_x_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X3Y47      graphic_circuit/ball_x_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X3Y47      graphic_circuit/ball_x_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X3Y45      graphic_circuit/ball_x_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clok_108Mhz/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clok_108Mhz/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clok_108Mhz/U0/mmcm_adv_inst/CLKFBOUT



