

================================================================
== Vivado HLS Report for 'sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s'
================================================================
* Date:           Wed Feb 28 00:42:21 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.146 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      146|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        1|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|        9|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|      0|        3|      155|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sigmoid_table1_U  |sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s_sigmoid_tabbkb  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                                                  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln116_1_fu_164_p2             |     +    |      0|  0|  14|          10|          14|
    |index_fu_158_p2                   |     +    |      0|  0|  15|          10|          15|
    |ret_V_fu_132_p2                   |     +    |      0|  0|  15|           1|          15|
    |icmp_ln119_fu_200_p2              |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln851_fu_126_p2              |   icmp   |      0|  0|  13|          10|           1|
    |p_Result_s_fu_108_p2              |   icmp   |      0|  0|  20|          28|           5|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |select_ln117_fu_178_p3            |  select  |      0|  0|  14|           1|           1|
    |select_ln119_fu_206_p3            |  select  |      0|  0|  10|           1|           2|
    |select_ln850_fu_146_p3            |  select  |      0|  0|  15|           1|          15|
    |select_ln851_fu_138_p3            |  select  |      0|  0|  15|           1|          15|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 146|          70|          88|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------+----+-----------+-----+-----------+
    |   Name  | LUT| Input Size| Bits| Total Bits|
    +---------+----+-----------+-----+-----------+
    |ap_done  |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+
    |Total    |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+--------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> | return value |
|ap_start      |  in |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> | return value |
|ap_done       | out |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> | return value |
|ap_continue   |  in |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> | return value |
|ap_idle       | out |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> | return value |
|ap_ready      | out |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> | return value |
|data_V_read   |  in |   18|   ap_none  |                                  data_V_read                                 |    scalar    |
|res_V         | out |   18|   ap_vld   |                                     res_V                                    |    pointer   |
|res_V_ap_vld  | out |    1|   ap_vld   |                                     res_V                                    |    pointer   |
+--------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_V_read)" [firmware/nnet_utils/nnet_activation.h:95]   --->   Operation 3 'read' 'data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%r_V = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %data_V_read_1, i10 0)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 4 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_PartSelect.i14.i18.i32.i32(i18 %data_V_read_1, i32 4, i32 17)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 5 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln835 = sext i14 %tmp to i15" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 6 'sext' 'sext_ln835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.81ns)   --->   "%p_Result_s = icmp slt i28 %r_V, -15" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 7 'icmp' 'p_Result_s' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i18 %data_V_read_1 to i4" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 8 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_4 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln851, i6 0)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 9 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.60ns)   --->   "%icmp_ln851 = icmp eq i10 %p_Result_4, 0" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 10 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.55ns)   --->   "%ret_V = add i15 1, %sext_ln835" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 11 'add' 'ret_V' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i15 %sext_ln835, i15 %ret_V" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 12 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %p_Result_s, i15 %select_ln851, i15 %sext_ln835" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 13 'select' 'select_ln850' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i15 %select_ln850 to i14" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 14 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.58ns)   --->   "%index = add i15 512, %select_ln850" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 15 'add' 'index' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.55ns)   --->   "%add_ln116_1 = add i14 512, %trunc_ln116" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 16 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %index, i32 14)" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 17 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.34ns)   --->   "%select_ln117 = select i1 %tmp_59, i14 0, i14 %add_ln116_1" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 18 'select' 'select_ln117' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i14 %select_ln117 to i10" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 19 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_60 = call i4 @_ssdm_op_PartSelect.i4.i14.i32.i32(i14 %select_ln117, i32 10, i32 13)" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 20 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.65ns)   --->   "%icmp_ln119 = icmp ne i4 %tmp_60, 0" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 21 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.30ns)   --->   "%select_ln119 = select i1 %icmp_ln119, i10 -1, i10 %trunc_ln117" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 22 'select' 'select_ln119' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i10 %select_ln119 to i64" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 23 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sigmoid_table1_addr = getelementptr [1024 x i10]* @sigmoid_table1, i64 0, i64 %zext_ln121" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 24 'getelementptr' 'sigmoid_table1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.15ns)   --->   "%sigmoid_table1_load = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 25 'load' 'sigmoid_table1_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_activation.h:109]   --->   Operation 26 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (1.15ns)   --->   "%sigmoid_table1_load = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 27 'load' 'sigmoid_table1_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i10 %sigmoid_table1_load to i18" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 28 'zext' 'zext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %res_V, i18 %zext_ln121_1)" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 29 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:123]   --->   Operation 30 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sigmoid_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_1       (read          ) [ 000]
r_V                 (bitconcatenate) [ 000]
tmp                 (partselect    ) [ 000]
sext_ln835          (sext          ) [ 000]
p_Result_s          (icmp          ) [ 000]
trunc_ln851         (trunc         ) [ 000]
p_Result_4          (bitconcatenate) [ 000]
icmp_ln851          (icmp          ) [ 000]
ret_V               (add           ) [ 000]
select_ln851        (select        ) [ 000]
select_ln850        (select        ) [ 000]
trunc_ln116         (trunc         ) [ 000]
index               (add           ) [ 000]
add_ln116_1         (add           ) [ 000]
tmp_59              (bitselect     ) [ 000]
select_ln117        (select        ) [ 000]
trunc_ln117         (trunc         ) [ 000]
tmp_60              (partselect    ) [ 000]
icmp_ln119          (icmp          ) [ 000]
select_ln119        (select        ) [ 000]
zext_ln121          (zext          ) [ 000]
sigmoid_table1_addr (getelementptr ) [ 011]
specpipeline_ln109  (specpipeline  ) [ 000]
sigmoid_table1_load (load          ) [ 000]
zext_ln121_1        (zext          ) [ 000]
write_ln121         (write         ) [ 000]
ret_ln123           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sigmoid_table1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i18.i10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="data_V_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="18" slack="0"/>
<pin id="62" dir="0" index="1" bw="18" slack="0"/>
<pin id="63" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln121_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="18" slack="0"/>
<pin id="69" dir="0" index="2" bw="10" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln121/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="sigmoid_table1_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="10" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="10" slack="0"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigmoid_table1_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sigmoid_table1_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="r_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="28" slack="0"/>
<pin id="88" dir="0" index="1" bw="18" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="0" index="1" bw="18" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="0" index="3" bw="6" slack="0"/>
<pin id="99" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln835_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="14" slack="0"/>
<pin id="106" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln835/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_Result_s_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="28" slack="0"/>
<pin id="110" dir="0" index="1" bw="28" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln851_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="18" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_Result_4_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln851_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="10" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ret_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="14" slack="0"/>
<pin id="135" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="select_ln851_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="15" slack="0"/>
<pin id="141" dir="0" index="2" bw="15" slack="0"/>
<pin id="142" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln851/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="select_ln850_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="15" slack="0"/>
<pin id="149" dir="0" index="2" bw="15" slack="0"/>
<pin id="150" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln850/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln116_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="15" slack="0"/>
<pin id="156" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="index_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="15" slack="0"/>
<pin id="161" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln116_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="0" index="1" bw="14" slack="0"/>
<pin id="167" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_59_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="15" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="select_ln117_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="14" slack="0"/>
<pin id="181" dir="0" index="2" bw="14" slack="0"/>
<pin id="182" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln117_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="14" slack="0"/>
<pin id="188" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_60_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="14" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="0" index="3" bw="5" slack="0"/>
<pin id="195" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_60/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln119_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln119_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="10" slack="0"/>
<pin id="209" dir="0" index="2" bw="10" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln119/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln121_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln121_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_1/2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="sigmoid_table1_addr_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="1"/>
<pin id="226" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sigmoid_table1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="58" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="46" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="60" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="60" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="107"><net_src comp="94" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="86" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="60" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="104" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="126" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="104" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="132" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="108" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="138" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="104" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="146" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="154" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="158" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="164" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="178" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="204"><net_src comp="190" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="186" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="222"><net_src comp="80" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="227"><net_src comp="73" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="80" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_read | {}
	Port: res_V | {2 }
	Port: sigmoid_table1 | {}
 - Input state : 
	Port: sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> : data_V_read | {1 }
	Port: sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> : res_V | {}
	Port: sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6> : sigmoid_table1 | {1 2 }
  - Chain level:
	State 1
		sext_ln835 : 1
		p_Result_s : 1
		p_Result_4 : 1
		icmp_ln851 : 2
		ret_V : 2
		select_ln851 : 3
		select_ln850 : 4
		trunc_ln116 : 5
		index : 5
		add_ln116_1 : 6
		tmp_59 : 6
		select_ln117 : 7
		trunc_ln117 : 8
		tmp_60 : 8
		icmp_ln119 : 9
		select_ln119 : 10
		zext_ln121 : 11
		sigmoid_table1_addr : 12
		sigmoid_table1_load : 13
	State 2
		zext_ln121_1 : 1
		write_ln121 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    select_ln851_fu_138   |    0    |    15   |
|  select  |    select_ln850_fu_146   |    0    |    15   |
|          |    select_ln117_fu_178   |    0    |    14   |
|          |    select_ln119_fu_206   |    0    |    10   |
|----------|--------------------------|---------|---------|
|          |       ret_V_fu_132       |    0    |    14   |
|    add   |       index_fu_158       |    0    |    15   |
|          |    add_ln116_1_fu_164    |    0    |    14   |
|----------|--------------------------|---------|---------|
|          |     p_Result_s_fu_108    |    0    |    20   |
|   icmp   |     icmp_ln851_fu_126    |    0    |    13   |
|          |     icmp_ln119_fu_200    |    0    |    9    |
|----------|--------------------------|---------|---------|
|   read   | data_V_read_1_read_fu_60 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln121_write_fu_66 |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|         r_V_fu_86        |    0    |    0    |
|          |     p_Result_4_fu_118    |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|         tmp_fu_94        |    0    |    0    |
|          |       tmp_60_fu_190      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     sext_ln835_fu_104    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln851_fu_114    |    0    |    0    |
|   trunc  |    trunc_ln116_fu_154    |    0    |    0    |
|          |    trunc_ln117_fu_186    |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|       tmp_59_fu_170      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln121_fu_214    |    0    |    0    |
|          |    zext_ln121_1_fu_219   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   139   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|sigmoid_table1_addr_reg_224|   10   |
+---------------------------+--------+
|           Total           |   10   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  0.603  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   139  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   10   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   10   |   148  |
+-----------+--------+--------+--------+
