// j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_phy_wrapper_191_e45pz6a.v

// This file was auto-generated from intel_jesd204c_phy_wrapper_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module j204c_f_rx_tx_ip_intel_jesd204c_0_intel_jesd204c_phy_wrapper_191_e45pz6a #(
		parameter tx_rx                  = 2,
		parameter L                      = 4,
		parameter RECONFIG_ADDRESS_WIDTH = 21,
		parameter bonded_mode            = 0,
		parameter rcp_load_enable        = 0
	) (
		input  wire         j204c_tx_phy_rst_n,                 //                 j204c_tx_phy_rst_n.reset_n
		input  wire         j204c_rx_phy_rst_n,                 //                 j204c_rx_phy_rst_n.reset_n
		input  wire [3:0]   rx_serial_data,                     //                     rx_serial_data.export
		input  wire [3:0]   rx_serial_data_n,                   //                   rx_serial_data_n.export
		input  wire         pll_refclk0,                        //                        pll_refclk0.clk
		input  wire [255:0] txgb_data_out,                      //                      txgb_data_out.export
		output wire [3:0]   tx_ready,                           //                           tx_ready.export
		output wire [3:0]   rx_ready,                           //                           rx_ready.export
		output wire [3:0]   tx_pma_ready,                       //                       tx_pma_ready.export
		output wire [3:0]   rx_pma_ready,                       //                       rx_pma_ready.export
		output wire [3:0]   tx_serial_data,                     //                     tx_serial_data.export
		output wire [3:0]   tx_serial_data_n,                   //                   tx_serial_data_n.export
		output wire [3:0]   rx_is_lockedtodata,                 //                 rx_is_lockedtodata.export
		output wire [255:0] j204c_rx_phy_hip_out_parallel_data, // j204c_rx_phy_hip_out_parallel_data.export
		output wire [0:0]   j204c_txphy_clk,                    //                    j204c_txphy_clk.export
		output wire [3:0]   rx_clkout,                          //                          rx_clkout.export
		output wire [3:0]   tx_fifo_full,                       //                       tx_fifo_full.export
		output wire [3:0]   tx_fifo_empty,                      //                      tx_fifo_empty.export
		output wire [3:0]   rx_fifo_full,                       //                       rx_fifo_full.export
		output wire [3:0]   rx_fifo_empty,                      //                      rx_fifo_empty.export
		input  wire         reconfig_clk,                       //                       reconfig_clk.clk
		input  wire         reconfig_reset,                     //                     reconfig_reset.reset
		input  wire [20:0]  reconfig_address,                   //                           reconfig.address
		input  wire         reconfig_read,                      //                                   .read
		output wire [7:0]   reconfig_readdata,                  //                                   .readdata
		output wire         reconfig_waitrequest,               //                                   .waitrequest
		input  wire         reconfig_write,                     //                                   .write
		input  wire [7:0]   reconfig_writedata                  //                                   .writedata
	);

	wire    [3:0] inst_xcvr_tx_clkout_clk;                                // inst_xcvr:tx_clkout -> phy_adapter_inst:phy_tx_clkout
	wire    [3:0] inst_xcvr_rx_clkout_clk;                                // inst_xcvr:rx_clkout -> phy_adapter_inst:phy_rx_clkout
	wire    [3:0] phy_adapter_inst_phy_tx_reset_tx_reset;                 // phy_adapter_inst:phy_tx_reset -> inst_xcvr:tx_reset
	wire    [3:0] phy_adapter_inst_phy_rx_reset_rx_reset;                 // phy_adapter_inst:phy_rx_reset -> inst_xcvr:rx_reset
	wire    [3:0] phy_adapter_inst_phy_rx_serial_data_rx_serial_data;     // phy_adapter_inst:phy_rx_serial_data -> inst_xcvr:rx_serial_data
	wire    [3:0] phy_adapter_inst_phy_rx_serial_data_n_rx_serial_data_n; // phy_adapter_inst:phy_rx_serial_data_n -> inst_xcvr:rx_serial_data_n
	wire          phy_adapter_inst_phy_pll_refclk0_clk;                   // phy_adapter_inst:phy_pll_refclk0 -> inst_xcvr:pll_refclk0
	wire  [319:0] phy_adapter_inst_phy_tx_parallel_data_tx_parallel_data; // phy_adapter_inst:phy_tx_parallel_data -> inst_xcvr:tx_parallel_data
	wire    [3:0] phy_adapter_inst_phy_tx_coreclkin_clk;                  // phy_adapter_inst:phy_tx_coreclkin -> inst_xcvr:tx_coreclkin
	wire    [3:0] phy_adapter_inst_phy_rx_coreclkin_clk;                  // phy_adapter_inst:phy_rx_coreclkin -> inst_xcvr:rx_coreclkin
	wire    [3:0] inst_xcvr_tx_ready_tx_ready;                            // inst_xcvr:tx_ready -> phy_adapter_inst:phy_tx_ready
	wire    [3:0] inst_xcvr_rx_ready_rx_ready;                            // inst_xcvr:rx_ready -> phy_adapter_inst:phy_rx_ready
	wire    [3:0] inst_xcvr_tx_pma_ready_tx_pma_ready;                    // inst_xcvr:tx_pma_ready -> phy_adapter_inst:phy_tx_pma_ready
	wire    [3:0] inst_xcvr_rx_pma_ready_rx_pma_ready;                    // inst_xcvr:rx_pma_ready -> phy_adapter_inst:phy_rx_pma_ready
	wire    [3:0] inst_xcvr_tx_serial_data_tx_serial_data;                // inst_xcvr:tx_serial_data -> phy_adapter_inst:phy_tx_serial_data
	wire    [3:0] inst_xcvr_tx_serial_data_n_tx_serial_data_n;            // inst_xcvr:tx_serial_data_n -> phy_adapter_inst:phy_tx_serial_data_n
	wire    [3:0] inst_xcvr_rx_is_lockedtodata_rx_is_lockedtodata;        // inst_xcvr:rx_is_lockedtodata -> phy_adapter_inst:phy_rx_is_lockedtodata
	wire  [319:0] inst_xcvr_rx_parallel_data_rx_parallel_data;            // inst_xcvr:rx_parallel_data -> phy_adapter_inst:phy_rx_parallel_data
	wire    [3:0] inst_xcvr_tx_fifo_full_tx_fifo_full;                    // inst_xcvr:tx_fifo_full -> phy_adapter_inst:phy_tx_fifo_full
	wire    [3:0] inst_xcvr_tx_fifo_empty_tx_fifo_empty;                  // inst_xcvr:tx_fifo_empty -> phy_adapter_inst:phy_tx_fifo_empty
	wire    [3:0] inst_xcvr_rx_fifo_full_rx_fifo_full;                    // inst_xcvr:rx_fifo_full -> phy_adapter_inst:phy_rx_fifo_full
	wire    [3:0] inst_xcvr_rx_fifo_empty_rx_fifo_empty;                  // inst_xcvr:rx_fifo_empty -> phy_adapter_inst:phy_rx_fifo_empty
	wire          phy_adapter_inst_phy_reconfig_clk_clk;                  // phy_adapter_inst:phy_reconfig_clk -> inst_xcvr:reconfig_clk
	wire          phy_adapter_inst_phy_reconfig_reset_reset;              // phy_adapter_inst:phy_reconfig_reset -> inst_xcvr:reconfig_reset
	wire    [7:0] inst_xcvr_reconfig_avmm_readdata;                       // inst_xcvr:reconfig_readdata -> phy_adapter_inst:phy_reconfig_avmm_readdata
	wire    [0:0] inst_xcvr_reconfig_avmm_waitrequest;                    // inst_xcvr:reconfig_waitrequest -> phy_adapter_inst:phy_reconfig_avmm_waitrequest
	wire          phy_adapter_inst_phy_reconfig_avmm_read;                // phy_adapter_inst:phy_reconfig_avmm_read -> inst_xcvr:reconfig_read
	wire   [20:0] phy_adapter_inst_phy_reconfig_avmm_address;             // phy_adapter_inst:phy_reconfig_avmm_address -> inst_xcvr:reconfig_address
	wire          phy_adapter_inst_phy_reconfig_avmm_write;               // phy_adapter_inst:phy_reconfig_avmm_write -> inst_xcvr:reconfig_write
	wire    [7:0] phy_adapter_inst_phy_reconfig_avmm_writedata;           // phy_adapter_inst:phy_reconfig_avmm_writedata -> inst_xcvr:reconfig_writedata

	generate
		// If any of the display statements (or deliberately broken
		// instantiations) within this generate block triggers then this module
		// has been instantiated this module with a set of parameters different
		// from those it was generated for.  This will usually result in a
		// non-functioning system.
		if (tx_rx != 2)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					tx_rx_check ( .error(1'b1) );
		end
		if (L != 4)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					l_check ( .error(1'b1) );
		end
		if (RECONFIG_ADDRESS_WIDTH != 21)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					reconfig_address_width_check ( .error(1'b1) );
		end
		if (bonded_mode != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					bonded_mode_check ( .error(1'b1) );
		end
		if (rcp_load_enable != 0)
		begin
		// synthesis translate_off
			initial begin
				$display("Generated module instantiated with wrong parameters");
				$stop;
			end
		// synthesis translate_on
			instantiated_with_wrong_parameters_error_see_comment_above
					rcp_load_enable_check ( .error(1'b1) );
		end
	endgenerate

	j204c_f_rx_tx_ip_intel_jesd204c_0_xcvrnphy_fme_411_cn7cjyi #(
		.hssi_aib_ssm_silicon_rev                                         ("14nm5"),
		.hssi_aibcr_rx_aib_datasel_gr0                                    ("aib_datasel0_setting0"),
		.hssi_aibcr_rx_aib_datasel_gr1                                    ("aib_datasel1_setting0"),
		.hssi_aibcr_rx_aib_datasel_gr2                                    ("aib_datasel2_setting1"),
		.hssi_aibcr_rx_aib_ddrctrl_gr0                                    ("aib_ddr0_setting1"),
		.hssi_aibcr_rx_aib_ddrctrl_gr1                                    ("aib_ddr1_setting1"),
		.hssi_aibcr_rx_aib_iinasyncen                                     ("aib_inasyncen_setting2"),
		.hssi_aibcr_rx_aib_iinclken                                       ("aib_inclken_setting3"),
		.hssi_aibcr_rx_aib_outctrl_gr0                                    ("aib_outen0_setting1"),
		.hssi_aibcr_rx_aib_outctrl_gr1                                    ("aib_outen1_setting1"),
		.hssi_aibcr_rx_aib_outctrl_gr2                                    ("aib_outen2_setting1"),
		.hssi_aibcr_rx_aib_outctrl_gr3                                    ("aib_outen3_setting1"),
		.hssi_aibcr_rx_aib_outndrv_r12                                    ("aib_ndrv12_setting1"),
		.hssi_aibcr_rx_aib_outndrv_r56                                    ("aib_ndrv56_setting1"),
		.hssi_aibcr_rx_aib_outndrv_r78                                    ("aib_ndrv78_setting1"),
		.hssi_aibcr_rx_aib_outpdrv_r12                                    ("aib_pdrv12_setting1"),
		.hssi_aibcr_rx_aib_outpdrv_r56                                    ("aib_pdrv56_setting1"),
		.hssi_aibcr_rx_aib_outpdrv_r78                                    ("aib_pdrv78_setting1"),
		.hssi_aibcr_rx_aib_red_rx_shiften                                 ("aib_red_rx_shift_disable"),
		.hssi_aibcr_rx_aib_rx_clkdiv                                      ("aib_rx_clkdiv_setting1"),
		.hssi_aibcr_rx_aib_rx_dcc_byp                                     ("aib_rx_dcc_byp_disable"),
		.hssi_aibcr_rx_aib_rx_dcc_byp_iocsr_unused                        ("aib_rx_dcc_byp_disable_iocsr_unused"),
		.hssi_aibcr_rx_aib_rx_dcc_cont_cal                                ("aib_rx_dcc_cal_cont"),
		.hssi_aibcr_rx_aib_rx_dcc_cont_cal_iocsr_unused                   ("aib_rx_dcc_cal_single_iocsr_unused"),
		.hssi_aibcr_rx_aib_rx_dcc_dft                                     ("aib_rx_dcc_dft_disable"),
		.hssi_aibcr_rx_aib_rx_dcc_dft_sel                                 ("aib_rx_dcc_dft_mode0"),
		.hssi_aibcr_rx_aib_rx_dcc_dll_entest                              ("aib_rx_dcc_dll_test_disable"),
		.hssi_aibcr_rx_aib_rx_dcc_dy_ctl_static                           ("aib_rx_dcc_dy_ctl_static_setting1"),
		.hssi_aibcr_rx_aib_rx_dcc_dy_ctlsel                               ("aib_rx_dcc_dy_ctlsel_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_en                                      ("aib_rx_dcc_enable"),
		.hssi_aibcr_rx_aib_rx_dcc_en_iocsr_unused                         ("aib_rx_dcc_disable_iocsr_unused"),
		.hssi_aibcr_rx_aib_rx_dcc_manual_dn                               ("aib_rx_dcc_manual_dn0"),
		.hssi_aibcr_rx_aib_rx_dcc_manual_up                               ("aib_rx_dcc_manual_up0"),
		.hssi_aibcr_rx_aib_rx_dcc_rst_prgmnvrt                            ("aib_rx_dcc_st_rst_prgmnvrt_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_core_dn_prgmnvrt                     ("aib_rx_dcc_st_core_dn_prgmnvrt_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_core_up_prgmnvrt                     ("aib_rx_dcc_st_core_up_prgmnvrt_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_core_updnen                          ("aib_rx_dcc_st_core_updnen_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_dftmuxsel                            ("aib_rx_dcc_st_dftmuxsel_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_dly_pst                              ("aib_rx_dcc_st_dly_pst_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_en                                   ("aib_rx_dcc_st_en_setting1"),
		.hssi_aibcr_rx_aib_rx_dcc_st_lockreq_muxsel                       ("aib_rx_dcc_st_lockreq_muxsel_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_new_dll                              ("aib_rx_dcc_new_dll_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_new_dll2                             ("aib_rx_dcc_new_dll2_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_st_rst                                  ("aib_rx_dcc_st_rst_setting0"),
		.hssi_aibcr_rx_aib_rx_dcc_test_clk_pll_en_n                       ("aib_rx_dcc_test_clk_pll_en_n_disable"),
		.hssi_aibcr_rx_aib_rx_halfcode                                    ("aib_rx_halfcode_enable"),
		.hssi_aibcr_rx_aib_rx_selflock                                    ("aib_rx_selflock_enable"),
		.hssi_aibcr_rx_dft_hssitestip_dll_dcc_en                          ("disable_dft"),
		.hssi_aibcr_rx_op_mode                                            ("rx_dcc_enable"),
		.hssi_aibcr_rx_powermode_ac                                       ("rxdatapath_high_speed_pwr"),
		.hssi_aibcr_rx_powermode_dc                                       ("rxdatapath_powerup"),
		.hssi_aibcr_rx_redundancy_en                                      ("disable"),
		.hssi_aibcr_rx_rx_transfer_clk_duty_cycle                         ("rx_trsf_clk_dc_50_50"),
		.hssi_aibcr_rx_rx_transfer_clk_freq                               ("506944444"),
		.hssi_aibcr_rx_rx_transfer_clk_freq_hz                            ("506944444"),
		.hssi_aibcr_rx_sup_mode                                           ("user_mode"),
		.hssi_aibcr_rx_silicon_rev                                        ("10nm6bcr3a"),
		.hssi_aibcr_tx_aib_datasel_gr0                                    ("aib_datasel0_setting0"),
		.hssi_aibcr_tx_aib_datasel_gr1                                    ("aib_datasel1_setting1"),
		.hssi_aibcr_tx_aib_datasel_gr2                                    ("aib_datasel2_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_clkdiv                            ("aib_dllstr_align_clkdiv_setting1"),
		.hssi_aibcr_tx_aib_dllstr_align_dcc_dll_dft_sel                   ("aib_dllstr_align_dcc_dll_dft_sel_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_dft_ch_muxsel                     ("aib_dllstr_align_dft_ch_muxsel_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_dly_pst                           ("aib_dllstr_align_dly_pst_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_dy_ctl_static                     ("aib_dllstr_align_dy_ctl_static_setting1"),
		.hssi_aibcr_tx_aib_dllstr_align_dy_ctlsel                         ("aib_dllstr_align_dy_ctlsel_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_entest                            ("aib_dllstr_align_test_disable"),
		.hssi_aibcr_tx_aib_dllstr_align_halfcode                          ("aib_dllstr_align_halfcode_enable"),
		.hssi_aibcr_tx_aib_dllstr_align_selflock                          ("aib_dllstr_align_selflock_enable"),
		.hssi_aibcr_tx_aib_dllstr_align_st_core_dn_prgmnvrt               ("aib_dllstr_align_st_core_dn_prgmnvrt_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_st_core_up_prgmnvrt               ("aib_dllstr_align_st_core_up_prgmnvrt_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_st_core_updnen                    ("aib_dllstr_align_st_core_updnen_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_st_dftmuxsel                      ("aib_dllstr_align_st_dftmuxsel_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_st_en                             ("aib_dllstr_align_st_en_setting1"),
		.hssi_aibcr_tx_aib_dllstr_align_st_lockreq_muxsel                 ("aib_dllstr_align_st_lockreq_muxsel_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_st_new_dll                        ("aib_dllstr_align_new_dll_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_st_new_dll2                       ("aib_dllstr_align_new_dll2_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_st_rst                            ("aib_dllstr_align_st_rst_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_st_rst_prgmnvrt                   ("aib_dllstr_align_st_rst_prgmnvrt_setting0"),
		.hssi_aibcr_tx_aib_dllstr_align_test_clk_pll_en_n                 ("aib_dllstr_align_test_clk_pll_en_n_disable"),
		.hssi_aibcr_tx_aib_inctrl_gr0                                     ("aib_inctrl0_setting1"),
		.hssi_aibcr_tx_aib_inctrl_gr1                                     ("aib_inctrl1_setting3"),
		.hssi_aibcr_tx_aib_inctrl_gr2                                     ("aib_inctrl2_setting2"),
		.hssi_aibcr_tx_aib_inctrl_gr3                                     ("aib_inctrl3_setting2"),
		.hssi_aibcr_tx_aib_outctrl_gr0                                    ("aib_outen0_setting1"),
		.hssi_aibcr_tx_aib_outctrl_gr1                                    ("aib_outen1_setting1"),
		.hssi_aibcr_tx_aib_outctrl_gr2                                    ("aib_outen2_setting1"),
		.hssi_aibcr_tx_aib_outndrv_r12                                    ("aib_ndrv12_setting1"),
		.hssi_aibcr_tx_aib_outndrv_r34                                    ("aib_ndrv34_setting1"),
		.hssi_aibcr_tx_aib_outndrv_r56                                    ("aib_ndrv56_setting1"),
		.hssi_aibcr_tx_aib_outndrv_r78                                    ("aib_ndrv78_setting1"),
		.hssi_aibcr_tx_aib_outpdrv_r12                                    ("aib_pdrv12_setting1"),
		.hssi_aibcr_tx_aib_outpdrv_r34                                    ("aib_pdrv34_setting1"),
		.hssi_aibcr_tx_aib_outpdrv_r56                                    ("aib_pdrv56_setting1"),
		.hssi_aibcr_tx_aib_outpdrv_r78                                    ("aib_pdrv78_setting1"),
		.hssi_aibcr_tx_aib_red_dirclkn_shiften                            ("aib_red_dirclkn_shift_disable"),
		.hssi_aibcr_tx_aib_red_dirclkp_shiften                            ("aib_red_dirclkp_shift_disable"),
		.hssi_aibcr_tx_aib_red_drx_shiften                                ("aib_red_drx_shift_disable"),
		.hssi_aibcr_tx_aib_red_dtx_shiften                                ("aib_red_dtx_shift_disable"),
		.hssi_aibcr_tx_aib_red_pinp_shiften                               ("aib_red_pinp_shift_disable"),
		.hssi_aibcr_tx_aib_red_rx_shiften                                 ("aib_red_rx_shift_disable"),
		.hssi_aibcr_tx_aib_red_tx_shiften                                 ("aib_red_tx_shift_disable"),
		.hssi_aibcr_tx_aib_red_txferclkout_shiften                        ("aib_red_txferclkout_shift_disable"),
		.hssi_aibcr_tx_aib_red_txferclkoutn_shiften                       ("aib_red_txferclkoutn_shift_disable"),
		.hssi_aibcr_tx_dfd_dll_dcc_en                                     ("disable_dfd"),
		.hssi_aibcr_tx_dft_hssitestip_dll_dcc_en                          ("disable_dft"),
		.hssi_aibcr_tx_op_mode                                            ("tx_dll_enable"),
		.hssi_aibcr_tx_powermode_ac                                       ("txdatapath_high_speed_pwr"),
		.hssi_aibcr_tx_powermode_dc                                       ("txdatapath_powerup"),
		.hssi_aibcr_tx_redundancy_en                                      ("disable"),
		.hssi_aibcr_tx_sup_mode                                           ("user_mode"),
		.hssi_aibcr_tx_tx_transfer_clk_freq                               ("506944444"),
		.hssi_aibcr_tx_tx_transfer_clk_freq_hz                            ("506944444"),
		.hssi_aibcr_tx_silicon_rev                                        ("10nm6bcr3a"),
		.hssi_aibnd_rx_aib_ber_margining_ctrl                             ("aib_ber_margining_setting0"),
		.hssi_aibnd_rx_aib_datasel_gr0                                    ("aib_datasel0_setting0"),
		.hssi_aibnd_rx_aib_datasel_gr1                                    ("aib_datasel1_setting1"),
		.hssi_aibnd_rx_aib_datasel_gr2                                    ("aib_datasel2_setting1"),
		.hssi_aibnd_rx_aib_dllstr_align_clkdiv                            ("aib_dllstr_align_clkdiv_setting1"),
		.hssi_aibnd_rx_aib_dllstr_align_dly_pst                           ("aib_dllstr_align_dly_pst_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_dy_ctl_static                     ("aib_dllstr_align_dy_ctl_static_setting1"),
		.hssi_aibnd_rx_aib_dllstr_align_dy_ctlsel                         ("aib_dllstr_align_dy_ctlsel_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_entest                            ("aib_dllstr_align_test_disable"),
		.hssi_aibnd_rx_aib_dllstr_align_halfcode                          ("aib_dllstr_align_halfcode_enable"),
		.hssi_aibnd_rx_aib_dllstr_align_selflock                          ("aib_dllstr_align_selflock_enable"),
		.hssi_aibnd_rx_aib_dllstr_align_st_core_dn_prgmnvrt               ("aib_dllstr_align_st_core_dn_prgmnvrt_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_st_core_up_prgmnvrt               ("aib_dllstr_align_st_core_up_prgmnvrt_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_st_core_updnen                    ("aib_dllstr_align_st_core_updnen_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_st_dftmuxsel                      ("aib_dllstr_align_st_dftmuxsel_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_st_en                             ("aib_dllstr_align_st_en_setting1"),
		.hssi_aibnd_rx_aib_dllstr_align_st_hps_ctrl_en                    ("aib_dllstr_align_hps_ctrl_en_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_st_lockreq_muxsel                 ("aib_dllstr_align_st_lockreq_muxsel_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_st_new_dll                        ("aib_dllstr_align_new_dll_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_st_rst                            ("aib_dllstr_align_st_rst_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_st_rst_prgmnvrt                   ("aib_dllstr_align_st_rst_prgmnvrt_setting0"),
		.hssi_aibnd_rx_aib_dllstr_align_test_clk_pll_en_n                 ("aib_dllstr_align_test_clk_pll_en_n_disable"),
		.hssi_aibnd_rx_aib_inctrl_gr0                                     ("aib_inctrl0_setting1"),
		.hssi_aibnd_rx_aib_inctrl_gr1                                     ("aib_inctrl1_setting3"),
		.hssi_aibnd_rx_aib_inctrl_gr2                                     ("aib_inctrl2_setting2"),
		.hssi_aibnd_rx_aib_inctrl_gr3                                     ("aib_inctrl3_setting3"),
		.hssi_aibnd_rx_aib_outctrl_gr0                                    ("aib_outen0_setting1"),
		.hssi_aibnd_rx_aib_outctrl_gr1                                    ("aib_outen1_setting1"),
		.hssi_aibnd_rx_aib_outctrl_gr2                                    ("aib_outen2_setting1"),
		.hssi_aibnd_rx_aib_outndrv_r12                                    ("aib_ndrv12_setting2"),
		.hssi_aibnd_rx_aib_outndrv_r34                                    ("aib_ndrv34_setting2"),
		.hssi_aibnd_rx_aib_outndrv_r56                                    ("aib_ndrv56_setting2"),
		.hssi_aibnd_rx_aib_outndrv_r78                                    ("aib_ndrv78_setting2"),
		.hssi_aibnd_rx_aib_outpdrv_r12                                    ("aib_pdrv12_setting2"),
		.hssi_aibnd_rx_aib_outpdrv_r34                                    ("aib_pdrv34_setting2"),
		.hssi_aibnd_rx_aib_outpdrv_r56                                    ("aib_pdrv56_setting2"),
		.hssi_aibnd_rx_aib_outpdrv_r78                                    ("aib_pdrv78_setting2"),
		.hssi_aibnd_rx_aib_red_shift_en                                   ("aib_red_shift_disable"),
		.hssi_aibnd_rx_dft_hssitestip_dll_dcc_en                          ("disable_dft"),
		.hssi_aibnd_rx_op_mode                                            ("rx_dll_enable"),
		.hssi_aibnd_rx_powerdown_mode                                     ("false"),
		.hssi_aibnd_rx_powermode_ac                                       ("rxdatapath_high_speed_pwr"),
		.hssi_aibnd_rx_powermode_dc                                       ("powerup"),
		.hssi_aibnd_rx_powermode_freq_hz_aib_hssi_rx_transfer_clk         (506944444),
		.hssi_aibnd_rx_redundancy_en                                      ("disable"),
		.hssi_aibnd_rx_sup_mode                                           ("user_mode"),
		.hssi_aibnd_rx_silicon_rev                                        ("10nm6bcr3a"),
		.hssi_aibnd_tx_aib_datasel_gr0                                    ("aib_datasel0_setting0"),
		.hssi_aibnd_tx_aib_datasel_gr1                                    ("aib_datasel1_setting0"),
		.hssi_aibnd_tx_aib_datasel_gr2                                    ("aib_datasel2_setting1"),
		.hssi_aibnd_tx_aib_datasel_gr3                                    ("aib_datasel3_setting1"),
		.hssi_aibnd_tx_aib_ddrctrl_gr0                                    ("aib_ddr0_setting1"),
		.hssi_aibnd_tx_aib_iinasyncen                                     ("aib_inasyncen_setting2"),
		.hssi_aibnd_tx_aib_iinclken                                       ("aib_inclken_setting3"),
		.hssi_aibnd_tx_aib_outctrl_gr0                                    ("aib_outen0_setting1"),
		.hssi_aibnd_tx_aib_outctrl_gr1                                    ("aib_outen1_setting1"),
		.hssi_aibnd_tx_aib_outctrl_gr2                                    ("aib_outen2_setting1"),
		.hssi_aibnd_tx_aib_outctrl_gr3                                    ("aib_outen3_setting1"),
		.hssi_aibnd_tx_aib_outndrv_r34                                    ("aib_ndrv34_setting2"),
		.hssi_aibnd_tx_aib_outndrv_r56                                    ("aib_ndrv56_setting2"),
		.hssi_aibnd_tx_aib_outpdrv_r34                                    ("aib_pdrv34_setting2"),
		.hssi_aibnd_tx_aib_outpdrv_r56                                    ("aib_pdrv56_setting2"),
		.hssi_aibnd_tx_aib_red_dirclkn_shiften                            ("aib_red_dirclkn_shift_disable"),
		.hssi_aibnd_tx_aib_red_dirclkp_shiften                            ("aib_red_dirclkp_shift_disable"),
		.hssi_aibnd_tx_aib_red_drx_shiften                                ("aib_red_drx_shift_disable"),
		.hssi_aibnd_tx_aib_red_dtx_shiften                                ("aib_red_dtx_shift_disable"),
		.hssi_aibnd_tx_aib_red_pout_shiften                               ("aib_red_pout_shift_disable"),
		.hssi_aibnd_tx_aib_red_rx_shiften                                 ("aib_red_rx_shift_disable"),
		.hssi_aibnd_tx_aib_red_tx_shiften                                 ("aib_red_tx_shift_disable"),
		.hssi_aibnd_tx_aib_red_txferclkout_shiften                        ("aib_red_txferclkout_shift_disable"),
		.hssi_aibnd_tx_aib_red_txferclkoutn_shiften                       ("aib_red_txferclkoutn_shift_disable"),
		.hssi_aibnd_tx_aib_tx_clkdiv                                      ("aib_tx_clkdiv_setting1"),
		.hssi_aibnd_tx_aib_tx_dcc_byp                                     ("aib_tx_dcc_byp_disable"),
		.hssi_aibnd_tx_aib_tx_dcc_byp_iocsr_unused                        ("aib_tx_dcc_byp_disable_iocsr_unused"),
		.hssi_aibnd_tx_aib_tx_dcc_cont_cal                                ("aib_tx_dcc_cal_cont"),
		.hssi_aibnd_tx_aib_tx_dcc_cont_cal_iocsr_unused                   ("aib_tx_dcc_cal_single_iocsr_unused"),
		.hssi_aibnd_tx_aib_tx_dcc_dft                                     ("aib_tx_dcc_dft_disable"),
		.hssi_aibnd_tx_aib_tx_dcc_dft_sel                                 ("aib_tx_dcc_dft_mode0"),
		.hssi_aibnd_tx_aib_tx_dcc_dll_dft_sel                             ("aib_tx_dcc_dll_dft_sel_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_dll_entest                              ("aib_tx_dcc_dll_test_disable"),
		.hssi_aibnd_tx_aib_tx_dcc_dy_ctl_static                           ("aib_tx_dcc_dy_ctl_static_setting1"),
		.hssi_aibnd_tx_aib_tx_dcc_dy_ctlsel                               ("aib_tx_dcc_dy_ctlsel_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_en                                      ("aib_tx_dcc_enable"),
		.hssi_aibnd_tx_aib_tx_dcc_en_iocsr_unused                         ("aib_tx_dcc_disable_iocsr_unused"),
		.hssi_aibnd_tx_aib_tx_dcc_manual_dn                               ("aib_tx_dcc_manual_dn0"),
		.hssi_aibnd_tx_aib_tx_dcc_manual_up                               ("aib_tx_dcc_manual_up0"),
		.hssi_aibnd_tx_aib_tx_dcc_rst_prgmnvrt                            ("aib_tx_dcc_st_rst_prgmnvrt_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_core_dn_prgmnvrt                     ("aib_tx_dcc_st_core_dn_prgmnvrt_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_core_up_prgmnvrt                     ("aib_tx_dcc_st_core_up_prgmnvrt_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_core_updnen                          ("aib_tx_dcc_st_core_updnen_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_dftmuxsel                            ("aib_tx_dcc_st_dftmuxsel_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_dly_pst                              ("aib_tx_dcc_st_dly_pst_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_en                                   ("aib_tx_dcc_st_en_setting1"),
		.hssi_aibnd_tx_aib_tx_dcc_st_hps_ctrl_en                          ("aib_tx_dcc_hps_ctrl_en_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_lockreq_muxsel                       ("aib_tx_dcc_st_lockreq_muxsel_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_new_dll                              ("aib_tx_dcc_new_dll_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_st_rst                                  ("aib_tx_dcc_st_rst_setting0"),
		.hssi_aibnd_tx_aib_tx_dcc_test_clk_pll_en_n                       ("aib_tx_dcc_test_clk_pll_en_n_disable"),
		.hssi_aibnd_tx_aib_tx_halfcode                                    ("aib_tx_halfcode_enable"),
		.hssi_aibnd_tx_aib_tx_selflock                                    ("aib_tx_selflock_enable"),
		.hssi_aibnd_tx_dfd_dll_dcc_en                                     ("disable_dfd"),
		.hssi_aibnd_tx_dft_hssitestip_dll_dcc_en                          ("disable_dft"),
		.hssi_aibnd_tx_op_mode                                            ("tx_dcc_enable"),
		.hssi_aibnd_tx_powerdown_mode                                     ("false"),
		.hssi_aibnd_tx_powermode_ac                                       ("txdatapath_high_speed_pwr"),
		.hssi_aibnd_tx_powermode_dc                                       ("powerup"),
		.hssi_aibnd_tx_powermode_freq_hz_aib_hssi_tx_transfer_clk         (506944444),
		.hssi_aibnd_tx_redundancy_en                                      ("disable"),
		.hssi_aibnd_tx_sup_mode                                           ("user_mode"),
		.hssi_aibnd_tx_silicon_rev                                        ("10nm6bcr3a"),
		.hssi_avmm1_if_pcs_arbiter_ctrl                                   ("avmm1_arbiter_uc_sel"),
		.hssi_avmm1_if_pcs_cal_done                                       ("avmm1_cal_done_assert"),
		.hssi_avmm1_if_pcs_cal_reserved                                   (0),
		.hssi_avmm1_if_pcs_calibration_feature_en                         ("avmm1_pcs_calibration_dis"),
		.hssi_avmm1_if_pldadapt_gate_dis                                  ("disable"),
		.hssi_avmm1_if_pcs_hip_cal_en                                     ("disable"),
		.hssi_avmm1_if_hssiadapt_nfhssi_calibratio_feature_en             ("disable"),
		.hssi_avmm1_if_pldadapt_nfhssi_calibratio_feature_en              ("disable"),
		.hssi_avmm1_if_hssiadapt_read_blocking_enable                     ("enable"),
		.hssi_avmm1_if_pldadapt_read_blocking_enable                      ("enable"),
		.hssi_avmm1_if_hssiadapt_uc_blocking_enable                       ("enable"),
		.hssi_avmm1_if_pldadapt_uc_blocking_enable                        ("enable"),
		.hssi_avmm1_if_hssiadapt_avmm_osc_clock_setting                   ("osc_clk_div_by1"),
		.hssi_avmm1_if_pldadapt_avmm_osc_clock_setting                    ("osc_clk_div_by1"),
		.hssi_avmm1_if_hssiadapt_avmm_testbus_sel                         ("avmm1_transfer_testbus"),
		.hssi_avmm1_if_pldadapt_avmm_testbus_sel                          ("avmm1_transfer_testbus"),
		.hssi_avmm1_if_hssiadapt_hip_mode                                 ("user_chnl"),
		.hssi_avmm1_if_pldadapt_hip_mode                                  ("user_chnl"),
		.hssi_avmm1_if_silicon_rev                                        ("10nm6bcr3a"),
		.hssi_avmm1_if_calibration_type                                   ("one_time"),
		.hssi_avmm2_if_pcs_arbiter_ctrl                                   ("avmm2_arbiter_uc_sel"),
		.hssi_avmm2_if_pcs_cal_done                                       ("avmm2_cal_done_assert"),
		.hssi_avmm2_if_pcs_cal_reserved                                   (0),
		.hssi_avmm2_if_pcs_calibration_feature_en                         ("avmm2_pcs_calibration_dis"),
		.hssi_avmm2_if_pldadapt_gate_dis                                  ("disable"),
		.hssi_avmm2_if_pcs_hip_cal_en                                     ("disable"),
		.hssi_avmm2_if_hssiadapt_avmm_osc_clock_setting                   ("osc_clk_div_by1"),
		.hssi_avmm2_if_pldadapt_avmm_osc_clock_setting                    ("osc_clk_div_by1"),
		.hssi_avmm2_if_hssiadapt_avmm_testbus_sel                         ("avmm1_transfer_testbus"),
		.hssi_avmm2_if_pldadapt_avmm_testbus_sel                          ("avmm1_transfer_testbus"),
		.hssi_avmm2_if_hssiadapt_hip_mode                                 ("user_chnl"),
		.hssi_avmm2_if_pldadapt_hip_mode                                  ("user_chnl"),
		.hssi_avmm2_if_silicon_rev                                        ("10nm6bcr3a"),
		.hssi_avmm2_if_calibration_type                                   ("one_time"),
		.hssi_adapt_rx_adapter_lpbk_mode                                  ("loopback_disabled"),
		.hssi_adapt_rx_c3aibadapt_aib_hssi_pld_sclk_hz                    (0),
		.hssi_adapt_rx_c3aibadapt_aib_hssi_rx_sr_clk_in_hz                (900000000),
		.hssi_adapt_rx_c3aibadapt_aib_hssi_rx_transfer_clk_hz             (506944444),
		.hssi_adapt_rx_aib_lpbk_mode                                      ("disable"),
		.hssi_adapt_rx_async_direct_hip_en                                ("disable"),
		.hssi_adapt_rx_clock_del_measure_enable                           ("disable"),
		.hssi_adapt_rx_c3aibadapt_csr_clk_hz                              (0),
		.hssi_adapt_rx_datapath_mapping_mode                              ("map_rx_pmadir_mode"),
		.hssi_adapt_rx_fifo_double_write                                  ("fifo_double_write_en"),
		.hssi_adapt_rx_fifo_mode                                          ("bypass"),
		.hssi_adapt_rx_fifo_rd_clk_scg_en                                 ("enable"),
		.hssi_adapt_rx_fifo_rd_clk_sel                                    ("fifo_rd_rx_pma_clk"),
		.hssi_adapt_rx_fifo_stop_rd                                       ("rd_empty"),
		.hssi_adapt_rx_fifo_stop_wr                                       ("n_wr_full"),
		.hssi_adapt_rx_fifo_width                                         ("fifo_double_width"),
		.hssi_adapt_rx_fifo_wr_clk_scg_en                                 ("enable"),
		.hssi_adapt_rx_fifo_wr_clk_sel                                    ("fifo_wr_ehip_rx_clk"),
		.hssi_adapt_rx_free_run_div_clk                                   ("out_of_reset_sync"),
		.hssi_adapt_rx_fsr_pld_10g_rx_crc32_err_rst_val                   ("reset_to_zero_crc32"),
		.hssi_adapt_rx_fsr_pld_8g_sigdet_out_rst_val                      ("reset_to_zero_sigdet"),
		.hssi_adapt_rx_fsr_pld_ltd_b_rst_val                              ("reset_to_one_ltdb"),
		.hssi_adapt_rx_fsr_pld_ltr_rst_val                                ("reset_to_zero_ltr"),
		.hssi_adapt_rx_fsr_pld_rx_fifo_align_clr_rst_val                  ("reset_to_zero_alignclr"),
		.hssi_adapt_rx_func_mode                                          ("c3adpt_pmadir"),
		.hssi_adapt_rx_c3aibadapt_hip_aib_clk_2x_hz                       (0),
		.hssi_adapt_rx_hrdrst_dcd_cal_done_bypass                         ("disable"),
		.hssi_adapt_rx_hrdrst_rst_sm_dis                                  ("enable_rx_rst_sm"),
		.hssi_adapt_rx_hrdrst_rx_osc_clk_scg_en                           ("disable"),
		.hssi_adapt_rx_hrdrst_user_ctl_en                                 ("disable"),
		.hssi_adapt_rx_c3aibadapt_icm                                     (0),
		.hssi_adapt_rx_internal_clk1_sel                                  ("feedthru_clk0_clk1"),
		.hssi_adapt_rx_internal_clk1_sel0                                 ("feedthru_clks_or_txfifowr_post_ct_or_txfiford_pre_or_post_ct_mux_clk1_mux0"),
		.hssi_adapt_rx_internal_clk1_sel1                                 ("feedthru_clks_or_txfiford_pre_or_post_ct_mux_clk1_mux1"),
		.hssi_adapt_rx_internal_clk1_sel2                                 ("pma_clks_or_txfiford_pre_ct_mux_clk1_mux2"),
		.hssi_adapt_rx_internal_clk1_sel3                                 ("pma_clks_clk1_mux3"),
		.hssi_adapt_rx_internal_clk2_sel                                  ("feedthru_clk0_clk2"),
		.hssi_adapt_rx_internal_clk2_sel0                                 ("pma_clks_or_rxfiford_post_ct_or_rxfifowr_pre_or_post_ct_mux_clk2_mux0"),
		.hssi_adapt_rx_internal_clk2_sel1                                 ("pma_clks_or_rxfifowr_pre_or_post_ct_mux_clk2_mux1"),
		.hssi_adapt_rx_internal_clk2_sel2                                 ("pma_clks_or_rxfifowr_pre_ct_mux_clk2_mux2"),
		.hssi_adapt_rx_internal_clk2_sel3                                 ("pma_clks_clk2_mux3"),
		.hssi_adapt_rx_loopback_mode                                      ("loopback_disable"),
		.hssi_adapt_rx_msb_pipeline_byp                                   ("msb_pipe_byp_enable"),
		.hssi_adapt_rx_osc_clk_scg_en                                     ("disable"),
		.hssi_adapt_rx_phcomp_rd_del                                      ("phcomp_rd_del3"),
		.hssi_adapt_rx_c3aibadapt_pld_pcs_rx_clk_out_hz                   (0),
		.hssi_adapt_rx_c3aibadapt_pld_pma_hclk_hz                         (0),
		.hssi_adapt_rx_pma_aib_rx_clk_expected_setting                    ("not_used"),
		.hssi_adapt_rx_c3aibadapt_pma_aib_rx_clk_hz                       (0),
		.hssi_adapt_rx_pma_coreclkin_sel                                  ("pma_coreclkin_pld_sel"),
		.hssi_adapt_rx_powerdown_mode                                     ("powerup"),
		.hssi_adapt_rx_c3aibadapt_powermode_ac_avmm1                      ("avmm1_on"),
		.hssi_adapt_rx_c3aibadapt_powermode_ac_avmm2                      ("avmm2_off"),
		.hssi_adapt_rx_c3aibadapt_powermode_ac_rx_datapath                ("rx_datapath_pmadir"),
		.hssi_adapt_rx_c3aibadapt_powermode_ac_sr                         ("sr_pmadir"),
		.hssi_adapt_rx_c3aibadapt_powermode_dc                            ("powerdown_dc"),
		.hssi_adapt_rx_rx_10g_krfec_rx_diag_data_status_polling_bypass    ("disable"),
		.hssi_adapt_rx_rx_datapath_tb_sel                                 ("aib_dcc_dll_tb"),
		.hssi_adapt_rx_rx_fifo_power_mode                                 ("half_width_half_depth"),
		.hssi_adapt_rx_rx_fifo_read_latency_adjust                        ("disable"),
		.hssi_adapt_rx_rx_fifo_write_latency_adjust                       ("disable"),
		.hssi_adapt_rx_rx_osc_clock_setting                               ("osc_clk_div_by1"),
		.hssi_adapt_rx_rx_parity_sel                                      ("func_sel"),
		.hssi_adapt_rx_rx_pcs_testbus_sel                                 ("direct_tr_tb_bit0_sel"),
		.hssi_adapt_rx_rx_pcspma_testbus_sel                              ("enable"),
		.hssi_adapt_rx_rx_pld_8g_a1a2_k1k2_flag_polling_bypass            ("disable"),
		.hssi_adapt_rx_rx_pld_8g_wa_boundary_polling_bypass               ("disable"),
		.hssi_adapt_rx_rx_pld_pma_pcie_sw_done_polling_bypass             ("disable"),
		.hssi_adapt_rx_rx_pld_pma_reser_in_polling_bypass                 ("disable"),
		.hssi_adapt_rx_rx_pld_pma_testbus_polling_bypass                  ("disable"),
		.hssi_adapt_rx_rx_pld_test_data_polling_bypass                    ("disable"),
		.hssi_adapt_rx_rx_rmfflag_stretch_enable                          ("enable"),
		.hssi_adapt_rx_rx_rmfflag_stretch_num_stages                      ("rmfflag_two_stage"),
		.hssi_adapt_rx_rx_usertest_sel                                    ("direct_tr_usertest3_sel"),
		.hssi_adapt_rx_rxfifo_empty                                       ("empty_default"),
		.hssi_adapt_rx_rxfifo_full                                        ("full_dw"),
		.hssi_adapt_rx_rxfifo_mode                                        ("rxbypass_mode"),
		.hssi_adapt_rx_rxfifo_pempty                                      (2),
		.hssi_adapt_rx_rxfifo_pfull                                       (5),
		.hssi_adapt_rx_rxfiford_post_ct_sel                               ("rxfiford_sclk_post_ct"),
		.hssi_adapt_rx_rxfiford_to_aib_sel                                ("rxfiford_sclk_to_aib"),
		.hssi_adapt_rx_rxfifowr_post_ct_sel                               ("rxfifowr_sclk_post_ct"),
		.hssi_adapt_rx_rxfifowr_pre_ct_sel                                ("rxfifowr_sclk_pre_ct"),
		.hssi_adapt_rx_c3aibadapt_speed_grade                             ("dash_1"),
		.hssi_adapt_rx_stretch_num_stages                                 ("seven_stage"),
		.hssi_adapt_rx_sup_mode                                           ("user_mode"),
		.hssi_adapt_rx_topology                                           ("pmadir_1ch"),
		.hssi_adapt_rx_txfiford_post_ct_sel                               ("txfiford_sclk_post_ct"),
		.hssi_adapt_rx_txfiford_pre_ct_sel                                ("txfiford_sclk_pre_ct"),
		.hssi_adapt_rx_txfifowr_from_aib_sel                              ("txfifowr_sclk_from_aib"),
		.hssi_adapt_rx_txfifowr_post_ct_sel                               ("txfifowr_sclk_post_ct"),
		.hssi_adapt_rx_word_align_enable                                  ("enable"),
		.hssi_adapt_rx_word_mark                                          ("wm_en"),
		.hssi_adapt_rx_silicon_rev                                        ("10nm6bcr3a"),
		.hssi_adapt_tx_c3aibadapt_aib_hssi_pld_sclk_hz                    (0),
		.hssi_adapt_tx_c3aibadapt_aib_hssi_tx_sr_clk_in_hz                (900000000),
		.hssi_adapt_tx_c3aibadapt_aib_hssi_tx_transfer_clk_hz             (506944444),
		.hssi_adapt_tx_c3aibadapt_csr_clk_hz                              (0),
		.hssi_adapt_tx_datapath_mapping_mode                              ("map_tx_pmadir"),
		.hssi_adapt_tx_duplex_mode                                        ("enable"),
		.hssi_adapt_tx_dv_gating                                          ("disable"),
		.hssi_adapt_tx_fifo_double_read                                   ("fifo_double_read_en"),
		.hssi_adapt_tx_fifo_mode                                          ("bypass"),
		.hssi_adapt_tx_fifo_rd_clk_scg_en                                 ("enable"),
		.hssi_adapt_tx_fifo_rd_clk_sel                                    ("fifo_rd_transfer_div2_clk"),
		.hssi_adapt_tx_fifo_stop_rd                                       ("rd_empty"),
		.hssi_adapt_tx_fifo_stop_wr                                       ("wr_full"),
		.hssi_adapt_tx_fifo_width                                         ("fifo_double_width"),
		.hssi_adapt_tx_fifo_wr_clk_scg_en                                 ("enable"),
		.hssi_adapt_tx_free_run_div_clk                                   ("out_of_reset_sync"),
		.hssi_adapt_tx_fsr_hip_fsr_in_bit0_rst_val                        ("reset_to_one_hfsrin0"),
		.hssi_adapt_tx_fsr_hip_fsr_in_bit1_rst_val                        ("reset_to_one_hfsrin1"),
		.hssi_adapt_tx_fsr_hip_fsr_in_bit2_rst_val                        ("reset_to_one_hfsrin2"),
		.hssi_adapt_tx_fsr_hip_fsr_in_bit3_rst_val                        ("reset_to_zero_hfsrin3"),
		.hssi_adapt_tx_fsr_hip_fsr_out_bit0_rst_val                       ("reset_to_one_hfsrout0"),
		.hssi_adapt_tx_fsr_hip_fsr_out_bit1_rst_val                       ("reset_to_one_hfsrout1"),
		.hssi_adapt_tx_fsr_hip_fsr_out_bit2_rst_val                       ("reset_to_zero_hfsrout2"),
		.hssi_adapt_tx_fsr_hip_fsr_out_bit3_rst_val                       ("reset_to_zero_hfsrout3"),
		.hssi_adapt_tx_fsr_mask_tx_pll_rst_val                            ("reset_to_zero_maskpll"),
		.hssi_adapt_tx_fsr_pld_txelecidle_rst_val                         ("reset_to_zero_txelec"),
		.hssi_adapt_tx_func_mode                                          ("c3adpt_pmadir"),
		.hssi_adapt_tx_c3aibadapt_hip_aib_clk_2x_hz                       (0),
		.hssi_adapt_tx_c3aibadapt_hip_aib_txeq_clk_out_hz                 (0),
		.hssi_adapt_tx_hip_osc_clk_scg_en                                 ("disable"),
		.hssi_adapt_tx_hrdrst_align_bypass                                ("enable"),
		.hssi_adapt_tx_hrdrst_dcd_cal_done_bypass                         ("disable"),
		.hssi_adapt_tx_hrdrst_dll_lock_bypass                             ("disable"),
		.hssi_adapt_tx_hrdrst_rst_sm_dis                                  ("enable_tx_rst_sm"),
		.hssi_adapt_tx_hrdrst_rx_osc_clk_scg_en                           ("disable"),
		.hssi_adapt_tx_hrdrst_user_ctl_en                                 ("disable"),
		.hssi_adapt_tx_c3aibadapt_icm                                     (0),
		.hssi_adapt_tx_loopback_mode                                      ("loopback_disable"),
		.hssi_adapt_tx_osc_clk_scg_en                                     ("disable"),
		.hssi_adapt_tx_phcomp_rd_del                                      ("phcomp_rd_del2"),
		.hssi_adapt_tx_c3aibadapt_pld_pcs_tx_clk_out_hz                   (0),
		.hssi_adapt_tx_c3aibadapt_pld_pma_hclk_hz                         (0),
		.hssi_adapt_tx_c3aibadapt_pma_aib_tx_clk_hz                       (0),
		.hssi_adapt_tx_powerdown_mode                                     ("powerup"),
		.hssi_adapt_tx_c3aibadapt_powermode_ac_avmm1                      ("avmm1_on"),
		.hssi_adapt_tx_c3aibadapt_powermode_ac_avmm2                      ("avmm2_off"),
		.hssi_adapt_tx_c3aibadapt_powermode_ac_sr                         ("sr_pmadir"),
		.hssi_adapt_tx_c3aibadapt_powermode_ac_tx_datapath                ("tx_datapath_pmadir"),
		.hssi_adapt_tx_c3aibadapt_powermode_dc                            ("powerdown_dc"),
		.hssi_adapt_tx_c3aibadapt_speed_grade                             ("dash_1"),
		.hssi_adapt_tx_stretch_num_stages                                 ("seven_stage"),
		.hssi_adapt_tx_sup_mode                                           ("user_mode"),
		.hssi_adapt_tx_topology                                           ("pmadir_1ch"),
		.hssi_adapt_tx_tx_datapath_tb_sel                                 ("cp_bond"),
		.hssi_adapt_tx_tx_fifo_power_mode                                 ("half_width_half_depth"),
		.hssi_adapt_tx_tx_fifo_read_latency_adjust                        ("disable"),
		.hssi_adapt_tx_tx_fifo_write_latency_adjust                       ("disable"),
		.hssi_adapt_tx_tx_osc_clock_setting                               ("osc_clk_div_by1"),
		.hssi_adapt_tx_tx_rev_lpbk                                        ("disable"),
		.hssi_adapt_tx_tx_usertest_sel                                    ("enable"),
		.hssi_adapt_tx_txfifo_empty                                       ("empty_default"),
		.hssi_adapt_tx_txfifo_full                                        ("full_dw"),
		.hssi_adapt_tx_txfifo_pempty                                      (2),
		.hssi_adapt_tx_txfifo_pfull                                       (5),
		.hssi_adapt_tx_word_align                                         ("wa_en"),
		.hssi_adapt_tx_word_align_enable                                  ("enable"),
		.hssi_adapt_tx_silicon_rev                                        ("10nm6bcr3a"),
		.hssi_ehip_lane_am_encoding40g_0                                  (9467463),
		.hssi_ehip_lane_am_encoding40g_1                                  (15779046),
		.hssi_ehip_lane_am_encoding40g_2                                  (12936603),
		.hssi_ehip_lane_am_encoding40g_3                                  (10647869),
		.hssi_ehip_lane_ber_invalid_count                                 (97),
		.hssi_ehip_lane_cfgonly_bypass_select                             (1),
		.hssi_ehip_lane_check_random_idles                                ("disable"),
		.hssi_ehip_lane_crete_type                                        ("crete3"),
		.hssi_ehip_lane_deskew_clear                                      ("enable"),
		.hssi_ehip_lane_disable_link_fault_rf                             ("disable"),
		.hssi_ehip_lane_ehip_clk_hz                                       (253472222),
		.hssi_ehip_lane_ehip_clk_sel                                      ("no_clock"),
		.hssi_ehip_lane_ehip_dist_clk_sel                                 (0),
		.hssi_ehip_lane_ehip_mode                                         ("ehip_disable"),
		.hssi_ehip_lane_ehip_rate                                         ("rate_25gx1"),
		.hssi_ehip_lane_ehip_type                                         ("single_lane"),
		.hssi_ehip_lane_enable_rx_stats_snapshot                          ("disable"),
		.hssi_ehip_lane_enable_serialliteiv                               ("false"),
		.hssi_ehip_lane_enable_tx_stats_snapshot                          ("disable"),
		.hssi_ehip_lane_enforce_max_frame_size                            ("disable"),
		.hssi_ehip_lane_fec_dist_clk_sel                                  (0),
		.hssi_ehip_lane_flow_control                                      ("none"),
		.hssi_ehip_lane_flow_control_holdoff_mode                         ("per_queue"),
		.hssi_ehip_lane_force_deskew_done                                 ("enable"),
		.hssi_ehip_lane_force_hip_ready                                   ("disable"),
		.hssi_ehip_lane_force_link_fault_rf                               ("disable"),
		.hssi_ehip_lane_forward_rx_pause_requests                         ("disable"),
		.hssi_ehip_lane_func_mode                                         ("disable"),
		.hssi_ehip_lane_hi_ber_monitor                                    ("enable"),
		.hssi_ehip_lane_holdoff_quanta                                    (65535),
		.hssi_ehip_lane_ipg_removed_per_am_period                         (20),
		.hssi_ehip_lane_is_usr_avmm                                       ("false"),
		.hssi_ehip_lane_keep_rx_crc                                       ("disable"),
		.hssi_ehip_lane_link_fault_mode                                   ("lf_off"),
		.hssi_ehip_lane_pause_quanta                                      (65535),
		.hssi_ehip_lane_pfc_holdoff_quanta_0                              (65535),
		.hssi_ehip_lane_pfc_holdoff_quanta_1                              (65535),
		.hssi_ehip_lane_pfc_holdoff_quanta_2                              (65535),
		.hssi_ehip_lane_pfc_holdoff_quanta_3                              (65535),
		.hssi_ehip_lane_pfc_holdoff_quanta_4                              (65535),
		.hssi_ehip_lane_pfc_holdoff_quanta_5                              (65535),
		.hssi_ehip_lane_pfc_holdoff_quanta_6                              (65535),
		.hssi_ehip_lane_pfc_holdoff_quanta_7                              (65535),
		.hssi_ehip_lane_pfc_pause_quanta_0                                (65535),
		.hssi_ehip_lane_pfc_pause_quanta_1                                (65535),
		.hssi_ehip_lane_pfc_pause_quanta_2                                (65535),
		.hssi_ehip_lane_pfc_pause_quanta_3                                (65535),
		.hssi_ehip_lane_pfc_pause_quanta_4                                (65535),
		.hssi_ehip_lane_pfc_pause_quanta_5                                (65535),
		.hssi_ehip_lane_pfc_pause_quanta_6                                (65535),
		.hssi_ehip_lane_pfc_pause_quanta_7                                (65535),
		.hssi_ehip_lane_powerdown_mode                                    ("powerup"),
		.hssi_ehip_lane_powermode_ac_mac                                  ("mac_off"),
		.hssi_ehip_lane_powermode_ac_misc                                 ("misc_off"),
		.hssi_ehip_lane_powermode_ac_pcs                                  ("pcs_off"),
		.hssi_ehip_lane_powermode_ac_pld                                  ("pld_off"),
		.hssi_ehip_lane_powermode_dc                                      ("powerup_dc"),
		.hssi_ehip_lane_ptp_debug                                         ("0"),
		.hssi_ehip_lane_ptp_timestamp_format                              ("v2"),
		.hssi_ehip_lane_ptp_tx_timestamp_method                           ("ptp_2step"),
		.hssi_ehip_lane_remove_pads                                       ("enable"),
		.hssi_ehip_lane_request_tx_pause                                  (0),
		.hssi_ehip_lane_reset_rx_stats                                    ("disable"),
		.hssi_ehip_lane_reset_rx_stats_parity_error                       ("disable"),
		.hssi_ehip_lane_reset_tx_stats                                    ("disable"),
		.hssi_ehip_lane_reset_tx_stats_parity_error                       ("disable"),
		.hssi_ehip_lane_rx_aib_dp_latency                                 ("0"),
		.hssi_ehip_lane_rx_am_interval                                    ("no_rx_am_interval"),
		.hssi_ehip_lane_rx_clock_period                                   (162689),
		.hssi_ehip_lane_rx_datapath_soft_rst                              ("enable"),
		.hssi_ehip_lane_rx_length_checking                                ("enable"),
		.hssi_ehip_lane_rx_mac_soft_rst                                   ("enable"),
		.hssi_ehip_lane_rx_max_frame_size                                 (1518),
		.hssi_ehip_lane_rx_pause_daddr                                    ("1652522221569"),
		.hssi_ehip_lane_rx_pcs_max_skew                                   (47),
		.hssi_ehip_lane_rx_pcs_soft_rst                                   ("enable"),
		.hssi_ehip_lane_rx_preamble_passthrough                           ("disable"),
		.hssi_ehip_lane_rx_ptp_dp_latency                                 ("0"),
		.hssi_ehip_lane_rx_ptp_extra_latency                              ("0"),
		.hssi_ehip_lane_rx_vlan_detection                                 ("enable"),
		.hssi_ehip_lane_rxcrc_covers_preamble                             ("disable"),
		.hssi_ehip_lane_sim_mode                                          ("enable"),
		.hssi_ehip_lane_source_address_insertion                          ("disable"),
		.hssi_ehip_lane_strict_preamble_checking                          ("disable"),
		.hssi_ehip_lane_strict_sfd_checking                               ("disable"),
		.hssi_ehip_lane_sup_mode                                          ("user_mode"),
		.hssi_ehip_lane_topology                                          ("disabled_block"),
		.hssi_ehip_lane_tx_aib_dp_latency                                 ("0"),
		.hssi_ehip_lane_tx_am_period                                      ("sim_only_25g_am_period"),
		.hssi_ehip_lane_tx_clock_period                                   (162689),
		.hssi_ehip_lane_tx_datapath_soft_rst                              ("enable"),
		.hssi_ehip_lane_tx_ipg_size                                       ("ipg_12"),
		.hssi_ehip_lane_tx_mac_data_flow                                  ("disable"),
		.hssi_ehip_lane_tx_mac_soft_rst                                   ("enable"),
		.hssi_ehip_lane_tx_max_frame_size                                 (1518),
		.hssi_ehip_lane_tx_pause_daddr                                    ("1652522221569"),
		.hssi_ehip_lane_tx_pause_saddr                                    ("247393538562781"),
		.hssi_ehip_lane_tx_pcs_soft_rst                                   ("enable"),
		.hssi_ehip_lane_tx_pld_fifo_almost_full_level                     (1),
		.hssi_ehip_lane_tx_preamble_passthrough                           ("disable"),
		.hssi_ehip_lane_tx_ptp_asym_latency                               ("0"),
		.hssi_ehip_lane_tx_ptp_dp_latency                                 ("0"),
		.hssi_ehip_lane_tx_ptp_extra_latency                              ("0"),
		.hssi_ehip_lane_tx_vlan_detection                                 ("enable"),
		.hssi_ehip_lane_txcrc_covers_preamble                             ("disable"),
		.hssi_ehip_lane_txmac_saddr                                       ("73588229205"),
		.hssi_ehip_lane_uniform_holdoff_quanta                            (65535),
		.hssi_ehip_lane_use_am_insert                                     ("enable"),
		.hssi_ehip_lane_use_factory_settings                              ("true"),
		.hssi_ehip_lane_use_lane_ptp                                      ("disable"),
		.hssi_ehip_lane_use_testbus                                       ("disable"),
		.hssi_ehip_lane_xus_timer_window                                  (806451),
		.hssi_ehip_lane_silicon_rev                                       ("10nm6bcr3a"),
		.hssi_pldadapt_rx_aib_clk1_sel                                    ("aib_clk1_pld_pcs_rx_clk_out"),
		.hssi_pldadapt_rx_aib_clk2_sel                                    ("aib_clk2_pld_pcs_rx_clk_out"),
		.hssi_pldadapt_rx_hdpldadapt_aib_fabric_pld_pma_hclk_hz           (0),
		.hssi_pldadapt_rx_hdpldadapt_aib_fabric_rx_sr_clk_in_hz           (0),
		.hssi_pldadapt_rx_hdpldadapt_aib_fabric_rx_transfer_clk_hz        (506944444),
		.hssi_pldadapt_rx_asn_bypass_pma_pcie_sw_done                     ("disable"),
		.hssi_pldadapt_rx_asn_en                                          ("disable"),
		.hssi_pldadapt_rx_asn_wait_for_dll_reset_cnt                      (64),
		.hssi_pldadapt_rx_asn_wait_for_fifo_flush_cnt                     (64),
		.hssi_pldadapt_rx_asn_wait_for_pma_pcie_sw_done_cnt               (64),
		.hssi_pldadapt_rx_bonding_dft_en                                  ("dft_dis"),
		.hssi_pldadapt_rx_bonding_dft_val                                 ("dft_0"),
		.hssi_pldadapt_rx_chnl_bonding                                    ("disable"),
		.hssi_pldadapt_rx_clock_del_measure_enable                        ("disable"),
		.hssi_pldadapt_rx_comp_cnt                                        (0),
		.hssi_pldadapt_rx_compin_sel                                      ("compin_master"),
		.hssi_pldadapt_rx_hdpldadapt_csr_clk_hz                           (0),
		.hssi_pldadapt_rx_ctrl_plane_bonding                              ("individual"),
		.hssi_pldadapt_rx_ds_bypass_pipeln                                ("ds_bypass_pipeln_dis"),
		.hssi_pldadapt_rx_ds_last_chnl                                    ("ds_last_chnl"),
		.hssi_pldadapt_rx_ds_master                                       ("ds_master_en"),
		.hssi_pldadapt_rx_duplex_mode                                     ("enable"),
		.hssi_pldadapt_rx_dv_mode                                         ("dv_mode_dis"),
		.hssi_pldadapt_rx_fifo_double_read                                ("fifo_double_read_en"),
		.hssi_pldadapt_rx_fifo_mode                                       ("phase_comp"),
		.hssi_pldadapt_rx_fifo_rd_clk_ins_sm_scg_en                       ("enable"),
		.hssi_pldadapt_rx_fifo_rd_clk_scg_en                              ("disable"),
		.hssi_pldadapt_rx_fifo_rd_clk_sel                                 ("fifo_rd_clk_pld_rx_clk1"),
		.hssi_pldadapt_rx_fifo_stop_rd                                    ("rd_empty"),
		.hssi_pldadapt_rx_fifo_stop_wr                                    ("n_wr_full"),
		.hssi_pldadapt_rx_fifo_width                                      ("fifo_double_width"),
		.hssi_pldadapt_rx_fifo_wr_clk_del_sm_scg_en                       ("enable"),
		.hssi_pldadapt_rx_fifo_wr_clk_scg_en                              ("disable"),
		.hssi_pldadapt_rx_fifo_wr_clk_sel                                 ("fifo_wr_clk_rx_transfer_clk"),
		.hssi_pldadapt_rx_free_run_div_clk                                ("out_of_reset_sync"),
		.hssi_pldadapt_rx_fsr_pld_10g_rx_crc32_err_rst_val                ("reset_to_zero_crc32"),
		.hssi_pldadapt_rx_fsr_pld_8g_sigdet_out_rst_val                   ("reset_to_zero_sigdet"),
		.hssi_pldadapt_rx_fsr_pld_ltd_b_rst_val                           ("reset_to_one_ltdb"),
		.hssi_pldadapt_rx_fsr_pld_ltr_rst_val                             ("reset_to_zero_ltr"),
		.hssi_pldadapt_rx_fsr_pld_rx_fifo_align_clr_rst_val               ("reset_to_zero_alignclr"),
		.hssi_pldadapt_rx_gb_rx_idwidth                                   ("idwidth_64"),
		.hssi_pldadapt_rx_gb_rx_odwidth                                   ("odwidth_64"),
		.hssi_pldadapt_rx_hip_mode                                        ("disable_hip"),
		.hssi_pldadapt_rx_hrdrst_align_bypass                             ("enable"),
		.hssi_pldadapt_rx_hrdrst_dll_lock_bypass                          ("disable"),
		.hssi_pldadapt_rx_hrdrst_rst_sm_dis                               ("enable_rx_rst_sm"),
		.hssi_pldadapt_rx_hrdrst_rx_osc_clk_scg_en                        ("disable"),
		.hssi_pldadapt_rx_hrdrst_user_ctl_en                              ("disable"),
		.hssi_pldadapt_rx_indv                                            ("indv_en"),
		.hssi_pldadapt_rx_internal_clk1_sel1                              ("pma_clks_or_txfiford_post_ct_mux_clk1_mux1"),
		.hssi_pldadapt_rx_internal_clk1_sel2                              ("pma_clks_clk1_mux2"),
		.hssi_pldadapt_rx_internal_clk2_sel1                              ("pma_clks_or_rxfifowr_post_ct_mux_clk2_mux1"),
		.hssi_pldadapt_rx_internal_clk2_sel2                              ("pma_clks_clk2_mux2"),
		.hssi_pldadapt_rx_loopback_mode                                   ("disable"),
		.hssi_pldadapt_rx_low_latency_en                                  ("disable"),
		.hssi_pldadapt_rx_lpbk_mode                                       ("disable"),
		.hssi_pldadapt_rx_osc_clk_scg_en                                  ("disable"),
		.hssi_pldadapt_rx_phcomp_rd_del                                   ("phcomp_rd_del2"),
		.hssi_pldadapt_rx_pipe_enable                                     ("disable"),
		.hssi_pldadapt_rx_pipe_mode                                       ("disable_pipe"),
		.hssi_pldadapt_rx_hdpldadapt_pld_avmm1_clk_rowclk_hz              (0),
		.hssi_pldadapt_rx_hdpldadapt_pld_avmm2_clk_rowclk_hz              (0),
		.hssi_pldadapt_rx_pld_clk1_delay_en                               ("enable"),
		.hssi_pldadapt_rx_pld_clk1_delay_sel                              ("delay_path3"),
		.hssi_pldadapt_rx_pld_clk1_inv_en                                 ("disable"),
		.hssi_pldadapt_rx_pld_clk1_sel                                    ("pld_clk1_dcm"),
		.hssi_pldadapt_rx_hdpldadapt_pld_rx_clk1_dcm_hz                   (253472222),
		.hssi_pldadapt_rx_hdpldadapt_pld_rx_clk1_rowclk_hz                (253472222),
		.hssi_pldadapt_rx_hdpldadapt_pld_sclk1_rowclk_hz                  (0),
		.hssi_pldadapt_rx_hdpldadapt_pld_sclk2_rowclk_hz                  (0),
		.hssi_pldadapt_rx_pma_hclk_scg_en                                 ("enable"),
		.hssi_pldadapt_rx_powerdown_mode                                  ("false"),
		.hssi_pldadapt_rx_powermode_dc                                    ("powerup"),
		.hssi_pldadapt_rx_powermode_freq_hz_aib_fabric_rx_sr_clk_in       (900000000),
		.hssi_pldadapt_rx_powermode_freq_hz_pld_rx_clk1_dcm               (253472222),
		.hssi_pldadapt_rx_rx_datapath_tb_sel                              ("cp_bond"),
		.hssi_pldadapt_rx_rx_fastbond_rden                                ("rden_ds_fast_us_fast"),
		.hssi_pldadapt_rx_rx_fastbond_wren                                ("wren_ds_del_us_del"),
		.hssi_pldadapt_rx_rx_fifo_power_mode                              ("full_width_ps_dw"),
		.hssi_pldadapt_rx_rx_fifo_read_latency_adjust                     ("disable"),
		.hssi_pldadapt_rx_rx_fifo_write_ctrl                              ("blklock_ignore"),
		.hssi_pldadapt_rx_rx_fifo_write_latency_adjust                    ("disable"),
		.hssi_pldadapt_rx_rx_osc_clock_setting                            ("osc_clk_div_by1"),
		.hssi_pldadapt_rx_rx_pld_8g_eidleinfersel_polling_bypass          ("disable"),
		.hssi_pldadapt_rx_rx_pld_pma_eye_monitor_polling_bypass           ("disable"),
		.hssi_pldadapt_rx_rx_pld_pma_pcie_switch_polling_bypass           ("disable"),
		.hssi_pldadapt_rx_rx_pld_pma_reser_out_polling_bypass             ("disable"),
		.hssi_pldadapt_rx_rx_prbs_flags_sr_enable                         ("disable"),
		.hssi_pldadapt_rx_rx_true_b2b                                     ("b2b"),
		.hssi_pldadapt_rx_rx_usertest_sel                                 ("enable"),
		.hssi_pldadapt_rx_rxfifo_empty                                    ("empty_dw"),
		.hssi_pldadapt_rx_rxfifo_full                                     ("full_pc_dw"),
		.hssi_pldadapt_rx_rxfifo_mode                                     ("rxphase_comp"),
		.hssi_pldadapt_rx_rxfifo_pempty                                   (2),
		.hssi_pldadapt_rx_rxfifo_pfull                                    (10),
		.hssi_pldadapt_rx_rxfiford_post_ct_sel                            ("rxfiford_sclk_post_ct"),
		.hssi_pldadapt_rx_rxfifowr_post_ct_sel                            ("rxfifowr_sclk_post_ct"),
		.hssi_pldadapt_rx_sclk_sel                                        ("sclk1_rowclk"),
		.hssi_pldadapt_rx_hdpldadapt_speed_grade                          ("dash_2"),
		.hssi_pldadapt_rx_stretch_num_stages                              ("two_stage"),
		.hssi_pldadapt_rx_sup_mode                                        ("user_mode"),
		.hssi_pldadapt_rx_txfiford_post_ct_sel                            ("txfiford_sclk_post_ct"),
		.hssi_pldadapt_rx_txfifowr_post_ct_sel                            ("txfifowr_sclk_post_ct"),
		.hssi_pldadapt_rx_us_bypass_pipeln                                ("us_bypass_pipeln_dis"),
		.hssi_pldadapt_rx_us_last_chnl                                    ("us_last_chnl"),
		.hssi_pldadapt_rx_us_master                                       ("us_master_en"),
		.hssi_pldadapt_rx_word_align                                      ("wa_en"),
		.hssi_pldadapt_rx_word_align_enable                               ("enable"),
		.hssi_pldadapt_rx_silicon_rev                                     ("10nm6bcr3a"),
		.hssi_pldadapt_rx_reconfig_settings                               ("{}"),
		.hssi_pldadapt_tx_aib_clk1_sel                                    ("aib_clk1_pld_pcs_tx_clk_out"),
		.hssi_pldadapt_tx_aib_clk2_sel                                    ("aib_clk2_pld_pcs_tx_clk_out"),
		.hssi_pldadapt_tx_hdpldadapt_aib_fabric_pld_pma_hclk_hz           (0),
		.hssi_pldadapt_tx_hdpldadapt_aib_fabric_pma_aib_tx_clk_hz         (506944444),
		.hssi_pldadapt_tx_hdpldadapt_aib_fabric_tx_sr_clk_in_hz           (0),
		.hssi_pldadapt_tx_bonding_dft_en                                  ("dft_dis"),
		.hssi_pldadapt_tx_bonding_dft_val                                 ("dft_0"),
		.hssi_pldadapt_tx_chnl_bonding                                    ("disable"),
		.hssi_pldadapt_tx_comp_cnt                                        (0),
		.hssi_pldadapt_tx_compin_sel                                      ("compin_master"),
		.hssi_pldadapt_tx_hdpldadapt_csr_clk_hz                           (0),
		.hssi_pldadapt_tx_ctrl_plane_bonding                              ("individual"),
		.hssi_pldadapt_tx_ds_bypass_pipeln                                ("ds_bypass_pipeln_dis"),
		.hssi_pldadapt_tx_ds_last_chnl                                    ("ds_last_chnl"),
		.hssi_pldadapt_tx_ds_master                                       ("ds_master_en"),
		.hssi_pldadapt_tx_duplex_mode                                     ("enable"),
		.hssi_pldadapt_tx_dv_bond                                         ("dv_bond_dis"),
		.hssi_pldadapt_tx_dv_gen                                          ("dv_gen_dis"),
		.hssi_pldadapt_tx_fifo_double_write                               ("fifo_double_write_en"),
		.hssi_pldadapt_tx_fifo_mode                                       ("phase_comp"),
		.hssi_pldadapt_tx_fifo_rd_clk_frm_gen_scg_en                      ("enable"),
		.hssi_pldadapt_tx_fifo_rd_clk_scg_en                              ("disable"),
		.hssi_pldadapt_tx_fifo_rd_clk_sel                                 ("fifo_rd_pma_aib_tx_clk"),
		.hssi_pldadapt_tx_fifo_stop_rd                                    ("rd_empty"),
		.hssi_pldadapt_tx_fifo_stop_wr                                    ("wr_full"),
		.hssi_pldadapt_tx_fifo_width                                      ("fifo_double_width"),
		.hssi_pldadapt_tx_fifo_wr_clk_scg_en                              ("disable"),
		.hssi_pldadapt_tx_fpll_shared_direct_async_in_sel                 ("fpll_shared_direct_async_in_rowclk"),
		.hssi_pldadapt_tx_frmgen_burst                                    ("frmgen_burst_dis"),
		.hssi_pldadapt_tx_frmgen_bypass                                   ("frmgen_bypass_en"),
		.hssi_pldadapt_tx_frmgen_mfrm_length                              (2048),
		.hssi_pldadapt_tx_frmgen_pipeln                                   ("frmgen_pipeln_en"),
		.hssi_pldadapt_tx_frmgen_pyld_ins                                 ("frmgen_pyld_ins_dis"),
		.hssi_pldadapt_tx_frmgen_wordslip                                 ("frmgen_wordslip_dis"),
		.hssi_pldadapt_tx_fsr_hip_fsr_in_bit0_rst_val                     ("reset_to_one_hfsrin0"),
		.hssi_pldadapt_tx_fsr_hip_fsr_in_bit1_rst_val                     ("reset_to_one_hfsrin1"),
		.hssi_pldadapt_tx_fsr_hip_fsr_in_bit2_rst_val                     ("reset_to_one_hfsrin2"),
		.hssi_pldadapt_tx_fsr_hip_fsr_in_bit3_rst_val                     ("reset_to_zero_hfsrin3"),
		.hssi_pldadapt_tx_fsr_hip_fsr_out_bit0_rst_val                    ("reset_to_one_hfsrout0"),
		.hssi_pldadapt_tx_fsr_hip_fsr_out_bit1_rst_val                    ("reset_to_one_hfsrout1"),
		.hssi_pldadapt_tx_fsr_hip_fsr_out_bit2_rst_val                    ("reset_to_zero_hfsrout2"),
		.hssi_pldadapt_tx_fsr_hip_fsr_out_bit3_rst_val                    ("reset_to_zero_hfsrout3"),
		.hssi_pldadapt_tx_fsr_mask_tx_pll_rst_val                         ("reset_to_zero_maskpll"),
		.hssi_pldadapt_tx_fsr_pld_txelecidle_rst_val                      ("reset_to_zero_txelec"),
		.hssi_pldadapt_tx_gb_tx_idwidth                                   ("idwidth_64"),
		.hssi_pldadapt_tx_gb_tx_odwidth                                   ("odwidth_64"),
		.hssi_pldadapt_tx_hip_mode                                        ("disable_hip"),
		.hssi_pldadapt_tx_hip_osc_clk_scg_en                              ("disable"),
		.hssi_pldadapt_tx_hrdrst_dcd_cal_done_bypass                      ("disable"),
		.hssi_pldadapt_tx_hrdrst_rst_sm_dis                               ("enable_tx_rst_sm"),
		.hssi_pldadapt_tx_hrdrst_rx_osc_clk_scg_en                        ("disable"),
		.hssi_pldadapt_tx_hrdrst_user_ctl_en                              ("disable"),
		.hssi_pldadapt_tx_indv                                            ("indv_en"),
		.hssi_pldadapt_tx_loopback_mode                                   ("disable"),
		.hssi_pldadapt_tx_low_latency_en                                  ("disable"),
		.hssi_pldadapt_tx_osc_clk_scg_en                                  ("disable"),
		.hssi_pldadapt_tx_phcomp_rd_del                                   ("phcomp_rd_del3"),
		.hssi_pldadapt_tx_pipe_mode                                       ("disable_pipe"),
		.hssi_pldadapt_tx_hdpldadapt_pld_avmm1_clk_rowclk_hz              (0),
		.hssi_pldadapt_tx_hdpldadapt_pld_avmm2_clk_rowclk_hz              (0),
		.hssi_pldadapt_tx_pld_clk1_delay_en                               ("enable"),
		.hssi_pldadapt_tx_pld_clk1_delay_sel                              ("delay_path3"),
		.hssi_pldadapt_tx_pld_clk1_inv_en                                 ("disable"),
		.hssi_pldadapt_tx_pld_clk1_sel                                    ("pld_clk1_dcm"),
		.hssi_pldadapt_tx_pld_clk2_sel                                    ("pld_clk2_dcm"),
		.hssi_pldadapt_tx_hdpldadapt_pld_sclk1_rowclk_hz                  (0),
		.hssi_pldadapt_tx_hdpldadapt_pld_sclk2_rowclk_hz                  (0),
		.hssi_pldadapt_tx_hdpldadapt_pld_tx_clk1_dcm_hz                   (253472222),
		.hssi_pldadapt_tx_hdpldadapt_pld_tx_clk1_rowclk_hz                (253472222),
		.hssi_pldadapt_tx_hdpldadapt_pld_tx_clk2_dcm_hz                   (0),
		.hssi_pldadapt_tx_hdpldadapt_pld_tx_clk2_rowclk_hz                (0),
		.hssi_pldadapt_tx_pma_aib_tx_clk_expected_setting                 ("x2"),
		.hssi_pldadapt_tx_powerdown_mode                                  ("false"),
		.hssi_pldadapt_tx_powermode_dc                                    ("powerup"),
		.hssi_pldadapt_tx_powermode_freq_hz_aib_fabric_rx_sr_clk_in       (900000000),
		.hssi_pldadapt_tx_powermode_freq_hz_pld_tx_clk1_dcm               (253472222),
		.hssi_pldadapt_tx_sh_err                                          ("sh_err_dis"),
		.hssi_pldadapt_tx_hdpldadapt_speed_grade                          ("dash_2"),
		.hssi_pldadapt_tx_stretch_num_stages                              ("two_stage"),
		.hssi_pldadapt_tx_sup_mode                                        ("user_mode"),
		.hssi_pldadapt_tx_tx_datapath_tb_sel                              ("cp_bond"),
		.hssi_pldadapt_tx_tx_fastbond_rden                                ("rden_ds_fast_us_fast"),
		.hssi_pldadapt_tx_tx_fastbond_wren                                ("wren_ds_fast_us_fast"),
		.hssi_pldadapt_tx_tx_fifo_power_mode                              ("full_width_ps_dw"),
		.hssi_pldadapt_tx_tx_fifo_read_latency_adjust                     ("disable"),
		.hssi_pldadapt_tx_tx_fifo_write_latency_adjust                    ("disable"),
		.hssi_pldadapt_tx_tx_hip_aib_ssr_in_polling_bypass                ("disable"),
		.hssi_pldadapt_tx_tx_osc_clock_setting                            ("osc_clk_div_by1"),
		.hssi_pldadapt_tx_tx_pld_10g_tx_bitslip_polling_bypass            ("disable"),
		.hssi_pldadapt_tx_tx_pld_8g_tx_boundary_sel_polling_bypass        ("disable"),
		.hssi_pldadapt_tx_tx_pld_pma_fpll_cnt_sel_polling_bypass          ("disable"),
		.hssi_pldadapt_tx_tx_pld_pma_fpll_num_phase_shifts_polling_bypass ("disable"),
		.hssi_pldadapt_tx_tx_usertest_sel                                 ("enable"),
		.hssi_pldadapt_tx_txfifo_empty                                    ("empty_default"),
		.hssi_pldadapt_tx_txfifo_full                                     ("full_pc_dw"),
		.hssi_pldadapt_tx_txfifo_mode                                     ("txphase_comp"),
		.hssi_pldadapt_tx_txfifo_pempty                                   (2),
		.hssi_pldadapt_tx_txfifo_pfull                                    (10),
		.hssi_pldadapt_tx_us_bypass_pipeln                                ("us_bypass_pipeln_dis"),
		.hssi_pldadapt_tx_us_last_chnl                                    ("us_last_chnl"),
		.hssi_pldadapt_tx_us_master                                       ("us_master_en"),
		.hssi_pldadapt_tx_word_align_enable                               ("enable"),
		.hssi_pldadapt_tx_word_mark                                       ("wm_en"),
		.hssi_pldadapt_tx_silicon_rev                                     ("10nm6bcr3a"),
		.hssi_pldadapt_tx_reconfig_settings                               ("{}"),
		.hssi_rsfec_clocking_mode                                         ("no_clk"),
		.hssi_rsfec_core_eng_2lane_ena                                    ("false"),
		.hssi_rsfec_core_eng_am_5bad_dis                                  (0),
		.hssi_rsfec_core_eng_blk_chk_dis                                  (0),
		.hssi_rsfec_core_eng_cons_25g                                     (0),
		.hssi_rsfec_core_eng_cust_am_1st_0                                (0),
		.hssi_rsfec_core_eng_cust_am_1st_1                                (0),
		.hssi_rsfec_core_eng_cust_am_1st_2                                (0),
		.hssi_rsfec_core_eng_cust_am_1st_3                                (0),
		.hssi_rsfec_core_eng_cust_am_2nd_0                                (0),
		.hssi_rsfec_core_eng_cust_am_2nd_1                                (0),
		.hssi_rsfec_core_eng_cust_am_2nd_2                                (0),
		.hssi_rsfec_core_eng_cust_am_2nd_3                                (0),
		.hssi_rsfec_core_eng_cust_am_en                                   (0),
		.hssi_rsfec_core_eng_cust_log2_mrk                                (0),
		.hssi_rsfec_core_eng_enter_align                                  (0),
		.hssi_rsfec_core_eng_exit_align                                   (0),
		.hssi_rsfec_core_eng_fec_3bad_dis                                 (0),
		.hssi_rsfec_core_eng_sf_dis                                       (0),
		.hssi_rsfec_core_eng_swaps                                        (0),
		.hssi_rsfec_core_eng_test                                         (0),
		.hssi_rsfec_core_eng_trans_byp                                    (0),
		.hssi_rsfec_core_fibre_channel0                                   ("false"),
		.hssi_rsfec_core_fibre_channel1                                   ("false"),
		.hssi_rsfec_core_fibre_channel2                                   ("false"),
		.hssi_rsfec_core_fibre_channel3                                   ("false"),
		.hssi_rsfec_core_indic_byp                                        (0),
		.hssi_rsfec_core_rs544_0                                          ("false"),
		.hssi_rsfec_core_rs544_1                                          ("false"),
		.hssi_rsfec_core_rs544_2                                          ("false"),
		.hssi_rsfec_core_rs544_3                                          ("false"),
		.hssi_rsfec_core_scrambling0                                      ("false"),
		.hssi_rsfec_core_scrambling1                                      ("false"),
		.hssi_rsfec_core_scrambling2                                      ("false"),
		.hssi_rsfec_core_scrambling3                                      ("false"),
		.hssi_rsfec_core_tx_pcs_bypass0                                   ("false"),
		.hssi_rsfec_core_tx_pcs_bypass1                                   ("false"),
		.hssi_rsfec_core_tx_pcs_bypass2                                   ("false"),
		.hssi_rsfec_core_tx_pcs_bypass3                                   ("false"),
		.hssi_rsfec_deskew_channels_active                                ("dsk_ln_none"),
		.hssi_rsfec_deskew_channels_clear                                 ("false"),
		.hssi_rsfec_fec_tx2rx_loopback0                                   ("tx_rx_loopback_none0"),
		.hssi_rsfec_fec_tx2rx_loopback1                                   ("tx_rx_loopback_none1"),
		.hssi_rsfec_fec_tx2rx_loopback2                                   ("tx_rx_loopback_none2"),
		.hssi_rsfec_fec_tx2rx_loopback3                                   ("tx_rx_loopback_none3"),
		.hssi_rsfec_first_lane_sel                                        ("first_lane0"),
		.hssi_rsfec_force_deskew_done                                     ("false"),
		.hssi_rsfec_force_fec_ready                                       ("false"),
		.hssi_rsfec_func_mode                                             ("disabled"),
		.hssi_rsfec_hwcfg_ena                                             ("false"),
		.hssi_rsfec_hwcfg_mode                                            (0),
		.hssi_rsfec_lane_func_mode0                                       ("lane_mode_disable0"),
		.hssi_rsfec_lane_func_mode1                                       ("lane_mode_disable1"),
		.hssi_rsfec_lane_func_mode2                                       ("lane_mode_disable2"),
		.hssi_rsfec_lane_func_mode3                                       ("lane_mode_disable3"),
		.hssi_rsfec_operation_mode                                        ("oper_aggr"),
		.hssi_rsfec_powerdown_mode                                        ("true"),
		.hssi_rsfec_source_clk_sel                                        ("adp0_clk"),
		.hssi_rsfec_source_lane_ena0                                      ("false"),
		.hssi_rsfec_source_lane_ena1                                      ("false"),
		.hssi_rsfec_source_lane_ena2                                      ("false"),
		.hssi_rsfec_source_lane_ena3                                      ("false"),
		.hssi_rsfec_spare_bits                                            (0),
		.hssi_rsfec_sup_mode                                              ("user_mode"),
		.hssi_rsfec_topology                                              ("pmadir_1ch"),
		.hssi_rsfec_tx_data_source_sel0                                   ("fec_tx_lane_off0"),
		.hssi_rsfec_tx_data_source_sel1                                   ("fec_tx_lane_off1"),
		.hssi_rsfec_tx_data_source_sel2                                   ("fec_tx_lane_off2"),
		.hssi_rsfec_tx_data_source_sel3                                   ("fec_tx_lane_off3"),
		.hssi_rsfec_silicon_rev                                           ("10nm6bcr3a"),
		.hssi_rsfec_u_rsfec_rx_mux0_rx_data_source                        ("xcvr_rx_data"),
		.hssi_rsfec_u_rsfec_rx_mux1_rx_data_source                        ("xcvr_rx_data"),
		.hssi_rsfec_u_rsfec_rx_mux2_rx_data_source                        ("xcvr_rx_data"),
		.hssi_rsfec_u_rsfec_rx_mux3_rx_data_source                        ("xcvr_rx_data"),
		.hssi_rsfecrx_mux_rx_data_source                                  ("xcvr_rx_data"),
		.hssi_rsfecrx_mux_silicon_rev                                     ("10nm6bcr3a"),
		.hssi_xcvr_an_mode                                                ("an_mode_dis"),
		.hssi_xcvr_bonding_mode                                           ("nonbonded"),
		.hssi_xcvr_cfg_c_revbitorder                                      ("rev_bit_order_false"),
		.hssi_xcvr_cfg_clk_en_div66_tx                                    ("tx_clk_en_div66_dis"),
		.hssi_xcvr_cfg_clk_en_sclk_rx                                     ("det_lat_dis_sclk_rx"),
		.hssi_xcvr_cfg_clk_en_sclk_tx                                     ("det_lat_tx_sclk_dis"),
		.hssi_xcvr_cfg_core_int_request                                   ("core_int_req_dis"),
		.hssi_xcvr_cfg_dcc_csr_core_rst_en                                ("dcc_core_rst_dis"),
		.hssi_xcvr_cfg_dcc_csr_dft_msel                                   (0),
		.hssi_xcvr_cfg_dcc_csr_dll_sel                                    ("dcc_dll_follow_fsm"),
		.hssi_xcvr_cfg_dcc_csr_dly_ovr                                    (0),
		.hssi_xcvr_cfg_dcc_csr_dly_ovr_10                                 ("dcc_dly_ovr_msb_0"),
		.hssi_xcvr_cfg_dcc_csr_dn_invert                                  ("dcc_no_invert_dn"),
		.hssi_xcvr_cfg_dcc_csr_en_fsm                                     ("dcc_dis_fsm"),
		.hssi_xcvr_cfg_dcc_csr_mux_sel                                    ("dcc_req_sel_adapter"),
		.hssi_xcvr_cfg_dcc_csr_resv                                       (0),
		.hssi_xcvr_cfg_dcc_csr_resv_10                                    ("dcc_resv_msb_0"),
		.hssi_xcvr_cfg_dcc_csr_rst_invert                                 ("dcc_no_invert_rst"),
		.hssi_xcvr_cfg_dcc_csr_up_invert                                  ("dcc_no_invert_up"),
		.hssi_xcvr_cfg_dcc_csr_updn_en                                    ("dcc_updn_dis"),
		.hssi_xcvr_cfg_idll_entest                                        ("dcc_test_dis"),
		.hssi_xcvr_cfg_mem_pbist                                          (0),
		.hssi_xcvr_cfg_mem_ulp_tmg_mode                                   (726),
		.hssi_xcvr_cfg_rb_clkdiv                                          ("dcc_ckdiv_16"),
		.hssi_xcvr_cfg_rb_cont_cal                                        ("dcc_cont_cal_dis"),
		.hssi_xcvr_cfg_rb_dcc_byp                                         ("dcc_byp_en"),
		.hssi_xcvr_cfg_rb_dcc_dft                                         ("dcc_dft_dis"),
		.hssi_xcvr_cfg_rb_dcc_dft_sel                                     ("dcc_dft_mode0"),
		.hssi_xcvr_cfg_rb_dcc_en                                          ("dcc_mast_dis"),
		.hssi_xcvr_cfg_rb_dcc_manual_dn                                   (0),
		.hssi_xcvr_cfg_rb_dcc_manual_up                                   (0),
		.hssi_xcvr_cfg_rb_dcc_req                                         ("dcc_req_dis"),
		.hssi_xcvr_cfg_rb_dcc_req_ovr                                     ("dcc_req_no_ovr"),
		.hssi_xcvr_cfg_rb_half_code                                       ("dcc_en_half_code"),
		.hssi_xcvr_cfg_rb_nfrzdrv                                         ("dcc_freeze"),
		.hssi_xcvr_cfg_rb_selflock                                        ("dcc_en_cntr_lock"),
		.hssi_xcvr_cfg_reset_rx_bit_counter                               ("reset_rxbit_cnt"),
		.hssi_xcvr_cfg_restart_seq_sm                                     ("seq_sm_idle"),
		.hssi_xcvr_cfg_revbitorder                                        ("rev_bit_order_dis"),
		.hssi_xcvr_cfg_rx_bit_counter_rollover                            (0),
		.hssi_xcvr_cfg_rx_fifo_lat_en                                     (0),
		.hssi_xcvr_cfg_rx_pcs_data_sel                                    ("sel_rx_fifo_data"),
		.hssi_xcvr_cfg_rxbit_cntr_pma                                     ("sel_async_cnt_pma"),
		.hssi_xcvr_cfg_sel_bit_counter_adder                              ("ser_fact_dis"),
		.hssi_xcvr_cfg_sel_hw_decode_mode                                 ("hwdec_disable"),
		.hssi_xcvr_cfg_tbus_sel                                           ("tbus_sel_zero"),
		.hssi_xcvr_cfg_test_clk_pll_en_n                                  ("dcc_tclk_pll_dis"),
		.hssi_xcvr_cfg_tx_fifo_lat_en                                     (0),
		.hssi_xcvr_channel_mode                                           ("xcvr_duplex"),
		.hssi_xcvr_clk_en_direct_tx                                       ("en_tx_direct_clk"),
		.hssi_xcvr_clk_en_div66_rx                                        ("dis_rx_div66_clk"),
		.hssi_xcvr_clk_en_ehip_d2_tx                                      ("dis_tx_ehip_clk"),
		.hssi_xcvr_clk_en_fec_d2_tx                                       ("dis_tx_fec_clk"),
		.hssi_xcvr_clk_en_fifo_rd_rx                                      ("dis_rx_fifo_rd_clk"),
		.hssi_xcvr_clk_en_fifo_rx                                         ("en_fifo_clk_rx"),
		.hssi_xcvr_clk_en_full_rx                                         ("en_rx_full_clk"),
		.hssi_xcvr_clk_en_full_tx                                         ("en_tx_full_clk"),
		.hssi_xcvr_clk_en_half_rx                                         ("en_rx_half_clk"),
		.hssi_xcvr_clk_en_pcs_d2_tx                                       ("dis_tx_pcs_clk"),
		.hssi_xcvr_clk_en_rx                                              ("en_rx_clk"),
		.hssi_xcvr_clk_en_rx_adapt                                        ("en_rx_adapt_clk"),
		.hssi_xcvr_clk_en_tx                                              ("en_tx_clk"),
		.hssi_xcvr_clk_en_tx_datapath                                     ("en_tx_datapath_clk"),
		.hssi_xcvr_clk_en_tx_gbx                                          ("dis_tx_gb_clk"),
		.hssi_xcvr_int_core_to_cntl                                       (0),
		.hssi_xcvr_int_if_code                                            (0),
		.hssi_xcvr_int_if_data                                            (0),
		.hssi_xcvr_int_seq10_txeq_amp                                     (0),
		.hssi_xcvr_int_seq11_txeq_post                                    (238),
		.hssi_xcvr_int_seq12_txeq_broadcast                               (241),
		.hssi_xcvr_int_seq13_rx_pll_recal                                 ("rx_pll_recal_en"),
		.hssi_xcvr_int_seq13_tx_pll_recal                                 ("tx_pll_recal_en"),
		.hssi_xcvr_int_seq1_tx_clk_slip_cnt                               (0),
		.hssi_xcvr_int_seq1_tx_phase_load_cnt                             (0),
		.hssi_xcvr_int_seq1_tx_slip_always_on                             ("dis_tx_always_on"),
		.hssi_xcvr_int_seq2_rx_clk_slip_cnt                               (28),
		.hssi_xcvr_int_seq2_rx_phase_load_cnt                             (0),
		.hssi_xcvr_int_seq2_rx_slip_always_on                             ("en_rx_always_on"),
		.hssi_xcvr_int_seq3_refclk_cfg_both                               ("refclk_cfg_tx"),
		.hssi_xcvr_int_seq3_tx_bit_rate                                   ("tx_full_rate"),
		.hssi_xcvr_int_seq3_tx_refclk_ratio                               (66),
		.hssi_xcvr_int_seq3_txpll_refclk_sel                              ("tx_refclk_sel_rck0"),
		.hssi_xcvr_int_seq4_refclk_cfg_both                               ("refclk_cfg_rx"),
		.hssi_xcvr_int_seq4_rx_bit_rate                                   ("rx_full_rate"),
		.hssi_xcvr_int_seq4_rx_refclk_ratio                               (66),
		.hssi_xcvr_int_seq4_rxpll_refclk_sel                              ("rx_refclk_sel_rck0"),
		.hssi_xcvr_int_seq5_ph_opt                                        ("dis_phase_opt"),
		.hssi_xcvr_int_seq6_rx_sr_enc                                     ("rx_enc_is_nrz"),
		.hssi_xcvr_int_seq6_rx_width                                      ("rx_width_32b"),
		.hssi_xcvr_int_seq6_tx_sr_enc                                     ("tx_enc_is_nrz"),
		.hssi_xcvr_int_seq6_tx_width                                      ("tx_width_32b"),
		.hssi_xcvr_int_seq7_txeq_pre1                                     (246),
		.hssi_xcvr_int_seq8_txeq_slew                                     (255),
		.hssi_xcvr_int_seq9_txeq_atten                                    (0),
		.hssi_xcvr_interrupt_cntl_ovr_en                                  ("aib_ovr_if_cntl"),
		.hssi_xcvr_interrupt_core_stat_sel_msw                            ("sel_core_stat_msw"),
		.hssi_xcvr_interrupt_in_prog_assert                               ("dis_int_in_prog_assert"),
		.hssi_xcvr_is_dyn_reconfigurable                                  ("false"),
		.hssi_xcvr_lpbk_mode                                              ("lpbk_disable"),
		.hssi_xcvr_powerdown_mode                                         ("false"),
		.hssi_xcvr_powermode_ac_avmm_freq_hz                              ("150000000"),
		.hssi_xcvr_powermode_ac_csr                                       ("ac_xcvr_csr_on"),
		.hssi_xcvr_powermode_ac_serdes_rx_par_freq_hz                     ("506944444"),
		.hssi_xcvr_powermode_ac_serdes_tx_par_freq_hz                     ("506944444"),
		.hssi_xcvr_powermode_ac_xcvrif_rx                                 ("ac_rxif_pma_dir"),
		.hssi_xcvr_powermode_ac_xcvrif_tx                                 ("ac_txif_pma_dir"),
		.hssi_xcvr_powermode_dc_csr                                       ("dc_xcvr_csr_on"),
		.hssi_xcvr_powermode_dc_xcvrif_rx                                 ("dc_rxif_on"),
		.hssi_xcvr_powermode_dc_xcvrif_tx                                 ("dc_txif_on"),
		.hssi_xcvr_rst_en_rx                                              ("rx_dis_ehip_fec_pcs"),
		.hssi_xcvr_rx_adapt_order_sel                                     ("rx_adapt_order_sel_0"),
		.hssi_xcvr_rx_bitslip                                             ("dis_rx_user_bitslip"),
		.hssi_xcvr_rx_c_revbitorder                                       ("dis_rx_c_revbitorder"),
		.hssi_xcvr_rx_datarate_bps                                        ("16222222222"),
		.hssi_xcvr_rx_det_latency_en                                      ("rx_det_dis"),
		.hssi_xcvr_rx_fifo_clk_sel                                        ("fifo_clk_sel3"),
		.hssi_xcvr_rx_gb_idwidth                                          ("rx_gb_idwidth_64b"),
		.hssi_xcvr_rx_gb_mode                                             ("rx_gb_64_64"),
		.hssi_xcvr_rx_gb_odwidth                                          ("rx_gb_odwidth_64b"),
		.hssi_xcvr_rx_interleave_mode                                     ("rx_il_disable"),
		.hssi_xcvr_rx_pma_width                                           ("rx_width_32"),
		.hssi_xcvr_rx_pma_width_sd                                        ("32"),
		.hssi_xcvr_rx_rden_sel                                            ("rden_frm_fifo"),
		.hssi_xcvr_rx_refclk_freq                                         ("245791245"),
		.hssi_xcvr_rx_revbitorder                                         ("dis_rx_revbitorder"),
		.hssi_xcvr_rx_sh_location                                         ("rx_sh_location_1_0"),
		.hssi_xcvr_rx_tag_sel                                             ("rx_tag_sel_b67"),
		.hssi_xcvr_rx_width_adapt                                         ("rx_width_adp_dis"),
		.hssi_xcvr_rxfifo_ae_thld                                         (1),
		.hssi_xcvr_rxfifo_af_thld                                         (2),
		.hssi_xcvr_rxfifo_e_thld                                          (0),
		.hssi_xcvr_rxfifo_f_thld                                          (31),
		.hssi_xcvr_rxfifo_rd_empty                                        ("allow_rd_rx_fifo_empty"),
		.hssi_xcvr_rxfifo_wr_full                                         ("allow_wr_rx_fifo_full"),
		.hssi_xcvr_seq_en_phaseopt                                        ("dis_ph_opt_seq"),
		.hssi_xcvr_seq_en_reserved1                                       ("dis_reserved1_seq"),
		.hssi_xcvr_seq_en_reserved2                                       ("dis_reserved2_seq"),
		.hssi_xcvr_seq_en_reserved3                                       ("dis_reserved3_seq"),
		.hssi_xcvr_seq_en_reserved4                                       ("dis_reserved4_seq"),
		.hssi_xcvr_seq_en_reserved5                                       ("dis_reserved5_seq"),
		.hssi_xcvr_seq_en_reserved6                                       ("dis_reserved6_seq"),
		.hssi_xcvr_seq_en_reserved7                                       ("dis_reserved7_seq"),
		.hssi_xcvr_seq_en_rx_phase_slip                                   ("en_rx_phase_slip_seq"),
		.hssi_xcvr_seq_en_tx_phase_slip                                   ("dis_tx_phase_slip_seq"),
		.hssi_xcvr_serdes_rx_enc                                          ("rx_nrz"),
		.hssi_xcvr_serdes_tx_enc                                          ("tx_nrz"),
		.hssi_xcvr_set_int_seq0                                           ("set_int_seq0"),
		.hssi_xcvr_set_int_seq1                                           ("set_int_seq1"),
		.hssi_xcvr_set_int_seq10                                          ("set_int_seq10"),
		.hssi_xcvr_set_int_seq11                                          ("set_int_seq11"),
		.hssi_xcvr_set_int_seq12                                          ("set_int_seq12"),
		.hssi_xcvr_set_int_seq13                                          ("set_int_seq13"),
		.hssi_xcvr_set_int_seq14_code                                     (0),
		.hssi_xcvr_set_int_seq14_data                                     (0),
		.hssi_xcvr_set_int_seq15_code                                     (0),
		.hssi_xcvr_set_int_seq15_data                                     (0),
		.hssi_xcvr_set_int_seq16_code                                     (0),
		.hssi_xcvr_set_int_seq16_data                                     (0),
		.hssi_xcvr_set_int_seq17_code                                     (0),
		.hssi_xcvr_set_int_seq17_data                                     (0),
		.hssi_xcvr_set_int_seq18_code                                     (0),
		.hssi_xcvr_set_int_seq18_data                                     (0),
		.hssi_xcvr_set_int_seq19_code                                     (0),
		.hssi_xcvr_set_int_seq19_data                                     (0),
		.hssi_xcvr_set_int_seq2                                           ("set_int_seq2"),
		.hssi_xcvr_set_int_seq3                                           ("set_int_seq3"),
		.hssi_xcvr_set_int_seq4                                           ("set_int_seq4"),
		.hssi_xcvr_set_int_seq5                                           ("set_int_seq5"),
		.hssi_xcvr_set_int_seq6                                           ("set_int_seq6"),
		.hssi_xcvr_set_int_seq7                                           ("set_int_seq7"),
		.hssi_xcvr_set_int_seq8                                           ("set_int_seq8"),
		.hssi_xcvr_set_int_seq9                                           ("set_int_seq9"),
		.hssi_xcvr_set_refclk_scratch0                                    ("i_refclk0"),
		.hssi_xcvr_set_refclk_scratch1                                    ("i_refclk1"),
		.hssi_xcvr_set_refclk_scratch2                                    ("i_refclk2"),
		.hssi_xcvr_set_refclk_scratch3                                    ("i_refclk3"),
		.hssi_xcvr_sh_location                                            ("tx_sh_location_1_0"),
		.hssi_xcvr_soft_reset_rx                                          ("dis_sft_rst_rx"),
		.hssi_xcvr_soft_reset_tx                                          ("dis_sft_rst_tx"),
		.hssi_xcvr_sup_mode                                               ("user_mode"),
		.hssi_xcvr_topology                                               ("pmadir_1ch"),
		.hssi_xcvr_tx_adapt_order_sel                                     ("tx_adapt_order_sel_1"),
		.hssi_xcvr_tx_bitslip                                             ("dis_tx_user_bitslip"),
		.hssi_xcvr_tx_clk_dp_sel                                          ("tx_clk_dp_sel_0"),
		.hssi_xcvr_tx_data_in_sel                                         ("tx_data_in_sel_3"),
		.hssi_xcvr_tx_datarate_bps                                        ("16222222222"),
		.hssi_xcvr_tx_det_latency_en                                      ("tx_det_dis"),
		.hssi_xcvr_tx_gb_idwidth                                          ("tx_gb_idwidth_64b"),
		.hssi_xcvr_tx_gb_mode                                             ("tx_gb_64_64"),
		.hssi_xcvr_tx_gb_odwidth                                          ("tx_gb_odwidth_64b"),
		.hssi_xcvr_tx_interleave_mode                                     ("tx_il_disable"),
		.hssi_xcvr_tx_pma_width                                           ("tx_width_32"),
		.hssi_xcvr_tx_pma_width_sd                                        ("32"),
		.hssi_xcvr_tx_refclk_freq                                         ("245791245"),
		.hssi_xcvr_tx_reset_val_31_0                                      ("0"),
		.hssi_xcvr_tx_reset_val_63_32                                     ("0"),
		.hssi_xcvr_tx_reset_val_66_64                                     (0),
		.hssi_xcvr_tx_width_adapt                                         ("tx_width_adp_dis"),
		.hssi_xcvr_txfifo_ae_thld                                         (7),
		.hssi_xcvr_txfifo_af_thld                                         (20),
		.hssi_xcvr_txfifo_e_thld                                          (0),
		.hssi_xcvr_txfifo_f_thld                                          (31),
		.hssi_xcvr_txfifo_ph_comp                                         ("en_ph_comp_4r"),
		.hssi_xcvr_txfifo_rd_empty                                        ("allow_rd_tx_fifo_empty"),
		.hssi_xcvr_txfifo_wr_full                                         ("allow_wr_tx_fifo_full"),
		.hssi_xcvr_xcvr_spare_ctrl0                                       ("0"),
		.hssi_xcvr_xcvr_spare_ctrl1                                       ("0"),
		.hssi_xcvr_silicon_rev                                            ("10nm6bcr3a"),
		.hssi_xcvr_set_refclk_scratch4                                    ("i_refclk4"),
		.hssi_xcvr_refclk_mux_powerdown_mode                              ("false"),
		.hssi_xcvr_refclk_mux_topology                                    ("disabled_block"),
		.hssi_xcvr_refclk_mux_silicon_rev                                 ("10nm6bcr3a"),
		.enable_deskew_ini                                                (0),
		.device_revision                                                  ("10nm6bcr3a"),
		.silicon_revision                                                 ("10nm6bcr3a"),
		.deskew_pma_only_enable                                           (0),
		.bti_channels_hssi_xcvr_bti_protected                             (0),
		.bti_channels_hssi_xcvr_bti_ref_clock_sel                         ("i_refclk0"),
		.bti_channels_hssi_xcvr_bti_ref_clock_freq_mhz                    ("100"),
		.bti_channels_hssi_xcvr_bti_ref_clock_freq_hz                     ("100000000"),
		.l_xcvr_native_mode                                               ("mode_duplex"),
		.l_is_for_ptp_channels                                            (0),
		.enable_manual_reset                                              (0),
		.reset_separation_ns                                              (200),
		.space_ns                                                         (100),
		.reduced_sim_time                                                 (1),
		.reduced_reset_sim_time                                           (1),
		.enable_ind_txrx                                                  (1),
		.l_enable_ind_channel                                             (0),
		.enable_seq                                                       (0),
		.t_tx_reset                                                       (100),
		.t_rx_reset                                                       (100),
		.l_num_channels                                                   (4),
		.enable_pma_reset                                                 (0),
		.enable_spico_reset                                               (0),
		.pma_rx_dedicated_refclk_select                                   (0),
		.l_pma_ical_enable                                                (0),
		.l_pma_ical_poweron_enable                                        (0),
		.l_pma_rx_dedicated_refclk_enable                                 (0),
		.l_channels                                                       (4),
		.l_tx_enable                                                      (1),
		.l_rx_enable                                                      (1),
		.l_enable_direct_reset_control                                    (0),
		.l_rsfec_enable                                                   (0),
		.l_pma_func_mode                                                  ("pma_dir_sc"),
		.l_pma_txrx_pll_refclk0_div_en                                    (0),
		.l_pma_txrx_pll_refclk1_div_en                                    (0),
		.l_pma_txrx_pll_refclk2_div_en                                    (0),
		.l_pma_txrx_pll_refclk3_div_en                                    (0),
		.l_pma_txrx_pll_refclk4_div_en                                    (0),
		.pldif_tx_fast_pipeln_reg_enable                                  (0),
		.pldif_rx_fast_pipeln_reg_enable                                  (0),
		.pldif_rx_double_width_transfer_enable                            (1),
		.pldif_tx_coreclkin_clock_network                                 ("dedicated"),
		.enable_port_tx_clkin2                                            (0),
		.pldif_tx_coreclkin2_clock_network                                ("dedicated"),
		.pldif_rx_coreclkin_clock_network                                 ("dedicated"),
		.l_hssi_xcvr_set_refclk_sel                                       ("i_refclk0"),
		.l_hssi_xcvr_tx_deskew                                            ("tx_dsk_dis"),
		.l_hssi_xcvr_powermode_ac_serdes_rx                               ("ac_rx_serdes_on"),
		.l_hssi_xcvr_powermode_ac_serdes_tx                               ("ac_tx_serdes_on"),
		.l_hssi_xcvr_cfg_hw_mode_sel                                      ("hwdec_disabled_block"),
		.l_hssi_xcvr_seq_en_tx_post1                                      ("dis_tx_post1_seq"),
		.l_hssi_xcvr_seq_en_tx_pre1                                       ("dis_tx_pre1_seq"),
		.l_hssi_xcvr_seq_en_tx_slew                                       ("dis_tx_slew_seq"),
		.l_hssi_xcvr_serdes_en_seq                                        ("en_serdes_seq"),
		.l_hssi_xcvr_set_int_seq_serd_en                                  ("seq_en_all"),
		.l_hssi_xcvr_tx_clk_out_sel                                       ("tx_clk_out_sel_0"),
		.l_hssi_xcvr_rx_ml_sel                                            ("rx_ml_sel_1"),
		.l_hssi_xcvr_tx_dskew_ml_sel                                      ("ml_dsk_sel_ck_above_ck_below"),
		.l_hssi_xcvr_func_mode                                            ("pma_dir_sc"),
		.l_hssi_xcvr_seq_en_bitwidth                                      ("en_bitwidth_seq"),
		.l_hssi_xcvr_seq_en_crc                                           ("dis_crc_seq"),
		.l_hssi_xcvr_seq_en_rx_bitrate                                    ("en_rx_bitrate_seq"),
		.l_hssi_xcvr_seq_en_tx_amp                                        ("dis_tx_amp_seq"),
		.l_hssi_xcvr_seq_en_tx_atten                                      ("dis_tx_atten_seq"),
		.l_hssi_xcvr_seq_en_tx_bitrate                                    ("en_tx_bitrate_seq"),
		.l_hssi_xcvr_seq_en_tx_broadcast                                  ("dis_tx_broadcast_seq"),
		.l_hssi_xcvr_rx_adapter_sel                                       ("rx_adapter_sel_data_reg"),
		.l_hssi_xcvr_interrupt_window_enable                              ("en_window_logic"),
		.l_hssi_xcvr_tx_ml_sel                                            ("tx_ml_sel_3"),
		.l_hssi_xcvr_en_tx_deskew                                         ("dis_tx_deskew"),
		.l_hssi_xcvr_int_seq3_refclk_sync_master                          ("refclk_sync_master"),
		.l_hssi_xcvr_powermode_ac_serdes_rx_enc_par_freq_hz               ("506944444"),
		.l_hssi_xcvr_powermode_ac_serdes_rx_ui_freq_hz                    ("16222222222"),
		.l_hssi_xcvr_powermode_ac_serdes_tx_enc_par_freq_hz               ("506944444"),
		.l_hssi_xcvr_powermode_ac_serdes_tx_ui_freq_hz                    ("16222222222"),
		.l_hssi_xcvr_powermode_dc_serdes_tx                               ("dc_tx_serdes_on"),
		.l_hssi_xcvr_powermode_dc_serdes_rx                               ("dc_rx_serdes_on"),
		.l_rcfg_ifaces                                                    (1),
		.bti_use_tx_refclk                                                (1),
		.bti_hssi_xcvr_tx_data_rate_bps                                   ("2457912450"),
		.bti_hssi_xcvr_rx_data_rate_bps                                   ("2457912450"),
		.bti_hssi_xcvr_cfg_rb_dcc_byp                                     ("dcc_byp_en"),
		.bti_hssi_xcvr_cfg_rb_dcc_en                                      ("dcc_mast_dis"),
		.bti_hssi_xcvr_int_seq3_tx_refclk_ratio                           ("20"),
		.bti_hssi_xcvr_int_seq4_rx_refclk_ratio                           ("20"),
		.bti_powermode_ac_serdes_tx_par_freq_hz                           ("78125000"),
		.bti_powermode_ac_serdes_rx_par_freq_hz                           ("78125000"),
		.bti_hssi_xcvr_passed_phony_tx_data_rate_bps                      ("2500000000"),
		.bti_hssi_xcvr_passed_phony_tx_data_rate_mbps                     ("2500.0"),
		.l_hssi_xcvr_tx_if_slv_bonding_config                             ("dis_tx_if_slv_bonding_config"),
		.bti_hssi_xcvr_powermode_ac_serdes_tx                             ("ac_tx_serdes_on"),
		.bti_hssi_xcvr_powermode_ac_serdes_rx                             ("ac_rx_serdes_on"),
		.bti_hssi_xcvr_powermode_ac_serdes_tx_ui_freq_hz                  ("2500000000"),
		.bti_hssi_xcvr_powermode_ac_serdes_rx_ui_freq_hz                  ("2500000000"),
		.bti_hssi_xcvr_powermode_ac_serdes_tx_enc_par_freq_hz             ("78125000"),
		.bti_hssi_xcvr_powermode_ac_serdes_rx_enc_par_freq_hz             ("78125000"),
		.bti_hssi_xcvr_powermode_dc_serdes_tx                             ("dc_tx_serdes_on"),
		.bti_hssi_xcvr_powermode_dc_serdes_rx                             ("dc_rx_serdes_on"),
		.DR_NRZ_PAM4                                                      (0),
		.rcfg_shared                                                      (1),
		.adme_prot_mode                                                   ("pma_direct"),
		.adme_data_rate                                                   ("16222222222"),
		.rcp_load_enable                                                  (0),
		.rcfg_enable                                                      (1),
		.rcfg_jtag_enable                                                 (1),
		.rcfg_separate_avmm_busy                                          (0),
		.dbg_embedded_debug_enable                                        (1),
		.dbg_capability_reg_enable                                        (1),
		.dbg_user_identifier                                              (0),
		.dbg_stat_soft_logic_enable                                       (1),
		.dbg_ctrl_soft_logic_enable                                       (1),
		.rcfg_emb_strm_enable                                             (0),
		.rcfg_profile_cnt                                                 (2),
		.l_hssi_rsfec_is_ehip_mode                                        (0),
		.l_hssi_rsfec_is_elane_mode                                       (0),
		.l_hssi_rsfec_is_direct_fec_mode                                  (0),
		.l_hssi_rsfec_avmm2_func_mode                                     ("c3adpt_disable"),
		.l_hssi_rsfec_pldadapt_avmm_clk_scg_en                            ("disable"),
		.l_hssi_rsfec_hssiadapt_avmm_clk_scg_en                           ("disable"),
		.l_hssi_rsfec_hssiadapt_osc_clk_scg_en                            ("disable"),
		.l_hssi_rsfec_pldadapt_osc_clk_scg_en                             ("disable"),
		.l_hssi_rsfec_hssiadapt_avmm_clk_dcg_en                           ("disable")
	) inst_xcvr (
		.tx_reset                                   (phy_adapter_inst_phy_tx_reset_tx_reset),                                                                                                                                                                                                                                                                                        //   input,    width = 4,                    tx_reset.tx_reset
		.rx_reset                                   (phy_adapter_inst_phy_rx_reset_rx_reset),                                                                                                                                                                                                                                                                                        //   input,    width = 4,                    rx_reset.rx_reset
		.tx_ready                                   (inst_xcvr_tx_ready_tx_ready),                                                                                                                                                                                                                                                                                                   //  output,    width = 4,                    tx_ready.tx_ready
		.rx_ready                                   (inst_xcvr_rx_ready_rx_ready),                                                                                                                                                                                                                                                                                                   //  output,    width = 4,                    rx_ready.rx_ready
		.tx_pma_ready                               (inst_xcvr_tx_pma_ready_tx_pma_ready),                                                                                                                                                                                                                                                                                           //  output,    width = 4,                tx_pma_ready.tx_pma_ready
		.rx_pma_ready                               (inst_xcvr_rx_pma_ready_rx_pma_ready),                                                                                                                                                                                                                                                                                           //  output,    width = 4,                rx_pma_ready.rx_pma_ready
		.tx_serial_data                             (inst_xcvr_tx_serial_data_tx_serial_data),                                                                                                                                                                                                                                                                                       //  output,    width = 4,              tx_serial_data.tx_serial_data
		.tx_serial_data_n                           (inst_xcvr_tx_serial_data_n_tx_serial_data_n),                                                                                                                                                                                                                                                                                   //  output,    width = 4,            tx_serial_data_n.tx_serial_data_n
		.rx_serial_data                             (phy_adapter_inst_phy_rx_serial_data_rx_serial_data),                                                                                                                                                                                                                                                                            //   input,    width = 4,              rx_serial_data.rx_serial_data
		.rx_serial_data_n                           (phy_adapter_inst_phy_rx_serial_data_n_rx_serial_data_n),                                                                                                                                                                                                                                                                        //   input,    width = 4,            rx_serial_data_n.rx_serial_data_n
		.pll_refclk0                                (phy_adapter_inst_phy_pll_refclk0_clk),                                                                                                                                                                                                                                                                                          //   input,    width = 1,                 pll_refclk0.clk
		.rx_is_lockedtodata                         (inst_xcvr_rx_is_lockedtodata_rx_is_lockedtodata),                                                                                                                                                                                                                                                                               //  output,    width = 4,          rx_is_lockedtodata.rx_is_lockedtodata
		.tx_parallel_data                           (phy_adapter_inst_phy_tx_parallel_data_tx_parallel_data),                                                                                                                                                                                                                                                                        //   input,  width = 320,            tx_parallel_data.tx_parallel_data
		.rx_parallel_data                           (inst_xcvr_rx_parallel_data_rx_parallel_data),                                                                                                                                                                                                                                                                                   //  output,  width = 320,            rx_parallel_data.rx_parallel_data
		.tx_coreclkin                               (phy_adapter_inst_phy_tx_coreclkin_clk),                                                                                                                                                                                                                                                                                         //   input,    width = 4,                tx_coreclkin.clk
		.rx_coreclkin                               (phy_adapter_inst_phy_rx_coreclkin_clk),                                                                                                                                                                                                                                                                                         //   input,    width = 4,                rx_coreclkin.clk
		.tx_clkout                                  (inst_xcvr_tx_clkout_clk),                                                                                                                                                                                                                                                                                                       //  output,    width = 4,                   tx_clkout.clk
		.rx_clkout                                  (inst_xcvr_rx_clkout_clk),                                                                                                                                                                                                                                                                                                       //  output,    width = 4,                   rx_clkout.clk
		.tx_fifo_full                               (inst_xcvr_tx_fifo_full_tx_fifo_full),                                                                                                                                                                                                                                                                                           //  output,    width = 4,                tx_fifo_full.tx_fifo_full
		.tx_fifo_empty                              (inst_xcvr_tx_fifo_empty_tx_fifo_empty),                                                                                                                                                                                                                                                                                         //  output,    width = 4,               tx_fifo_empty.tx_fifo_empty
		.rx_fifo_full                               (inst_xcvr_rx_fifo_full_rx_fifo_full),                                                                                                                                                                                                                                                                                           //  output,    width = 4,                rx_fifo_full.rx_fifo_full
		.rx_fifo_empty                              (inst_xcvr_rx_fifo_empty_rx_fifo_empty),                                                                                                                                                                                                                                                                                         //  output,    width = 4,               rx_fifo_empty.rx_fifo_empty
		.tx_enh_pmaif_fifo_overflow                 (),                                                                                                                                                                                                                                                                                                                              //  output,    width = 4,  tx_enh_pmaif_fifo_overflow.tx_enh_pmaif_fifo_overflow
		.tx_enh_pmaif_fifo_underflow                (),                                                                                                                                                                                                                                                                                                                              //  output,    width = 4, tx_enh_pmaif_fifo_underflow.tx_enh_pmaif_fifo_underflow
		.reconfig_clk                               (phy_adapter_inst_phy_reconfig_clk_clk),                                                                                                                                                                                                                                                                                         //   input,    width = 1,                reconfig_clk.clk
		.reconfig_reset                             (phy_adapter_inst_phy_reconfig_reset_reset),                                                                                                                                                                                                                                                                                     //   input,    width = 1,              reconfig_reset.reset
		.reconfig_write                             (phy_adapter_inst_phy_reconfig_avmm_write),                                                                                                                                                                                                                                                                                      //   input,    width = 1,               reconfig_avmm.write
		.reconfig_read                              (phy_adapter_inst_phy_reconfig_avmm_read),                                                                                                                                                                                                                                                                                       //   input,    width = 1,                            .read
		.reconfig_address                           (phy_adapter_inst_phy_reconfig_avmm_address),                                                                                                                                                                                                                                                                                    //   input,   width = 21,                            .address
		.reconfig_writedata                         (phy_adapter_inst_phy_reconfig_avmm_writedata),                                                                                                                                                                                                                                                                                  //   input,    width = 8,                            .writedata
		.reconfig_readdata                          (inst_xcvr_reconfig_avmm_readdata),                                                                                                                                                                                                                                                                                              //  output,    width = 8,                            .readdata
		.reconfig_waitrequest                       (inst_xcvr_reconfig_avmm_waitrequest),                                                                                                                                                                                                                                                                                           //  output,    width = 1,                            .waitrequest
		.tx_pmaif_reset                             (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.rx_pmaif_reset                             (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.enh_reset                                  (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.enh_reset_stat                             (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.enh_ready                                  (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.enh_pld_ready                              (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.tx_enh_reset                               (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.tx_enh_reset_stat                          (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_enh_reset                               (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.rx_enh_reset_stat                          (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rsfec_reset                                (1'b0),                                                                                                                                                                                                                                                                                                                          // (terminated),                                           
		.tx_rsfec_reset                             (1'b0),                                                                                                                                                                                                                                                                                                                          // (terminated),                                           
		.rx_rsfec_reset                             (1'b0),                                                                                                                                                                                                                                                                                                                          // (terminated),                                           
		.tx_aib_reset                               (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.rx_aib_reset                               (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.tx_transfer_ready                          (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_transfer_ready                          (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.osc_transfer_en                            (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.tx_fifo_ready                              (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_fifo_ready                              (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.tx_dll_lock                                (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.reset                                      (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.tx_reset_timeout                           (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_reset_timeout                           (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.tx_reset_stat                              (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_reset_stat                              (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.tx_reset_req                               (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.rx_reset_req                               (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.tx_reset_ack                               (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_reset_ack                               (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.pma_reset                                  (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.spico_reset                                (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.rx_dskw_ready                              (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rcp_load_finish                            (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rcp_load_timeout                           (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.pll_refclk1                                (1'b0),                                                                                                                                                                                                                                                                                                                          // (terminated),                                           
		.pll_refclk2                                (1'b0),                                                                                                                                                                                                                                                                                                                          // (terminated),                                           
		.pll_refclk3                                (1'b0),                                                                                                                                                                                                                                                                                                                          // (terminated),                                           
		.pll_refclk4                                (1'b0),                                                                                                                                                                                                                                                                                                                          // (terminated),                                           
		.rx_pma_clkslip                             (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.tx_pma_en                                  (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.rx_pma_en                                  (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.rx_pma_elecidle                            (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.pma_initialized                            (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_pmaif_fifo_underflow                    (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.tx_pmaif_bitslip                           (28'b0000000000000000000000000000),                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_pmaif_bitslip                           (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.tx_coreclkin2                              (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.tx_clkout2                                 (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.tx_clkout_hioint                           (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.tx_clkout2_hioint                          (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_clkout2                                 (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_clkout_hioint                           (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_clkout2_hioint                          (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.tx_dl_async_pulse                          (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_dl_async_pulse                          (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.latency_sclk                               (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.tx_dl_measure_sel                          (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.rx_dl_measure_sel                          (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.rx_fifo_latency_adj_ena                    (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.tx_fifo_pfull                              (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.tx_fifo_pempty                             (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_fifo_pfull                              (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_fifo_pempty                             (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_fifo_rd_en                              (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.tx_pcs_fifo_full                           (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.tx_pcs_fifo_empty                          (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_pcs_fifo_full                           (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_pcs_fifo_empty                          (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.enh_force_rcfg_reset                       (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.enh_initialized                            (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.enh_clear_internal_error                   (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.enh_internal_error                         (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.tx_enh_pfc                                 (32'b00000000000000000000000000000000),                                                                                                                                                                                                                                                                                          // (terminated),                                           
		.tx_enh_pause                               (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.tx_enh_pmaif_fifo_almost_full              (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.tx_enh_pmaif_fifo_almost_empty             (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_enh_aligned                             (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_enh_blk_lock                            (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_enh_highber                             (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_enh_signal_ok                           (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.rx_enh_local_fault                         (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_enh_remote_fault                        (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_enh_pfc                                 (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_enh_pause                               (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rx_enh_pmaif_fifo_overflow                 (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.reconfig_rsfec_clk                         (1'b0),                                                                                                                                                                                                                                                                                                                          // (terminated),                                           
		.reconfig_rsfec_reset                       (1'b0),                                                                                                                                                                                                                                                                                                                          // (terminated),                                           
		.reconfig_rsfec_write                       (1'b0),                                                                                                                                                                                                                                                                                                                          // (terminated),                                           
		.reconfig_rsfec_read                        (1'b0),                                                                                                                                                                                                                                                                                                                          // (terminated),                                           
		.reconfig_rsfec_address                     (11'b00000000000),                                                                                                                                                                                                                                                                                                               // (terminated),                                           
		.reconfig_rsfec_writedata                   (8'b00000000),                                                                                                                                                                                                                                                                                                                   // (terminated),                                           
		.reconfig_rsfec_readdata                    (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.reconfig_rsfec_waitrequest                 (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.ehip_aib_tx_transfer_div2_clk              (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.ehip_aib_tx_sync_data                      (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.ehip_aib_aib_status                        (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.aib_ehip_rx_ehip_fr_clk                    (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.aib_ehip_rx_fec_fr_clk                     (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.aib_ehip_tx_ehip_clk                       (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.aib_ehip_rx_ehip_clk                       (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.aib_ehip_rx_sync_data                      (312'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), // (terminated),                                           
		.ehip_pma_tx_pma_clk                        (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.pma_ehip_rx_ehip_fifo_rst_n                (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.pma_ehip_tx_ehip_clk_div2                  (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.pma_ehip_rx_ehip_clk_div2                  (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.elane_ehip_shared_clk                      (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.elane_ehip_ptp_mac_tx_fp                   (8'b00000000),                                                                                                                                                                                                                                                                                                                   // (terminated),                                           
		.elane_ehip_ptp_mac_ts                      (96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),                                                                                                                                                                                                                          // (terminated),                                           
		.elane_ehip_ptp_mac_ins_type                (12'b000000000000),                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.elane_ehip_ptp_mac_byte_offset             (12'b000000000000),                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.elane_ehip_ptp_deskewed_tx_fp              (8'b00000000),                                                                                                                                                                                                                                                                                                                   // (terminated),                                           
		.elane_ehip_ptp_deskewed_ts                 (96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),                                                                                                                                                                                                                          // (terminated),                                           
		.elane_ehip_ptp_deskewed_ins_type           (12'b000000000000),                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.elane_ehip_ptp_deskewed_byte_offset        (12'b000000000000),                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.elane_ehip_ptp_lane_deskew_got_marker      (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.elane_ehip_ptp_lane_deskew_tap_sel_one_hot (24'b000000000000000000000000),                                                                                                                                                                                                                                                                                                  // (terminated),                                           
		.elane_ehip_ptp_lane_deskew_deskew_marker   (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.ehip_elane_ptp_tx_ts_valid                 (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.ehip_elane_ptp_tx_ts                       (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.ehip_elane_ptp_tx_ts_fp                    (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.ehip_elane_rx_ptp_ts                       (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.ehip_elane_ptp_fifo_share_wr_en            (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.ehip_elane_ptp_fifo_share_rd_en            (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.ehip_elane_shared_dsk_done                 (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.ehip_elane_shared_clear                    (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.ehip_elane_am_insert                       (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.ehip_elane_am_detect                       (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.o_rsfec_channel_ssr                        (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.i_rsfec_pld_ready                          (1'b0),                                                                                                                                                                                                                                                                                                                          // (terminated),                                           
		.rsfec_signal_ok                            (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.rsfec_usr_avmm2_rst                        (1'b0),                                                                                                                                                                                                                                                                                                                          // (terminated),                                           
		.rsfec_o_config_done                        (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rsfec_o_fec_ready                          (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rsfec_o_internal_error                     (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rsfec_o_status_rx_not_align                (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rsfec_o_status_rx_not_deskew               (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.rsfec_o_tx_dsk_valid                       (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.ehip_pmaRsfec_fec_rx_data                  (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.ehip_pmaRsfec_fec_rx_data_valid            (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.ehip_pmaRsfec_fec_rx_data_am_valid         (),                                                                                                                                                                                                                                                                                                                              // (terminated),                                           
		.pmaRsfec_ehip_tx_ehip_data                 (264'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),                                                 // (terminated),                                           
		.pmaRsfec_ehip_tx_ehip_dv                   (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.pmaRsfec_ehip_tx_ehip_fifo_rst_n           (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.pmaRsfec_ehip_tx_ehip_data_am_valid_in     (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.RSFEC_ehip_tx_adpt_clock                   (4'b0000),                                                                                                                                                                                                                                                                                                                       // (terminated),                                           
		.RSFEC_ehip_clock                           (1'b0),                                                                                                                                                                                                                                                                                                                          // (terminated),                                           
		.hip_aib_fsr_in                             (16'b0000000000000000),                                                                                                                                                                                                                                                                                                          // (terminated),                                           
		.hip_aib_ssr_in                             (160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),                                                                                                                                                         // (terminated),                                           
		.EHIP_out_o_xcvrif_aib_fsr_out              ()                                                                                                                                                                                                                                                                                                                               // (terminated),                                           
	);

	intel_jesd204c_phy_adapter_c3 #(
		.tx_rx                  (2),
		.L                      (4),
		.RECONFIG_ADDRESS_WIDTH (21),
		.bonded_mode            (0)
	) phy_adapter_inst (
		.j204c_tx_phy_rst_n                 (j204c_tx_phy_rst_n),                                     //   input,    width = 1,                 j204c_tx_phy_rst_n.reset_n
		.phy_tx_reset                       (phy_adapter_inst_phy_tx_reset_tx_reset),                 //  output,    width = 4,                       phy_tx_reset.tx_reset
		.j204c_rx_phy_rst_n                 (j204c_rx_phy_rst_n),                                     //   input,    width = 1,                 j204c_rx_phy_rst_n.reset_n
		.phy_rx_reset                       (phy_adapter_inst_phy_rx_reset_rx_reset),                 //  output,    width = 4,                       phy_rx_reset.rx_reset
		.rx_serial_data                     (rx_serial_data),                                         //   input,    width = 4,                     rx_serial_data.export
		.phy_rx_serial_data                 (phy_adapter_inst_phy_rx_serial_data_rx_serial_data),     //  output,    width = 4,                 phy_rx_serial_data.rx_serial_data
		.rx_serial_data_n                   (rx_serial_data_n),                                       //   input,    width = 4,                   rx_serial_data_n.export
		.phy_rx_serial_data_n               (phy_adapter_inst_phy_rx_serial_data_n_rx_serial_data_n), //  output,    width = 4,               phy_rx_serial_data_n.rx_serial_data_n
		.pll_refclk0                        (pll_refclk0),                                            //   input,    width = 1,                        pll_refclk0.clk
		.phy_pll_refclk0                    (phy_adapter_inst_phy_pll_refclk0_clk),                   //  output,    width = 1,                    phy_pll_refclk0.clk
		.txgb_data_out                      (txgb_data_out),                                          //   input,  width = 256,                      txgb_data_out.export
		.phy_tx_parallel_data               (phy_adapter_inst_phy_tx_parallel_data_tx_parallel_data), //  output,  width = 320,               phy_tx_parallel_data.tx_parallel_data
		.phy_tx_coreclkin                   (phy_adapter_inst_phy_tx_coreclkin_clk),                  //  output,    width = 4,                   phy_tx_coreclkin.clk
		.phy_rx_coreclkin                   (phy_adapter_inst_phy_rx_coreclkin_clk),                  //  output,    width = 4,                   phy_rx_coreclkin.clk
		.phy_tx_ready                       (inst_xcvr_tx_ready_tx_ready),                            //   input,    width = 4,                       phy_tx_ready.tx_ready
		.tx_ready                           (tx_ready),                                               //  output,    width = 4,                           tx_ready.export
		.phy_rx_ready                       (inst_xcvr_rx_ready_rx_ready),                            //   input,    width = 4,                       phy_rx_ready.rx_ready
		.rx_ready                           (rx_ready),                                               //  output,    width = 4,                           rx_ready.export
		.phy_tx_pma_ready                   (inst_xcvr_tx_pma_ready_tx_pma_ready),                    //   input,    width = 4,                   phy_tx_pma_ready.tx_pma_ready
		.tx_pma_ready                       (tx_pma_ready),                                           //  output,    width = 4,                       tx_pma_ready.export
		.phy_rx_pma_ready                   (inst_xcvr_rx_pma_ready_rx_pma_ready),                    //   input,    width = 4,                   phy_rx_pma_ready.rx_pma_ready
		.rx_pma_ready                       (rx_pma_ready),                                           //  output,    width = 4,                       rx_pma_ready.export
		.phy_tx_serial_data                 (inst_xcvr_tx_serial_data_tx_serial_data),                //   input,    width = 4,                 phy_tx_serial_data.tx_serial_data
		.tx_serial_data                     (tx_serial_data),                                         //  output,    width = 4,                     tx_serial_data.export
		.phy_tx_serial_data_n               (inst_xcvr_tx_serial_data_n_tx_serial_data_n),            //   input,    width = 4,               phy_tx_serial_data_n.tx_serial_data_n
		.tx_serial_data_n                   (tx_serial_data_n),                                       //  output,    width = 4,                   tx_serial_data_n.export
		.phy_rx_is_lockedtodata             (inst_xcvr_rx_is_lockedtodata_rx_is_lockedtodata),        //   input,    width = 4,             phy_rx_is_lockedtodata.rx_is_lockedtodata
		.rx_is_lockedtodata                 (rx_is_lockedtodata),                                     //  output,    width = 4,                 rx_is_lockedtodata.export
		.phy_rx_parallel_data               (inst_xcvr_rx_parallel_data_rx_parallel_data),            //   input,  width = 320,               phy_rx_parallel_data.rx_parallel_data
		.j204c_rx_phy_hip_out_parallel_data (j204c_rx_phy_hip_out_parallel_data),                     //  output,  width = 256, j204c_rx_phy_hip_out_parallel_data.export
		.phy_tx_clkout                      (inst_xcvr_tx_clkout_clk),                                //   input,    width = 4,                      phy_tx_clkout.clk
		.j204c_txphy_clk                    (j204c_txphy_clk),                                        //  output,    width = 1,                    j204c_txphy_clk.export
		.phy_rx_clkout                      (inst_xcvr_rx_clkout_clk),                                //   input,    width = 4,                      phy_rx_clkout.clk
		.rx_clkout                          (rx_clkout),                                              //  output,    width = 4,                          rx_clkout.export
		.phy_tx_fifo_full                   (inst_xcvr_tx_fifo_full_tx_fifo_full),                    //   input,    width = 4,                   phy_tx_fifo_full.tx_fifo_full
		.tx_fifo_full                       (tx_fifo_full),                                           //  output,    width = 4,                       tx_fifo_full.export
		.phy_tx_fifo_empty                  (inst_xcvr_tx_fifo_empty_tx_fifo_empty),                  //   input,    width = 4,                  phy_tx_fifo_empty.tx_fifo_empty
		.tx_fifo_empty                      (tx_fifo_empty),                                          //  output,    width = 4,                      tx_fifo_empty.export
		.phy_rx_fifo_full                   (inst_xcvr_rx_fifo_full_rx_fifo_full),                    //   input,    width = 4,                   phy_rx_fifo_full.rx_fifo_full
		.rx_fifo_full                       (rx_fifo_full),                                           //  output,    width = 4,                       rx_fifo_full.export
		.phy_rx_fifo_empty                  (inst_xcvr_rx_fifo_empty_rx_fifo_empty),                  //   input,    width = 4,                  phy_rx_fifo_empty.rx_fifo_empty
		.rx_fifo_empty                      (rx_fifo_empty),                                          //  output,    width = 4,                      rx_fifo_empty.export
		.phy_reconfig_clk                   (phy_adapter_inst_phy_reconfig_clk_clk),                  //  output,    width = 1,                   phy_reconfig_clk.clk
		.phy_reconfig_reset                 (phy_adapter_inst_phy_reconfig_reset_reset),              //  output,    width = 1,                 phy_reconfig_reset.reset
		.phy_reconfig_avmm_address          (phy_adapter_inst_phy_reconfig_avmm_address),             //  output,   width = 21,                  phy_reconfig_avmm.address
		.phy_reconfig_avmm_read             (phy_adapter_inst_phy_reconfig_avmm_read),                //  output,    width = 1,                                   .read
		.phy_reconfig_avmm_readdata         (inst_xcvr_reconfig_avmm_readdata),                       //   input,    width = 8,                                   .readdata
		.phy_reconfig_avmm_waitrequest      (inst_xcvr_reconfig_avmm_waitrequest),                    //   input,    width = 1,                                   .waitrequest
		.phy_reconfig_avmm_write            (phy_adapter_inst_phy_reconfig_avmm_write),               //  output,    width = 1,                                   .write
		.phy_reconfig_avmm_writedata        (phy_adapter_inst_phy_reconfig_avmm_writedata),           //  output,    width = 8,                                   .writedata
		.reconfig_clk                       (reconfig_clk),                                           //   input,    width = 1,                       reconfig_clk.clk
		.reconfig_reset                     (reconfig_reset),                                         //   input,    width = 1,                     reconfig_reset.reset
		.reconfig_address                   (reconfig_address),                                       //   input,   width = 21,                           reconfig.address
		.reconfig_read                      (reconfig_read),                                          //   input,    width = 1,                                   .read
		.reconfig_readdata                  (reconfig_readdata),                                      //  output,    width = 8,                                   .readdata
		.reconfig_waitrequest               (reconfig_waitrequest),                                   //  output,    width = 1,                                   .waitrequest
		.reconfig_write                     (reconfig_write),                                         //   input,    width = 1,                                   .write
		.reconfig_writedata                 (reconfig_writedata)                                      //   input,    width = 8,                                   .writedata
	);

endmodule
