
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117159                       # Number of seconds simulated
sim_ticks                                117158789398                       # Number of ticks simulated
final_tick                               1169827807463                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102549                       # Simulator instruction rate (inst/s)
host_op_rate                                   129302                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3645483                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903576                       # Number of bytes of host memory used
host_seconds                                 32138.07                       # Real time elapsed on the host
sim_insts                                  3295728431                       # Number of instructions simulated
sim_ops                                    4155523303                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1952768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       996352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       593280                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3547648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1586176                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1586176                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15256                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7784                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4635                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27716                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12392                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12392                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16667704                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8504287                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5063897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30280682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14203                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14203                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16388                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              44794                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13538685                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13538685                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13538685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16667704                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8504287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5063897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               43819367                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140646807                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23428590                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18985407                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2030076                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9391133                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8991273                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2504009                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90201                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102147723                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128950215                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23428590                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11495282                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28173696                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6595191                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2887229                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11921321                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1639040                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137728346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.143278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.557289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109554650     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2649397      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2020497      1.47%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4960146      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1117089      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1601291      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1211940      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762222      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13851114     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137728346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166577                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.916837                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100956769                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4442949                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27740066                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110767                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4477793                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4044036                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41915                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155574728                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77860                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4477793                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101811435                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1242619                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1766589                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26986919                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1442989                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153978819                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        16497                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        266723                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       601890                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       143958                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216313670                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717169348                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717169348                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45618160                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37838                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21302                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4971300                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14867019                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7250690                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       123694                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1612426                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151243923                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37828                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140455926                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       188613                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27661494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59943334                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4760                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137728346                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.019804                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.566039                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     78921523     57.30%     57.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24697559     17.93%     75.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11546754      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8467979      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7536086      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2990562      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2960174      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458948      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148761      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137728346                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564008     68.56%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        116015     14.10%     82.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142660     17.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117887432     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111271      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13259328      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7181361      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140455926                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.998643                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             822683                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005857                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419651494                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178943666                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136923965                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141278609                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       346260                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3633051                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1037                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          421                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       224917                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4477793                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         774798                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        90942                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151281751                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49151                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14867019                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7250690                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21294                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79566                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          421                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1102782                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1160299                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2263081                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137926457                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12741853                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2529469                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19921572                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19588227                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7179719                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.980658                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137103935                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136923965                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82127218                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227556099                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.973531                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360910                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28473602                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2033322                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133250553                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.921643                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694134                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82881214     62.20%     62.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23563586     17.68%     79.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10384685      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5445038      4.09%     91.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4337334      3.26%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1560377      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1323495      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989418      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2765406      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133250553                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2765406                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281768184                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307044086                       # The number of ROB writes
system.switch_cpus0.timesIdled                  68184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2918461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.406468                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.406468                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.711001                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.711001                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621931228                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190714162                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145524307                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140646807                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21882964                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18039538                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1947585                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8885179                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8384465                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2293107                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85712                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106533372                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120223956                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21882964                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10677572                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25111161                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5770059                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3018061                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12355510                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1612036                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138452544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.066215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.486497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113341383     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1294722      0.94%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1843314      1.33%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2424908      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2721174      1.97%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2024629      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1172656      0.85%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1717718      1.24%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11912040      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138452544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.155588                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.854793                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105354907                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4588748                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24661220                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        57954                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3789713                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3495325                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145067719                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3789713                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106080164                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1043758                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2231441                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23996719                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1310742                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144119966                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          935                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        264673                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       541709                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          674                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    200957140                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    673296045                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    673296045                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164182323                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36774805                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37953                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21925                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3938527                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13687368                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7117573                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       118050                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1550381                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140121019                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37909                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        131106041                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25265                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20208162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47705258                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5853                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138452544                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.946938                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.506379                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82997673     59.95%     59.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22320452     16.12%     76.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12360295      8.93%     85.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7985224      5.77%     90.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7342719      5.30%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2932017      2.12%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1763915      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       507116      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       243133      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138452544                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62884     22.58%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         94076     33.78%     56.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121567     43.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    110077112     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2003707      1.53%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16027      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11945824      9.11%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7063371      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     131106041                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.932165                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             278527                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002124                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    400968418                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160367416                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128625439                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     131384568                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       323466                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2852819                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          125                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          326                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       172926                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          116                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3789713                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         782401                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107338                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140158928                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1272942                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13687368                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7117573                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21881                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81726                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          326                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1141460                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1105446                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2246906                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129349959                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11784343                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1756082                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18846413                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18120440                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7062070                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.919679                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128625682                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128625439                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75339359                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204695881                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.914528                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368055                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96154001                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118177332                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21989648                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1979504                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134662831                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.877579                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.684474                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86765018     64.43%     64.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23029454     17.10%     81.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9043788      6.72%     88.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4652312      3.45%     91.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4063503      3.02%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1947529      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1691387      1.26%     97.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       795333      0.59%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2674507      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134662831                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96154001                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118177332                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17779193                       # Number of memory references committed
system.switch_cpus1.commit.loads             10834546                       # Number of loads committed
system.switch_cpus1.commit.membars              16028                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16949207                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106521026                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2411320                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2674507                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           272155304                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          284123724                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2194263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96154001                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118177332                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96154001                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.462724                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.462724                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.683656                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.683656                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       582834292                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178452530                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135898025                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32056                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140646807                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23719530                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19434821                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2006355                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9747525                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9385523                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2425881                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92203                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105088897                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             127274793                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23719530                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11811404                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27592641                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6018218                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3458205                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12297110                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1568623                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140134291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.111428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.535679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112541650     80.31%     80.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2226175      1.59%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3800230      2.71%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2194575      1.57%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1721168      1.23%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1528015      1.09%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          925806      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2314180      1.65%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12882492      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140134291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168646                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.904925                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104441598                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4615493                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27011046                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        71816                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3994337                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3885963                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     153430577                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1218                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3994337                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104967797                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         599914                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3131606                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26539596                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       901038                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     152386523                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         93713                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       522060                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    215102042                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    708983728                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    708983728                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172229589                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        42872435                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34275                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17165                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2642465                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14173321                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7236215                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        70123                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1649225                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         147380265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138303249                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        88008                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21995341                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     48890529                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140134291                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.986934                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.547251                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     83694666     59.72%     59.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21655357     15.45%     75.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11674940      8.33%     83.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8672088      6.19%     89.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8440769      6.02%     95.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3135874      2.24%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2363271      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       318932      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       178394      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140134291                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         122999     28.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164383     37.42%     65.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       151883     34.58%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116724631     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1873609      1.35%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17110      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12476405      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7211494      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138303249                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.983337                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             439265                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    417268060                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    169410114                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    135357689                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138742514                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       285909                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2981833                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       119286                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3994337                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         402346                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        53419                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    147414541                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       827483                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14173321                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7236215                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17165                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43193                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1150770                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1071179                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2221949                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136155463                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12162883                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2147784                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19374191                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19273823                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7211308                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.968067                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             135357731                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            135357689                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80054301                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        221764837                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.962394                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360987                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100139133                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123435913                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23978863                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34222                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2023309                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136139954                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.906684                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.715131                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86223387     63.33%     63.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24056115     17.67%     81.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9406489      6.91%     87.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4950638      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4214632      3.10%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2023561      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       952290      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1477903      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2834939      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136139954                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100139133                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123435913                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18308412                       # Number of memory references committed
system.switch_cpus2.commit.loads             11191485                       # Number of loads committed
system.switch_cpus2.commit.membars              17111                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17909216                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111124198                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2553048                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2834939                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           280719791                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          298825553                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 512516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100139133                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123435913                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100139133                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.404514                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.404514                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.711990                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.711990                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       612294910                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      188982875                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      143229483                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34222                       # number of misc regfile writes
system.l2.replacements                          27717                       # number of replacements
system.l2.tagsinuse                      32767.976017                       # Cycle average of tags in use
system.l2.total_refs                          1628124                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60485                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.917814                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1218.528954                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.083636                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5483.765091                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.893090                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3439.747012                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.121748                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2043.649745                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7396.338227                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8362.311953                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4789.536562                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.037187                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.167351                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000363                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.104973                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000370                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.062367                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.225718                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.255198                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.146165                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        57868                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42712                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28398                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  128978                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54330                       # number of Writeback hits
system.l2.Writeback_hits::total                 54330                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        57868                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        42712                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28398                       # number of demand (read+write) hits
system.l2.demand_hits::total                   128978                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        57868                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        42712                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28398                       # number of overall hits
system.l2.overall_hits::total                  128978                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15256                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7779                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4635                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27711                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15256                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7784                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4635                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27716                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15256                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7784                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4635                       # number of overall misses
system.l2.overall_misses::total                 27716                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2298586                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2954891462                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2078831                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1552626924                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2519567                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    962876791                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5477292161                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1005433                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1005433                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2298586                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2954891462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2078831                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1553632357                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2519567                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    962876791                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5478297594                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2298586                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2954891462                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2078831                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1553632357                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2519567                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    962876791                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5478297594                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73124                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50491                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33033                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              156689                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54330                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54330                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73124                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50496                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33033                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               156694                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73124                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50496                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33033                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              156694                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.208632                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.154067                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.140314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.176854                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.208632                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.154151                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.140314                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.176880                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.208632                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.154151                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.140314                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.176880                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 176814.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 193687.169769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 159910.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 199592.097185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 167971.133333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 207740.407983                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 197657.686875                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 201086.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 201086.600000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 176814.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 193687.169769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 159910.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 199593.057169                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 167971.133333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 207740.407983                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 197658.305455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 176814.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 193687.169769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 159910.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 199593.057169                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 167971.133333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 207740.407983                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 197658.305455                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12392                       # number of writebacks
system.l2.writebacks::total                     12392                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15256                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7779                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4635                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27711                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27716                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27716                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1540648                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2065968581                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1320141                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1099249994                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1646551                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    692906095                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3862632010                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       714869                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       714869                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1540648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2065968581                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1320141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1099964863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1646551                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    692906095                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3863346879                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1540648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2065968581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1320141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1099964863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1646551                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    692906095                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3863346879                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.208632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.154067                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.140314                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.176854                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.208632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.154151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.140314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176880                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.208632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.154151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.140314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176880                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 118511.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 135420.069546                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101549.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141309.936239                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 109770.066667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 149494.303128                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 139389.845549                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 142973.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 142973.800000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 118511.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 135420.069546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 101549.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 141311.005010                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 109770.066667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 149494.303128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 139390.492098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 118511.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 135420.069546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 101549.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 141311.005010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 109770.066667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 149494.303128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 139390.492098                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996351                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011928922                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040179.278226                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996351                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11921305                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11921305                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11921305                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11921305                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11921305                       # number of overall hits
system.cpu0.icache.overall_hits::total       11921305                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3091680                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3091680                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3091680                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3091680                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3091680                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3091680                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11921321                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11921321                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11921321                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11921321                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11921321                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11921321                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       193230                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       193230                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       193230                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       193230                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       193230                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       193230                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2406486                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2406486                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2406486                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2406486                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2406486                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2406486                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 185114.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 185114.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 185114.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 185114.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 185114.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 185114.307692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73124                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179582998                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73380                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2447.301690                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.510662                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.489338                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900432                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099568                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9592220                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9592220                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21055                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21055                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16584925                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16584925                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16584925                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16584925                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       175201                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       175201                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       175201                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        175201                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       175201                       # number of overall misses
system.cpu0.dcache.overall_misses::total       175201                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18762621515                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18762621515                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18762621515                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18762621515                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18762621515                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18762621515                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9767421                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9767421                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16760126                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16760126                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16760126                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16760126                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.017937                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.017937                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010453                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010453                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010453                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010453                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107091.977300                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107091.977300                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107091.977300                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107091.977300                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107091.977300                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107091.977300                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21470                       # number of writebacks
system.cpu0.dcache.writebacks::total            21470                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102077                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102077                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102077                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102077                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102077                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102077                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73124                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73124                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73124                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73124                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73124                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73124                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6877498823                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6877498823                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6877498823                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6877498823                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6877498823                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6877498823                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007487                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007487                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004363                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004363                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004363                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004363                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94052.552144                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94052.552144                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94052.552144                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94052.552144                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94052.552144                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94052.552144                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996680                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010509766                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037318.076613                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996680                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12355490                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12355490                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12355490                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12355490                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12355490                       # number of overall hits
system.cpu1.icache.overall_hits::total       12355490                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3005227                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3005227                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3005227                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3005227                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3005227                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3005227                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12355510                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12355510                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12355510                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12355510                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12355510                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12355510                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 150261.350000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 150261.350000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 150261.350000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 150261.350000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 150261.350000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 150261.350000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2187207                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2187207                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2187207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2187207                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2187207                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2187207                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 168246.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 168246.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 168246.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 168246.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 168246.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 168246.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50496                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171399016                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50752                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3377.187421                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.165712                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.834288                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910804                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089196                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8770679                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8770679                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6908806                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6908806                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16901                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16901                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16028                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16028                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15679485                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15679485                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15679485                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15679485                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       145504                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       145504                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2808                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2808                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       148312                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        148312                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       148312                       # number of overall misses
system.cpu1.dcache.overall_misses::total       148312                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15366670131                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15366670131                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    427386987                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    427386987                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15794057118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15794057118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15794057118                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15794057118                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8916183                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8916183                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6911614                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6911614                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16028                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16028                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15827797                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15827797                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15827797                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15827797                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016319                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016319                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000406                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000406                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009370                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009370                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009370                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009370                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 105609.949768                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105609.949768                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 152203.342949                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 152203.342949                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 106492.105278                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106492.105278                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 106492.105278                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106492.105278                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1614075                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 115291.071429                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23431                       # number of writebacks
system.cpu1.dcache.writebacks::total            23431                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        95013                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        95013                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2803                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2803                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        97816                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        97816                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        97816                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        97816                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50491                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50491                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50496                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50496                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50496                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50496                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4421770778                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4421770778                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1046933                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1046933                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4422817711                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4422817711                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4422817711                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4422817711                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005663                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005663                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003190                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003190                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003190                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003190                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87575.424888                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87575.424888                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 209386.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 209386.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87587.486355                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87587.486355                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87587.486355                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87587.486355                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.997260                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013593380                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2198684.121475                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997260                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12297094                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12297094                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12297094                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12297094                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12297094                       # number of overall hits
system.cpu2.icache.overall_hits::total       12297094                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2959757                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2959757                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2959757                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2959757                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2959757                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2959757                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12297110                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12297110                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12297110                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12297110                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12297110                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12297110                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 184984.812500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 184984.812500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 184984.812500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 184984.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 184984.812500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 184984.812500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2658467                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2658467                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2658467                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2658467                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2658467                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2658467                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 177231.133333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 177231.133333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 177231.133333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 177231.133333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 177231.133333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 177231.133333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33033                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162554686                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33289                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4883.135150                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.032682                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.967318                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902471                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097529                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9068207                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9068207                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7082706                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7082706                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17139                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17139                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17111                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17111                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16150913                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16150913                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16150913                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16150913                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        84295                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        84295                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        84295                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         84295                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        84295                       # number of overall misses
system.cpu2.dcache.overall_misses::total        84295                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8004967680                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8004967680                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8004967680                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8004967680                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8004967680                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8004967680                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9152502                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9152502                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7082706                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7082706                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17111                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17111                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16235208                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16235208                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16235208                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16235208                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009210                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009210                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005192                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005192                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005192                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005192                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 94963.730708                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94963.730708                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 94963.730708                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 94963.730708                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 94963.730708                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 94963.730708                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9429                       # number of writebacks
system.cpu2.dcache.writebacks::total             9429                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        51262                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        51262                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51262                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51262                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51262                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51262                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33033                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33033                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33033                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33033                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33033                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33033                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2861487608                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2861487608                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2861487608                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2861487608                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2861487608                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2861487608                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002035                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002035                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002035                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002035                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 86625.120576                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86625.120576                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 86625.120576                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 86625.120576                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 86625.120576                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86625.120576                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
