--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/d/v/dvtran/Documents/6.111/finalproject/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.654(F)|    1.203(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button0       |   -0.593(R)|    0.865(R)|clock_27mhz_IBUFG |   0.000|
button1       |   -0.433(R)|    0.705(R)|clock_27mhz_IBUFG |   0.000|
button2       |   -0.747(R)|    1.019(R)|clock_27mhz_IBUFG |   0.000|
button3       |   -0.791(R)|    1.063(R)|clock_27mhz_IBUFG |   0.000|
button_down   |   -0.771(R)|    1.043(R)|clock_27mhz_IBUFG |   0.000|
button_enter  |    0.072(R)|    0.200(R)|clock_27mhz_IBUFG |   0.000|
button_left   |   -0.115(R)|    0.387(R)|clock_27mhz_IBUFG |   0.000|
button_right  |   -0.368(R)|    0.640(R)|clock_27mhz_IBUFG |   0.000|
button_up     |   -0.465(R)|    0.737(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0> |    0.350(R)|   -0.078(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1> |    1.026(R)|   -0.754(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2> |   -0.777(R)|    1.049(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3> |   -0.483(R)|    0.755(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4> |    0.450(R)|   -0.178(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5> |    0.702(R)|   -0.430(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6> |    0.808(R)|   -0.536(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7> |    1.065(R)|   -0.793(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8> |   -0.142(R)|    0.414(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9> |    0.825(R)|   -0.553(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>|   -0.355(R)|    0.627(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>|   -0.425(R)|    0.697(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>|    0.540(R)|   -0.268(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>|    0.030(R)|    0.242(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>|    0.007(R)|    0.265(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>|    1.179(R)|   -0.907(R)|clock_27mhz_IBUFG |   0.000|
flash_sts     |    2.149(R)|   -0.446(R)|clock_27mhz_IBUFG |   0.000|
switch<7>     |   -0.533(R)|    0.805(R)|clock_27mhz_IBUFG |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   14.598(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.625(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.803(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.542(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.253(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   16.366(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   14.118(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   13.747(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   13.117(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.612(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   14.205(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   14.202(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.182(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_clock  |   20.918(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<0>|   10.369(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1>|   11.446(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2>|   11.342(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3>|   11.624(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4>|   11.768(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5>|   12.889(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6>|   11.802(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7>|   11.355(R)|clock_27mhz_IBUFG |   0.000|
audio_reset_b    |   12.690(R)|clock_27mhz_IBUFG |   0.000|
disp_clock       |   10.585(R)|clock_27mhz_IBUFG |   0.000|
flash_address<1> |   10.924(R)|clock_27mhz_IBUFG |   0.000|
flash_address<2> |    9.419(R)|clock_27mhz_IBUFG |   0.000|
flash_address<3> |    9.747(R)|clock_27mhz_IBUFG |   0.000|
flash_address<4> |    9.440(R)|clock_27mhz_IBUFG |   0.000|
flash_address<5> |    9.770(R)|clock_27mhz_IBUFG |   0.000|
flash_address<6> |    9.796(R)|clock_27mhz_IBUFG |   0.000|
flash_address<7> |    9.761(R)|clock_27mhz_IBUFG |   0.000|
flash_address<8> |   10.189(R)|clock_27mhz_IBUFG |   0.000|
flash_address<9> |   10.514(R)|clock_27mhz_IBUFG |   0.000|
flash_address<10>|    9.749(R)|clock_27mhz_IBUFG |   0.000|
flash_address<11>|   10.356(R)|clock_27mhz_IBUFG |   0.000|
flash_address<12>|    9.508(R)|clock_27mhz_IBUFG |   0.000|
flash_address<13>|    9.794(R)|clock_27mhz_IBUFG |   0.000|
flash_address<14>|    9.780(R)|clock_27mhz_IBUFG |   0.000|
flash_address<15>|    9.808(R)|clock_27mhz_IBUFG |   0.000|
flash_address<16>|    9.847(R)|clock_27mhz_IBUFG |   0.000|
flash_address<17>|    9.837(R)|clock_27mhz_IBUFG |   0.000|
flash_address<18>|   10.161(R)|clock_27mhz_IBUFG |   0.000|
flash_address<19>|   10.623(R)|clock_27mhz_IBUFG |   0.000|
flash_address<20>|   10.400(R)|clock_27mhz_IBUFG |   0.000|
flash_address<21>|   10.320(R)|clock_27mhz_IBUFG |   0.000|
flash_address<22>|   10.943(R)|clock_27mhz_IBUFG |   0.000|
flash_address<23>|   10.554(R)|clock_27mhz_IBUFG |   0.000|
flash_ce_b       |   10.697(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0>    |   10.397(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1>    |   10.944(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2>    |   10.300(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3>    |   10.304(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4>    |   10.329(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5>    |   10.328(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6>    |   10.965(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7>    |   10.966(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8>    |   10.304(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9>    |   11.996(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>   |    9.665(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>   |    9.671(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>   |   10.000(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>   |   10.639(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>   |   10.641(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>   |   11.721(R)|clock_27mhz_IBUFG |   0.000|
flash_oe_b       |    9.402(R)|clock_27mhz_IBUFG |   0.000|
flash_we_b       |    9.222(R)|clock_27mhz_IBUFG |   0.000|
led<0>           |   15.590(R)|clock_65mhz       |   0.000|
led<1>           |   14.993(R)|clock_65mhz       |   0.000|
led<2>           |   14.933(R)|clock_65mhz       |   0.000|
led<3>           |   15.073(R)|clock_65mhz       |   0.000|
led<4>           |   15.009(R)|clock_65mhz       |   0.000|
led<5>           |   14.284(R)|clock_65mhz       |   0.000|
led<6>           |   13.051(R)|clock_65mhz       |   0.000|
led<7>           |   13.420(R)|clock_65mhz       |   0.000|
vga_out_blank_b  |   13.746(R)|clock_65mhz       |   0.000|
vga_out_blue<4>  |   12.858(R)|clock_65mhz       |   0.000|
vga_out_blue<5>  |   12.885(R)|clock_65mhz       |   0.000|
vga_out_blue<6>  |   12.369(R)|clock_65mhz       |   0.000|
vga_out_blue<7>  |   11.591(R)|clock_65mhz       |   0.000|
vga_out_green<4> |   14.193(R)|clock_65mhz       |   0.000|
vga_out_green<5> |   13.767(R)|clock_65mhz       |   0.000|
vga_out_green<6> |   13.697(R)|clock_65mhz       |   0.000|
vga_out_green<7> |   13.542(R)|clock_65mhz       |   0.000|
vga_out_hsync    |   14.258(R)|clock_65mhz       |   0.000|
vga_out_red<4>   |   14.521(R)|clock_65mhz       |   0.000|
vga_out_red<5>   |   13.047(R)|clock_65mhz       |   0.000|
vga_out_red<6>   |   13.741(R)|clock_65mhz       |   0.000|
vga_out_red<7>   |   13.983(R)|clock_65mhz       |   0.000|
vga_out_vsync    |   14.568(R)|clock_65mhz       |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.511|         |   12.279|    4.235|
clock_27mhz    |    2.929|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.248|         |         |         |
clock_27mhz    |   19.107|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
ac97_bit_clock |analyzer1_clock    |   17.015|
ac97_sdata_in  |analyzer1_data<2>  |   14.662|
clock_27mhz    |vga_out_pixel_clock|   11.447|
---------------+-------------------+---------+


Analysis completed Wed Nov 29 18:44:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



