IP Generator (Version 2021.1-SP7.3 build 94852)
Check out license ...
Start generating at 2022-10-19 14:10
Instance: afifo_16i_64o_512 (D:\Projects\FPGA_match\ddr3_hdmi_colorbar_with_input\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.idf)
IP: DRM Based FIFO (1.6)
Part: Logos-PGL22G-MBG324--6
Create directory 'rtl' ...
Copy 'rtl\ipml_fifo_ctrl_v1_3.v' to 'rtl' ...
Copy 'rtl\ipml_fifo_v1_6.v.xml' to 'rtl' ...
Copy 'rtl\ipml_prefetch_fifo_v1_6.v.xml' to 'rtl' ...
Copy 'rtl\ipml_reg_fifo_v1_0.v' to 'rtl' ...
Copy 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_sdpram_v1_6.v.xml' to 'rtl\ipml_sdpram_v1_6_afifo_16i_64o_512.v' ...
Compile file 'rtl\ipml_fifo_v1_6.v.xml' to 'rtl\ipml_fifo_v1_6_afifo_16i_64o_512.v' ...
Compile file 'rtl\ipml_prefetch_fifo_v1_6.v.xml' to 'rtl\ipml_prefetch_fifo_v1_6_afifo_16i_64o_512.v' ...
Copy 'ipml_fifo_wrapper_v1_6.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_6.v.xml' to 'afifo_16i_64o_512.v' ...
Found top module 'afifo_16i_64o_512' in file 'afifo_16i_64o_512.v'.
Copy 'ipml_prefetch_fifo_wrapper_v1_6.v.xml' ...
Compile file 'ipml_prefetch_fifo_wrapper_v1_6.v.xml' to 'afifo_16i_64o_512_prefetch.v' ...
Copy 'ipml_fifo_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_fifo_wrapper_v1_3_tb.v.xml' to 'afifo_16i_64o_512_tb.v' ...
Create template file 'afifo_16i_64o_512_tmpl.v' ...
Create template file 'afifo_16i_64o_512_tmpl.vhdl' ...
There are 4 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
