<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4932" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4932{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4932{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4932{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4932{left:189px;bottom:998px;}
#t5_4932{left:424px;bottom:998px;letter-spacing:-0.14px;}
#t6_4932{left:424px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#t7_4932{left:424px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.11px;}
#t8_4932{left:424px;bottom:943px;letter-spacing:-0.11px;}
#t9_4932{left:424px;bottom:926px;letter-spacing:-0.12px;}
#ta_4932{left:189px;bottom:901px;letter-spacing:-0.13px;}
#tb_4932{left:424px;bottom:901px;letter-spacing:-0.13px;}
#tc_4932{left:81px;bottom:877px;letter-spacing:-0.16px;}
#td_4932{left:142px;bottom:877px;letter-spacing:-0.17px;}
#te_4932{left:189px;bottom:877px;letter-spacing:-0.13px;}
#tf_4932{left:424px;bottom:877px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tg_4932{left:81px;bottom:852px;letter-spacing:-0.16px;}
#th_4932{left:142px;bottom:852px;letter-spacing:-0.17px;}
#ti_4932{left:189px;bottom:852px;letter-spacing:-0.13px;}
#tj_4932{left:424px;bottom:852px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tk_4932{left:81px;bottom:828px;letter-spacing:-0.15px;}
#tl_4932{left:142px;bottom:828px;letter-spacing:-0.17px;}
#tm_4932{left:189px;bottom:828px;letter-spacing:-0.15px;}
#tn_4932{left:423px;bottom:828px;letter-spacing:-0.11px;}
#to_4932{left:424px;bottom:807px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tp_4932{left:424px;bottom:785px;letter-spacing:-0.11px;}
#tq_4932{left:81px;bottom:761px;letter-spacing:-0.15px;}
#tr_4932{left:142px;bottom:761px;letter-spacing:-0.17px;}
#ts_4932{left:189px;bottom:761px;letter-spacing:-0.15px;}
#tt_4932{left:424px;bottom:761px;letter-spacing:-0.11px;}
#tu_4932{left:424px;bottom:739px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tv_4932{left:424px;bottom:718px;letter-spacing:-0.11px;}
#tw_4932{left:81px;bottom:694px;letter-spacing:-0.15px;}
#tx_4932{left:142px;bottom:694px;letter-spacing:-0.17px;}
#ty_4932{left:189px;bottom:694px;letter-spacing:-0.15px;}
#tz_4932{left:424px;bottom:694px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_4932{left:424px;bottom:672px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t11_4932{left:424px;bottom:651px;letter-spacing:-0.11px;}
#t12_4932{left:81px;bottom:626px;letter-spacing:-0.16px;}
#t13_4932{left:142px;bottom:626px;letter-spacing:-0.17px;}
#t14_4932{left:189px;bottom:626px;letter-spacing:-0.15px;}
#t15_4932{left:424px;bottom:626px;letter-spacing:-0.12px;}
#t16_4932{left:189px;bottom:602px;letter-spacing:-0.13px;}
#t17_4932{left:424px;bottom:602px;letter-spacing:-0.13px;}
#t18_4932{left:189px;bottom:577px;letter-spacing:-0.14px;}
#t19_4932{left:423px;bottom:577px;letter-spacing:-0.12px;}
#t1a_4932{left:424px;bottom:556px;letter-spacing:-0.12px;}
#t1b_4932{left:424px;bottom:535px;letter-spacing:-0.07px;word-spacing:-0.03px;}
#t1c_4932{left:457px;bottom:535px;letter-spacing:-0.11px;}
#t1d_4932{left:457px;bottom:518px;letter-spacing:-0.11px;}
#t1e_4932{left:424px;bottom:498px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#t1f_4932{left:457px;bottom:498px;letter-spacing:-0.11px;}
#t1g_4932{left:424px;bottom:478px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t1h_4932{left:424px;bottom:461px;letter-spacing:-0.12px;}
#t1i_4932{left:189px;bottom:437px;letter-spacing:-0.14px;}
#t1j_4932{left:423px;bottom:437px;letter-spacing:-0.12px;}
#t1k_4932{left:81px;bottom:412px;letter-spacing:-0.14px;}
#t1l_4932{left:142px;bottom:412px;letter-spacing:-0.17px;}
#t1m_4932{left:189px;bottom:412px;letter-spacing:-0.14px;}
#t1n_4932{left:424px;bottom:412px;letter-spacing:-0.12px;}
#t1o_4932{left:424px;bottom:391px;letter-spacing:-0.11px;}
#t1p_4932{left:189px;bottom:367px;letter-spacing:-0.11px;}
#t1q_4932{left:424px;bottom:367px;letter-spacing:-0.13px;}
#t1r_4932{left:283px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1s_4932{left:369px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1t_4932{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1u_4932{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t1v_4932{left:219px;bottom:1046px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1w_4932{left:588px;bottom:1063px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1x_4932{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t1y_4932{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4932{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4932{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4932{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4932{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4932{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4932" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4932Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4932" style="-webkit-user-select: none;"><object width="935" height="1210" data="4932/4932.svg" type="image/svg+xml" id="pdf4932" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4932" class="t s1_4932">2-410 </span><span id="t2_4932" class="t s1_4932">Vol. 4 </span>
<span id="t3_4932" class="t s2_4932">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4932" class="t s3_4932">2 </span><span id="t5_4932" class="t s3_4932">MCIP </span>
<span id="t6_4932" class="t s3_4932">When set, this bit indicates that a machine check has been generated. If a </span>
<span id="t7_4932" class="t s3_4932">second machine check is detected while this bit is still set, the processor </span>
<span id="t8_4932" class="t s3_4932">enters a shutdown state. Software should write this bit to 0 after </span>
<span id="t9_4932" class="t s3_4932">processing a machine check exception. </span>
<span id="ta_4932" class="t s3_4932">63:3 </span><span id="tb_4932" class="t s3_4932">Reserved </span>
<span id="tc_4932" class="t s3_4932">198H </span><span id="td_4932" class="t s3_4932">408 </span><span id="te_4932" class="t s3_4932">IA32_PERF_STATUS </span><span id="tf_4932" class="t s3_4932">See Table 2-2. </span>
<span id="tg_4932" class="t s3_4932">199H </span><span id="th_4932" class="t s3_4932">409 </span><span id="ti_4932" class="t s3_4932">IA32_PERF_CTL </span><span id="tj_4932" class="t s3_4932">See Table 2-2. </span>
<span id="tk_4932" class="t s3_4932">19AH </span><span id="tl_4932" class="t s3_4932">410 </span><span id="tm_4932" class="t s3_4932">IA32_CLOCK_MODULATION </span><span id="tn_4932" class="t s3_4932">Clock Modulation (R/W). </span>
<span id="to_4932" class="t s3_4932">See Table 2-2. </span>
<span id="tp_4932" class="t s3_4932">See Section 15.8.3, “Software Controlled Clock Modulation.” </span>
<span id="tq_4932" class="t s3_4932">19BH </span><span id="tr_4932" class="t s3_4932">411 </span><span id="ts_4932" class="t s3_4932">IA32_THERM_INTERRUPT </span><span id="tt_4932" class="t s3_4932">Thermal Interrupt Control (R/W) </span>
<span id="tu_4932" class="t s3_4932">See Table 2-2. </span>
<span id="tv_4932" class="t s3_4932">See Section 15.8.2, “Thermal Monitor.” </span>
<span id="tw_4932" class="t s3_4932">19CH </span><span id="tx_4932" class="t s3_4932">412 </span><span id="ty_4932" class="t s3_4932">IA32_THERM_STATUS </span><span id="tz_4932" class="t s3_4932">Thermal Monitor Status (R/W) </span>
<span id="t10_4932" class="t s3_4932">See Table 2-2. </span>
<span id="t11_4932" class="t s3_4932">See Section 15.8.2, “Thermal Monitor.” </span>
<span id="t12_4932" class="t s3_4932">19DH </span><span id="t13_4932" class="t s3_4932">413 </span><span id="t14_4932" class="t s3_4932">MSR_THERM2_CTL </span><span id="t15_4932" class="t s3_4932">Thermal Monitor 2 Control </span>
<span id="t16_4932" class="t s3_4932">15:0 </span><span id="t17_4932" class="t s3_4932">Reserved </span>
<span id="t18_4932" class="t s3_4932">16 </span><span id="t19_4932" class="t s3_4932">TM_SELECT (R/W) </span>
<span id="t1a_4932" class="t s3_4932">Mode of automatic thermal monitor: </span>
<span id="t1b_4932" class="t s3_4932">0 = </span><span id="t1c_4932" class="t s3_4932">Thermal Monitor 1 (thermally-initiated on-die modulation of the </span>
<span id="t1d_4932" class="t s3_4932">stop-clock duty cycle) </span>
<span id="t1e_4932" class="t s3_4932">1 = </span><span id="t1f_4932" class="t s3_4932">Thermal Monitor 2 (thermally-initiated frequency transitions) </span>
<span id="t1g_4932" class="t s3_4932">If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no </span>
<span id="t1h_4932" class="t s3_4932">effect. Neither TM1 nor TM2 will be enabled. </span>
<span id="t1i_4932" class="t s3_4932">63:16 </span><span id="t1j_4932" class="t s3_4932">Reserved </span>
<span id="t1k_4932" class="t s3_4932">1A0H </span><span id="t1l_4932" class="t s3_4932">416 </span><span id="t1m_4932" class="t s3_4932">IA32_MISC_ENABLE </span><span id="t1n_4932" class="t s3_4932">Enable Miscellaneous Processor Features (R/W) </span>
<span id="t1o_4932" class="t s3_4932">Allows a variety of processor functions to be enabled and disabled. </span>
<span id="t1p_4932" class="t s3_4932">2:0 </span><span id="t1q_4932" class="t s3_4932">Reserved </span>
<span id="t1r_4932" class="t s4_4932">Table 2-59. </span><span id="t1s_4932" class="t s4_4932">MSRs in Pentium M Processors (Contd.) </span>
<span id="t1t_4932" class="t s5_4932">Register </span>
<span id="t1u_4932" class="t s5_4932">Address </span><span id="t1v_4932" class="t s5_4932">Register Name / Bit Fields </span>
<span id="t1w_4932" class="t s5_4932">Bit Description </span>
<span id="t1x_4932" class="t s5_4932">Hex </span><span id="t1y_4932" class="t s5_4932">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
