
==============================================================================
XRT Build Version: 2.6.638 (2020.1)
       Build Date: 2020-05-18 17:05:20
          Hash ID: ddd5bb64ebedcab6df535d5d8525c854115b0555
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.1) on Tue May 19 20:17:16 MDT 2020
   Version:                2.6.638
   Kernels:                Filter2DKernel
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          02bcfc86-868b-4d13-b15c-1f9531050ed5
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u200
   Name:                   xdma
   Version:                201830.2
   Generated Version:      Vivado 2018.3 (SW Build: 2568420)
   Created:                Tue Jun 25 06:55:20 2019
   FPGA Device:            xcu200
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au200:1.0
   Board Part:             xilinx.com:au200:part0:1.0
   Platform VBNV:          xilinx_u200_xdma_201830_2
   Static UUID:            c102e7af-b2b8-4381-992b-9a00cc3863eb
   Feature ROM TimeStamp:  1561465320

Clocks
------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 300 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank3
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: Filter2DKernel

Definition
----------
   Signature: Filter2DKernel (void* coeffs, float factor, unsigned int bias, unsigned int width, unsigned int height, unsigned int stride, void* src, void* dst)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        Filter2DKernel_1
   Base Address: 0x1800000

   Argument:          coeffs
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            bank1 (MEM_DDR4)

   Argument:          factor
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          bias
   Register Offset:   0x24
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          width
   Register Offset:   0x2C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          height
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          stride
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          src
   Register Offset:   0x44
   Port:              M_AXI_GMEM
   Memory:            bank1 (MEM_DDR4)

   Argument:          dst
   Register Offset:   0x50
   Port:              M_AXI_GMEM
   Memory:            bank1 (MEM_DDR4)

--------------------------
Instance:        Filter2DKernel_2
   Base Address: 0x1810000

   Argument:          coeffs
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            bank1 (MEM_DDR4)

   Argument:          factor
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          bias
   Register Offset:   0x24
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          width
   Register Offset:   0x2C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          height
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          stride
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          src
   Register Offset:   0x44
   Port:              M_AXI_GMEM
   Memory:            bank1 (MEM_DDR4)

   Argument:          dst
   Register Offset:   0x50
   Port:              M_AXI_GMEM
   Memory:            bank1 (MEM_DDR4)

--------------------------
Instance:        Filter2DKernel_3
   Base Address: 0x1820000

   Argument:          coeffs
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            bank1 (MEM_DDR4)

   Argument:          factor
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          bias
   Register Offset:   0x24
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          width
   Register Offset:   0x2C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          height
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          stride
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          src
   Register Offset:   0x44
   Port:              M_AXI_GMEM
   Memory:            bank1 (MEM_DDR4)

   Argument:          dst
   Register Offset:   0x50
   Port:              M_AXI_GMEM
   Memory:            bank1 (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.1 - Tue May 19 20:17:16 MDT 2020 (SW BUILD: 2896432)
   Command Line:  v++ --profile_kernel data:all:all:all:all --trace_memory DDR[3] --profile_kernel stall:all:all:all -l -t hw -s --config build_options.cfg kernel.xo -o fpgabinary.xclbin 
   Options:       --profile_kernel data:all:all:all:all
                  --trace_memory DDR[3]
                  --profile_kernel stall:all:all:all
                  -l
                  -t hw
                  -s
                  --config build_options.cfg kernel.xo
                  -o fpgabinary.xclbin 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
