library ieee;
use ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all ;

entity clk_div is
  port (
    clk : in std_logic;
    clk_hz : out std_logic
  );
end clk_div;

architecture behavioral of clk_div is
	SIGNAL Count : STD_LOGIC_VECTOR (27 DOWNTO 0) ;
	SIGNAL temp : STD_LOGIC;
begin
	Process (clk)
	begin
		IF (clk'EVENT and clk = '1') THEN 
			IF count = x"0000000" THEN
				temp <= '1';
				count <= x"2FAF080"; --"25000000"
			ELSE
				temp <= '0';
				count <= count - 1;
			END IF;
		END IF;
	END Process;
	clk_hz <= temp;
end behavioral;
