 
****************************************
Report : area
Design : pci_bridge32
Version: W-2024.09-SP2
Date   : Tue May  6 09:30:32 2025
****************************************

Library(s) Used:

    saed32rvt_ss0p95v25c (File: /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db)

Number of ports:                          371
Number of nets:                          1544
Number of cells:                           89
Number of combinational cells:             80
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                         69
Number of references:                      16

Combinational area:              18480.843489
Buf/Inv area:                     1381.272669
Noncombinational area:           24526.421505
Macro/Black Box area:                0.000000
Net Interconnect area:           18403.384454

Total cell area:                 43007.264994
Total area:                      61410.649448
1
