`include <components.rule>

delay_line_test( RS ) :=
{
	VP.VPULSE( @4, @GND, 1, 20n, 200n );
	R2.CR ( @4, @3, 0 );
	L1.CL ( @3, @1, 70n );
	C1.CC ( @1, @2, 10n );
	R1.CR ( @2, @GND, RS  )
};

CIRCUIT := SOLVE_TRANS( delay_line_test( _getv( _RV ) ) )
