
nucleo-f303k8-16x2-lcd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002498  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002620  08002620  00003620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002658  08002658  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002658  08002658  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002658  08002658  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002658  08002658  00003658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800265c  0800265c  0000365c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002660  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000400c  2**0
                  CONTENTS
 10 .bss          000000a8  2000000c  2000000c  0000400c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000b4  200000b4  0000400c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007e84  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001209  00000000  00000000  0000bec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000608  00000000  00000000  0000d0d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000049e  00000000  00000000  0000d6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001973e  00000000  00000000  0000db76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000811b  00000000  00000000  000272b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00096c9a  00000000  00000000  0002f3cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000c6069  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001778  00000000  00000000  000c60ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  000c7824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002608 	.word	0x08002608

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002608 	.word	0x08002608

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 f972 	bl	80004b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f806 	bl	80001e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f870 	bl	80002b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001d8:	f000 f83e 	bl	8000258 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001dc:	bf00      	nop
 80001de:	e7fd      	b.n	80001dc <main+0x14>

080001e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b090      	sub	sp, #64	@ 0x40
 80001e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001e6:	f107 0318 	add.w	r3, r7, #24
 80001ea:	2228      	movs	r2, #40	@ 0x28
 80001ec:	2100      	movs	r1, #0
 80001ee:	4618      	mov	r0, r3
 80001f0:	f002 f9dd 	bl	80025ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001f4:	1d3b      	adds	r3, r7, #4
 80001f6:	2200      	movs	r2, #0
 80001f8:	601a      	str	r2, [r3, #0]
 80001fa:	605a      	str	r2, [r3, #4]
 80001fc:	609a      	str	r2, [r3, #8]
 80001fe:	60da      	str	r2, [r3, #12]
 8000200:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000202:	2302      	movs	r3, #2
 8000204:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000206:	2301      	movs	r3, #1
 8000208:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800020a:	2310      	movs	r3, #16
 800020c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800020e:	2300      	movs	r3, #0
 8000210:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000212:	f107 0318 	add.w	r3, r7, #24
 8000216:	4618      	mov	r0, r3
 8000218:	f000 fc0a 	bl	8000a30 <HAL_RCC_OscConfig>
 800021c:	4603      	mov	r3, r0
 800021e:	2b00      	cmp	r3, #0
 8000220:	d001      	beq.n	8000226 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000222:	f000 f86d 	bl	8000300 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000226:	230f      	movs	r3, #15
 8000228:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800022a:	2300      	movs	r3, #0
 800022c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800022e:	2300      	movs	r3, #0
 8000230:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000232:	2300      	movs	r3, #0
 8000234:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000236:	2300      	movs	r3, #0
 8000238:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	2100      	movs	r1, #0
 800023e:	4618      	mov	r0, r3
 8000240:	f001 fc04 	bl	8001a4c <HAL_RCC_ClockConfig>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d001      	beq.n	800024e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800024a:	f000 f859 	bl	8000300 <Error_Handler>
  }
}
 800024e:	bf00      	nop
 8000250:	3740      	adds	r7, #64	@ 0x40
 8000252:	46bd      	mov	sp, r7
 8000254:	bd80      	pop	{r7, pc}
	...

08000258 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800025c:	4b14      	ldr	r3, [pc, #80]	@ (80002b0 <MX_USART2_UART_Init+0x58>)
 800025e:	4a15      	ldr	r2, [pc, #84]	@ (80002b4 <MX_USART2_UART_Init+0x5c>)
 8000260:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000262:	4b13      	ldr	r3, [pc, #76]	@ (80002b0 <MX_USART2_UART_Init+0x58>)
 8000264:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000268:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800026a:	4b11      	ldr	r3, [pc, #68]	@ (80002b0 <MX_USART2_UART_Init+0x58>)
 800026c:	2200      	movs	r2, #0
 800026e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000270:	4b0f      	ldr	r3, [pc, #60]	@ (80002b0 <MX_USART2_UART_Init+0x58>)
 8000272:	2200      	movs	r2, #0
 8000274:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000276:	4b0e      	ldr	r3, [pc, #56]	@ (80002b0 <MX_USART2_UART_Init+0x58>)
 8000278:	2200      	movs	r2, #0
 800027a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800027c:	4b0c      	ldr	r3, [pc, #48]	@ (80002b0 <MX_USART2_UART_Init+0x58>)
 800027e:	220c      	movs	r2, #12
 8000280:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000282:	4b0b      	ldr	r3, [pc, #44]	@ (80002b0 <MX_USART2_UART_Init+0x58>)
 8000284:	2200      	movs	r2, #0
 8000286:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000288:	4b09      	ldr	r3, [pc, #36]	@ (80002b0 <MX_USART2_UART_Init+0x58>)
 800028a:	2200      	movs	r2, #0
 800028c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800028e:	4b08      	ldr	r3, [pc, #32]	@ (80002b0 <MX_USART2_UART_Init+0x58>)
 8000290:	2200      	movs	r2, #0
 8000292:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000294:	4b06      	ldr	r3, [pc, #24]	@ (80002b0 <MX_USART2_UART_Init+0x58>)
 8000296:	2200      	movs	r2, #0
 8000298:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800029a:	4805      	ldr	r0, [pc, #20]	@ (80002b0 <MX_USART2_UART_Init+0x58>)
 800029c:	f001 fde8 	bl	8001e70 <HAL_UART_Init>
 80002a0:	4603      	mov	r3, r0
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d001      	beq.n	80002aa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80002a6:	f000 f82b 	bl	8000300 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80002aa:	bf00      	nop
 80002ac:	bd80      	pop	{r7, pc}
 80002ae:	bf00      	nop
 80002b0:	20000028 	.word	0x20000028
 80002b4:	40004400 	.word	0x40004400

080002b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80002be:	4b0f      	ldr	r3, [pc, #60]	@ (80002fc <MX_GPIO_Init+0x44>)
 80002c0:	695b      	ldr	r3, [r3, #20]
 80002c2:	4a0e      	ldr	r2, [pc, #56]	@ (80002fc <MX_GPIO_Init+0x44>)
 80002c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80002c8:	6153      	str	r3, [r2, #20]
 80002ca:	4b0c      	ldr	r3, [pc, #48]	@ (80002fc <MX_GPIO_Init+0x44>)
 80002cc:	695b      	ldr	r3, [r3, #20]
 80002ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80002d2:	607b      	str	r3, [r7, #4]
 80002d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002d6:	4b09      	ldr	r3, [pc, #36]	@ (80002fc <MX_GPIO_Init+0x44>)
 80002d8:	695b      	ldr	r3, [r3, #20]
 80002da:	4a08      	ldr	r2, [pc, #32]	@ (80002fc <MX_GPIO_Init+0x44>)
 80002dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80002e0:	6153      	str	r3, [r2, #20]
 80002e2:	4b06      	ldr	r3, [pc, #24]	@ (80002fc <MX_GPIO_Init+0x44>)
 80002e4:	695b      	ldr	r3, [r3, #20]
 80002e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80002ea:	603b      	str	r3, [r7, #0]
 80002ec:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80002ee:	bf00      	nop
 80002f0:	370c      	adds	r7, #12
 80002f2:	46bd      	mov	sp, r7
 80002f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f8:	4770      	bx	lr
 80002fa:	bf00      	nop
 80002fc:	40021000 	.word	0x40021000

08000300 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000300:	b480      	push	{r7}
 8000302:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000304:	b672      	cpsid	i
}
 8000306:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000308:	bf00      	nop
 800030a:	e7fd      	b.n	8000308 <Error_Handler+0x8>

0800030c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800030c:	b480      	push	{r7}
 800030e:	b083      	sub	sp, #12
 8000310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000312:	4b0f      	ldr	r3, [pc, #60]	@ (8000350 <HAL_MspInit+0x44>)
 8000314:	699b      	ldr	r3, [r3, #24]
 8000316:	4a0e      	ldr	r2, [pc, #56]	@ (8000350 <HAL_MspInit+0x44>)
 8000318:	f043 0301 	orr.w	r3, r3, #1
 800031c:	6193      	str	r3, [r2, #24]
 800031e:	4b0c      	ldr	r3, [pc, #48]	@ (8000350 <HAL_MspInit+0x44>)
 8000320:	699b      	ldr	r3, [r3, #24]
 8000322:	f003 0301 	and.w	r3, r3, #1
 8000326:	607b      	str	r3, [r7, #4]
 8000328:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800032a:	4b09      	ldr	r3, [pc, #36]	@ (8000350 <HAL_MspInit+0x44>)
 800032c:	69db      	ldr	r3, [r3, #28]
 800032e:	4a08      	ldr	r2, [pc, #32]	@ (8000350 <HAL_MspInit+0x44>)
 8000330:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000334:	61d3      	str	r3, [r2, #28]
 8000336:	4b06      	ldr	r3, [pc, #24]	@ (8000350 <HAL_MspInit+0x44>)
 8000338:	69db      	ldr	r3, [r3, #28]
 800033a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800033e:	603b      	str	r3, [r7, #0]
 8000340:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000342:	bf00      	nop
 8000344:	370c      	adds	r7, #12
 8000346:	46bd      	mov	sp, r7
 8000348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop
 8000350:	40021000 	.word	0x40021000

08000354 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b08a      	sub	sp, #40	@ 0x28
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800035c:	f107 0314 	add.w	r3, r7, #20
 8000360:	2200      	movs	r2, #0
 8000362:	601a      	str	r2, [r3, #0]
 8000364:	605a      	str	r2, [r3, #4]
 8000366:	609a      	str	r2, [r3, #8]
 8000368:	60da      	str	r2, [r3, #12]
 800036a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	4a18      	ldr	r2, [pc, #96]	@ (80003d4 <HAL_UART_MspInit+0x80>)
 8000372:	4293      	cmp	r3, r2
 8000374:	d129      	bne.n	80003ca <HAL_UART_MspInit+0x76>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000376:	4b18      	ldr	r3, [pc, #96]	@ (80003d8 <HAL_UART_MspInit+0x84>)
 8000378:	69db      	ldr	r3, [r3, #28]
 800037a:	4a17      	ldr	r2, [pc, #92]	@ (80003d8 <HAL_UART_MspInit+0x84>)
 800037c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000380:	61d3      	str	r3, [r2, #28]
 8000382:	4b15      	ldr	r3, [pc, #84]	@ (80003d8 <HAL_UART_MspInit+0x84>)
 8000384:	69db      	ldr	r3, [r3, #28]
 8000386:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800038a:	613b      	str	r3, [r7, #16]
 800038c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800038e:	4b12      	ldr	r3, [pc, #72]	@ (80003d8 <HAL_UART_MspInit+0x84>)
 8000390:	695b      	ldr	r3, [r3, #20]
 8000392:	4a11      	ldr	r2, [pc, #68]	@ (80003d8 <HAL_UART_MspInit+0x84>)
 8000394:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000398:	6153      	str	r3, [r2, #20]
 800039a:	4b0f      	ldr	r3, [pc, #60]	@ (80003d8 <HAL_UART_MspInit+0x84>)
 800039c:	695b      	ldr	r3, [r3, #20]
 800039e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003a2:	60fb      	str	r3, [r7, #12]
 80003a4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80003a6:	f248 0304 	movw	r3, #32772	@ 0x8004
 80003aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003ac:	2302      	movs	r3, #2
 80003ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b0:	2300      	movs	r3, #0
 80003b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003b4:	2303      	movs	r3, #3
 80003b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80003b8:	2307      	movs	r3, #7
 80003ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003bc:	f107 0314 	add.w	r3, r7, #20
 80003c0:	4619      	mov	r1, r3
 80003c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003c6:	f000 f9c1 	bl	800074c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80003ca:	bf00      	nop
 80003cc:	3728      	adds	r7, #40	@ 0x28
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	40004400 	.word	0x40004400
 80003d8:	40021000 	.word	0x40021000

080003dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003e0:	bf00      	nop
 80003e2:	e7fd      	b.n	80003e0 <NMI_Handler+0x4>

080003e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003e8:	bf00      	nop
 80003ea:	e7fd      	b.n	80003e8 <HardFault_Handler+0x4>

080003ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003f0:	bf00      	nop
 80003f2:	e7fd      	b.n	80003f0 <MemManage_Handler+0x4>

080003f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003f8:	bf00      	nop
 80003fa:	e7fd      	b.n	80003f8 <BusFault_Handler+0x4>

080003fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000400:	bf00      	nop
 8000402:	e7fd      	b.n	8000400 <UsageFault_Handler+0x4>

08000404 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000408:	bf00      	nop
 800040a:	46bd      	mov	sp, r7
 800040c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000410:	4770      	bx	lr

08000412 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000412:	b480      	push	{r7}
 8000414:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000416:	bf00      	nop
 8000418:	46bd      	mov	sp, r7
 800041a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041e:	4770      	bx	lr

08000420 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000424:	bf00      	nop
 8000426:	46bd      	mov	sp, r7
 8000428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042c:	4770      	bx	lr

0800042e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800042e:	b580      	push	{r7, lr}
 8000430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000432:	f000 f885 	bl	8000540 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000436:	bf00      	nop
 8000438:	bd80      	pop	{r7, pc}
	...

0800043c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000440:	4b06      	ldr	r3, [pc, #24]	@ (800045c <SystemInit+0x20>)
 8000442:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000446:	4a05      	ldr	r2, [pc, #20]	@ (800045c <SystemInit+0x20>)
 8000448:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800044c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000450:	bf00      	nop
 8000452:	46bd      	mov	sp, r7
 8000454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000458:	4770      	bx	lr
 800045a:	bf00      	nop
 800045c:	e000ed00 	.word	0xe000ed00

08000460 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000460:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000498 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000464:	f7ff ffea 	bl	800043c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000468:	480c      	ldr	r0, [pc, #48]	@ (800049c <LoopForever+0x6>)
  ldr r1, =_edata
 800046a:	490d      	ldr	r1, [pc, #52]	@ (80004a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800046c:	4a0d      	ldr	r2, [pc, #52]	@ (80004a4 <LoopForever+0xe>)
  movs r3, #0
 800046e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000470:	e002      	b.n	8000478 <LoopCopyDataInit>

08000472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000476:	3304      	adds	r3, #4

08000478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800047a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800047c:	d3f9      	bcc.n	8000472 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800047e:	4a0a      	ldr	r2, [pc, #40]	@ (80004a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000480:	4c0a      	ldr	r4, [pc, #40]	@ (80004ac <LoopForever+0x16>)
  movs r3, #0
 8000482:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000484:	e001      	b.n	800048a <LoopFillZerobss>

08000486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000488:	3204      	adds	r2, #4

0800048a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800048a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800048c:	d3fb      	bcc.n	8000486 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800048e:	f002 f897 	bl	80025c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000492:	f7ff fe99 	bl	80001c8 <main>

08000496 <LoopForever>:

LoopForever:
    b LoopForever
 8000496:	e7fe      	b.n	8000496 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000498:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800049c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004a0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004a4:	08002660 	.word	0x08002660
  ldr r2, =_sbss
 80004a8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004ac:	200000b4 	.word	0x200000b4

080004b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004b0:	e7fe      	b.n	80004b0 <ADC1_2_IRQHandler>
	...

080004b4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004b8:	4b08      	ldr	r3, [pc, #32]	@ (80004dc <HAL_Init+0x28>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	4a07      	ldr	r2, [pc, #28]	@ (80004dc <HAL_Init+0x28>)
 80004be:	f043 0310 	orr.w	r3, r3, #16
 80004c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004c4:	2003      	movs	r0, #3
 80004c6:	f000 f90d 	bl	80006e4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004ca:	2000      	movs	r0, #0
 80004cc:	f000 f808 	bl	80004e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004d0:	f7ff ff1c 	bl	800030c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004d4:	2300      	movs	r3, #0
}
 80004d6:	4618      	mov	r0, r3
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	bf00      	nop
 80004dc:	40022000 	.word	0x40022000

080004e0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b082      	sub	sp, #8
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004e8:	4b12      	ldr	r3, [pc, #72]	@ (8000534 <HAL_InitTick+0x54>)
 80004ea:	681a      	ldr	r2, [r3, #0]
 80004ec:	4b12      	ldr	r3, [pc, #72]	@ (8000538 <HAL_InitTick+0x58>)
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	4619      	mov	r1, r3
 80004f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80004fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80004fe:	4618      	mov	r0, r3
 8000500:	f000 f917 	bl	8000732 <HAL_SYSTICK_Config>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d001      	beq.n	800050e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800050a:	2301      	movs	r3, #1
 800050c:	e00e      	b.n	800052c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	2b0f      	cmp	r3, #15
 8000512:	d80a      	bhi.n	800052a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000514:	2200      	movs	r2, #0
 8000516:	6879      	ldr	r1, [r7, #4]
 8000518:	f04f 30ff 	mov.w	r0, #4294967295
 800051c:	f000 f8ed 	bl	80006fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000520:	4a06      	ldr	r2, [pc, #24]	@ (800053c <HAL_InitTick+0x5c>)
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000526:	2300      	movs	r3, #0
 8000528:	e000      	b.n	800052c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800052a:	2301      	movs	r3, #1
}
 800052c:	4618      	mov	r0, r3
 800052e:	3708      	adds	r7, #8
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}
 8000534:	20000000 	.word	0x20000000
 8000538:	20000008 	.word	0x20000008
 800053c:	20000004 	.word	0x20000004

08000540 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000544:	4b06      	ldr	r3, [pc, #24]	@ (8000560 <HAL_IncTick+0x20>)
 8000546:	781b      	ldrb	r3, [r3, #0]
 8000548:	461a      	mov	r2, r3
 800054a:	4b06      	ldr	r3, [pc, #24]	@ (8000564 <HAL_IncTick+0x24>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	4413      	add	r3, r2
 8000550:	4a04      	ldr	r2, [pc, #16]	@ (8000564 <HAL_IncTick+0x24>)
 8000552:	6013      	str	r3, [r2, #0]
}
 8000554:	bf00      	nop
 8000556:	46bd      	mov	sp, r7
 8000558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop
 8000560:	20000008 	.word	0x20000008
 8000564:	200000b0 	.word	0x200000b0

08000568 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
  return uwTick;  
 800056c:	4b03      	ldr	r3, [pc, #12]	@ (800057c <HAL_GetTick+0x14>)
 800056e:	681b      	ldr	r3, [r3, #0]
}
 8000570:	4618      	mov	r0, r3
 8000572:	46bd      	mov	sp, r7
 8000574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop
 800057c:	200000b0 	.word	0x200000b0

08000580 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000580:	b480      	push	{r7}
 8000582:	b085      	sub	sp, #20
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f003 0307 	and.w	r3, r3, #7
 800058e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000590:	4b0c      	ldr	r3, [pc, #48]	@ (80005c4 <__NVIC_SetPriorityGrouping+0x44>)
 8000592:	68db      	ldr	r3, [r3, #12]
 8000594:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000596:	68ba      	ldr	r2, [r7, #8]
 8000598:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800059c:	4013      	ands	r3, r2
 800059e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80005ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005b2:	4a04      	ldr	r2, [pc, #16]	@ (80005c4 <__NVIC_SetPriorityGrouping+0x44>)
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	60d3      	str	r3, [r2, #12]
}
 80005b8:	bf00      	nop
 80005ba:	3714      	adds	r7, #20
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr
 80005c4:	e000ed00 	.word	0xe000ed00

080005c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005cc:	4b04      	ldr	r3, [pc, #16]	@ (80005e0 <__NVIC_GetPriorityGrouping+0x18>)
 80005ce:	68db      	ldr	r3, [r3, #12]
 80005d0:	0a1b      	lsrs	r3, r3, #8
 80005d2:	f003 0307 	and.w	r3, r3, #7
}
 80005d6:	4618      	mov	r0, r3
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr
 80005e0:	e000ed00 	.word	0xe000ed00

080005e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	6039      	str	r1, [r7, #0]
 80005ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	db0a      	blt.n	800060e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f8:	683b      	ldr	r3, [r7, #0]
 80005fa:	b2da      	uxtb	r2, r3
 80005fc:	490c      	ldr	r1, [pc, #48]	@ (8000630 <__NVIC_SetPriority+0x4c>)
 80005fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000602:	0112      	lsls	r2, r2, #4
 8000604:	b2d2      	uxtb	r2, r2
 8000606:	440b      	add	r3, r1
 8000608:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800060c:	e00a      	b.n	8000624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	b2da      	uxtb	r2, r3
 8000612:	4908      	ldr	r1, [pc, #32]	@ (8000634 <__NVIC_SetPriority+0x50>)
 8000614:	79fb      	ldrb	r3, [r7, #7]
 8000616:	f003 030f 	and.w	r3, r3, #15
 800061a:	3b04      	subs	r3, #4
 800061c:	0112      	lsls	r2, r2, #4
 800061e:	b2d2      	uxtb	r2, r2
 8000620:	440b      	add	r3, r1
 8000622:	761a      	strb	r2, [r3, #24]
}
 8000624:	bf00      	nop
 8000626:	370c      	adds	r7, #12
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	e000e100 	.word	0xe000e100
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000638:	b480      	push	{r7}
 800063a:	b089      	sub	sp, #36	@ 0x24
 800063c:	af00      	add	r7, sp, #0
 800063e:	60f8      	str	r0, [r7, #12]
 8000640:	60b9      	str	r1, [r7, #8]
 8000642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	f003 0307 	and.w	r3, r3, #7
 800064a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800064c:	69fb      	ldr	r3, [r7, #28]
 800064e:	f1c3 0307 	rsb	r3, r3, #7
 8000652:	2b04      	cmp	r3, #4
 8000654:	bf28      	it	cs
 8000656:	2304      	movcs	r3, #4
 8000658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800065a:	69fb      	ldr	r3, [r7, #28]
 800065c:	3304      	adds	r3, #4
 800065e:	2b06      	cmp	r3, #6
 8000660:	d902      	bls.n	8000668 <NVIC_EncodePriority+0x30>
 8000662:	69fb      	ldr	r3, [r7, #28]
 8000664:	3b03      	subs	r3, #3
 8000666:	e000      	b.n	800066a <NVIC_EncodePriority+0x32>
 8000668:	2300      	movs	r3, #0
 800066a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800066c:	f04f 32ff 	mov.w	r2, #4294967295
 8000670:	69bb      	ldr	r3, [r7, #24]
 8000672:	fa02 f303 	lsl.w	r3, r2, r3
 8000676:	43da      	mvns	r2, r3
 8000678:	68bb      	ldr	r3, [r7, #8]
 800067a:	401a      	ands	r2, r3
 800067c:	697b      	ldr	r3, [r7, #20]
 800067e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000680:	f04f 31ff 	mov.w	r1, #4294967295
 8000684:	697b      	ldr	r3, [r7, #20]
 8000686:	fa01 f303 	lsl.w	r3, r1, r3
 800068a:	43d9      	mvns	r1, r3
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000690:	4313      	orrs	r3, r2
         );
}
 8000692:	4618      	mov	r0, r3
 8000694:	3724      	adds	r7, #36	@ 0x24
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
	...

080006a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	3b01      	subs	r3, #1
 80006ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80006b0:	d301      	bcc.n	80006b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006b2:	2301      	movs	r3, #1
 80006b4:	e00f      	b.n	80006d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006b6:	4a0a      	ldr	r2, [pc, #40]	@ (80006e0 <SysTick_Config+0x40>)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	3b01      	subs	r3, #1
 80006bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006be:	210f      	movs	r1, #15
 80006c0:	f04f 30ff 	mov.w	r0, #4294967295
 80006c4:	f7ff ff8e 	bl	80005e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006c8:	4b05      	ldr	r3, [pc, #20]	@ (80006e0 <SysTick_Config+0x40>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006ce:	4b04      	ldr	r3, [pc, #16]	@ (80006e0 <SysTick_Config+0x40>)
 80006d0:	2207      	movs	r2, #7
 80006d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006d4:	2300      	movs	r3, #0
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	3708      	adds	r7, #8
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	e000e010 	.word	0xe000e010

080006e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006ec:	6878      	ldr	r0, [r7, #4]
 80006ee:	f7ff ff47 	bl	8000580 <__NVIC_SetPriorityGrouping>
}
 80006f2:	bf00      	nop
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}

080006fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	b086      	sub	sp, #24
 80006fe:	af00      	add	r7, sp, #0
 8000700:	4603      	mov	r3, r0
 8000702:	60b9      	str	r1, [r7, #8]
 8000704:	607a      	str	r2, [r7, #4]
 8000706:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000708:	2300      	movs	r3, #0
 800070a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800070c:	f7ff ff5c 	bl	80005c8 <__NVIC_GetPriorityGrouping>
 8000710:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000712:	687a      	ldr	r2, [r7, #4]
 8000714:	68b9      	ldr	r1, [r7, #8]
 8000716:	6978      	ldr	r0, [r7, #20]
 8000718:	f7ff ff8e 	bl	8000638 <NVIC_EncodePriority>
 800071c:	4602      	mov	r2, r0
 800071e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000722:	4611      	mov	r1, r2
 8000724:	4618      	mov	r0, r3
 8000726:	f7ff ff5d 	bl	80005e4 <__NVIC_SetPriority>
}
 800072a:	bf00      	nop
 800072c:	3718      	adds	r7, #24
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}

08000732 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000732:	b580      	push	{r7, lr}
 8000734:	b082      	sub	sp, #8
 8000736:	af00      	add	r7, sp, #0
 8000738:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800073a:	6878      	ldr	r0, [r7, #4]
 800073c:	f7ff ffb0 	bl	80006a0 <SysTick_Config>
 8000740:	4603      	mov	r3, r0
}
 8000742:	4618      	mov	r0, r3
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
	...

0800074c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800074c:	b480      	push	{r7}
 800074e:	b087      	sub	sp, #28
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
 8000754:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000756:	2300      	movs	r3, #0
 8000758:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800075a:	e14e      	b.n	80009fa <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800075c:	683b      	ldr	r3, [r7, #0]
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	2101      	movs	r1, #1
 8000762:	697b      	ldr	r3, [r7, #20]
 8000764:	fa01 f303 	lsl.w	r3, r1, r3
 8000768:	4013      	ands	r3, r2
 800076a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	2b00      	cmp	r3, #0
 8000770:	f000 8140 	beq.w	80009f4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	685b      	ldr	r3, [r3, #4]
 8000778:	f003 0303 	and.w	r3, r3, #3
 800077c:	2b01      	cmp	r3, #1
 800077e:	d005      	beq.n	800078c <HAL_GPIO_Init+0x40>
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	685b      	ldr	r3, [r3, #4]
 8000784:	f003 0303 	and.w	r3, r3, #3
 8000788:	2b02      	cmp	r3, #2
 800078a:	d130      	bne.n	80007ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	689b      	ldr	r3, [r3, #8]
 8000790:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000792:	697b      	ldr	r3, [r7, #20]
 8000794:	005b      	lsls	r3, r3, #1
 8000796:	2203      	movs	r2, #3
 8000798:	fa02 f303 	lsl.w	r3, r2, r3
 800079c:	43db      	mvns	r3, r3
 800079e:	693a      	ldr	r2, [r7, #16]
 80007a0:	4013      	ands	r3, r2
 80007a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	68da      	ldr	r2, [r3, #12]
 80007a8:	697b      	ldr	r3, [r7, #20]
 80007aa:	005b      	lsls	r3, r3, #1
 80007ac:	fa02 f303 	lsl.w	r3, r2, r3
 80007b0:	693a      	ldr	r2, [r7, #16]
 80007b2:	4313      	orrs	r3, r2
 80007b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	693a      	ldr	r2, [r7, #16]
 80007ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	685b      	ldr	r3, [r3, #4]
 80007c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007c2:	2201      	movs	r2, #1
 80007c4:	697b      	ldr	r3, [r7, #20]
 80007c6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ca:	43db      	mvns	r3, r3
 80007cc:	693a      	ldr	r2, [r7, #16]
 80007ce:	4013      	ands	r3, r2
 80007d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	685b      	ldr	r3, [r3, #4]
 80007d6:	091b      	lsrs	r3, r3, #4
 80007d8:	f003 0201 	and.w	r2, r3, #1
 80007dc:	697b      	ldr	r3, [r7, #20]
 80007de:	fa02 f303 	lsl.w	r3, r2, r3
 80007e2:	693a      	ldr	r2, [r7, #16]
 80007e4:	4313      	orrs	r3, r2
 80007e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	693a      	ldr	r2, [r7, #16]
 80007ec:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	685b      	ldr	r3, [r3, #4]
 80007f2:	f003 0303 	and.w	r3, r3, #3
 80007f6:	2b03      	cmp	r3, #3
 80007f8:	d017      	beq.n	800082a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	68db      	ldr	r3, [r3, #12]
 80007fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000800:	697b      	ldr	r3, [r7, #20]
 8000802:	005b      	lsls	r3, r3, #1
 8000804:	2203      	movs	r2, #3
 8000806:	fa02 f303 	lsl.w	r3, r2, r3
 800080a:	43db      	mvns	r3, r3
 800080c:	693a      	ldr	r2, [r7, #16]
 800080e:	4013      	ands	r3, r2
 8000810:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	689a      	ldr	r2, [r3, #8]
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	005b      	lsls	r3, r3, #1
 800081a:	fa02 f303 	lsl.w	r3, r2, r3
 800081e:	693a      	ldr	r2, [r7, #16]
 8000820:	4313      	orrs	r3, r2
 8000822:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	693a      	ldr	r2, [r7, #16]
 8000828:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f003 0303 	and.w	r3, r3, #3
 8000832:	2b02      	cmp	r3, #2
 8000834:	d123      	bne.n	800087e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000836:	697b      	ldr	r3, [r7, #20]
 8000838:	08da      	lsrs	r2, r3, #3
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	3208      	adds	r2, #8
 800083e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000842:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	f003 0307 	and.w	r3, r3, #7
 800084a:	009b      	lsls	r3, r3, #2
 800084c:	220f      	movs	r2, #15
 800084e:	fa02 f303 	lsl.w	r3, r2, r3
 8000852:	43db      	mvns	r3, r3
 8000854:	693a      	ldr	r2, [r7, #16]
 8000856:	4013      	ands	r3, r2
 8000858:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	691a      	ldr	r2, [r3, #16]
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	f003 0307 	and.w	r3, r3, #7
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	fa02 f303 	lsl.w	r3, r2, r3
 800086a:	693a      	ldr	r2, [r7, #16]
 800086c:	4313      	orrs	r3, r2
 800086e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	08da      	lsrs	r2, r3, #3
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	3208      	adds	r2, #8
 8000878:	6939      	ldr	r1, [r7, #16]
 800087a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	005b      	lsls	r3, r3, #1
 8000888:	2203      	movs	r2, #3
 800088a:	fa02 f303 	lsl.w	r3, r2, r3
 800088e:	43db      	mvns	r3, r3
 8000890:	693a      	ldr	r2, [r7, #16]
 8000892:	4013      	ands	r3, r2
 8000894:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	f003 0203 	and.w	r2, r3, #3
 800089e:	697b      	ldr	r3, [r7, #20]
 80008a0:	005b      	lsls	r3, r3, #1
 80008a2:	fa02 f303 	lsl.w	r3, r2, r3
 80008a6:	693a      	ldr	r2, [r7, #16]
 80008a8:	4313      	orrs	r3, r2
 80008aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	693a      	ldr	r2, [r7, #16]
 80008b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	685b      	ldr	r3, [r3, #4]
 80008b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	f000 809a 	beq.w	80009f4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c0:	4b55      	ldr	r3, [pc, #340]	@ (8000a18 <HAL_GPIO_Init+0x2cc>)
 80008c2:	699b      	ldr	r3, [r3, #24]
 80008c4:	4a54      	ldr	r2, [pc, #336]	@ (8000a18 <HAL_GPIO_Init+0x2cc>)
 80008c6:	f043 0301 	orr.w	r3, r3, #1
 80008ca:	6193      	str	r3, [r2, #24]
 80008cc:	4b52      	ldr	r3, [pc, #328]	@ (8000a18 <HAL_GPIO_Init+0x2cc>)
 80008ce:	699b      	ldr	r3, [r3, #24]
 80008d0:	f003 0301 	and.w	r3, r3, #1
 80008d4:	60bb      	str	r3, [r7, #8]
 80008d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80008d8:	4a50      	ldr	r2, [pc, #320]	@ (8000a1c <HAL_GPIO_Init+0x2d0>)
 80008da:	697b      	ldr	r3, [r7, #20]
 80008dc:	089b      	lsrs	r3, r3, #2
 80008de:	3302      	adds	r3, #2
 80008e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80008e6:	697b      	ldr	r3, [r7, #20]
 80008e8:	f003 0303 	and.w	r3, r3, #3
 80008ec:	009b      	lsls	r3, r3, #2
 80008ee:	220f      	movs	r2, #15
 80008f0:	fa02 f303 	lsl.w	r3, r2, r3
 80008f4:	43db      	mvns	r3, r3
 80008f6:	693a      	ldr	r2, [r7, #16]
 80008f8:	4013      	ands	r3, r2
 80008fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000902:	d013      	beq.n	800092c <HAL_GPIO_Init+0x1e0>
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	4a46      	ldr	r2, [pc, #280]	@ (8000a20 <HAL_GPIO_Init+0x2d4>)
 8000908:	4293      	cmp	r3, r2
 800090a:	d00d      	beq.n	8000928 <HAL_GPIO_Init+0x1dc>
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	4a45      	ldr	r2, [pc, #276]	@ (8000a24 <HAL_GPIO_Init+0x2d8>)
 8000910:	4293      	cmp	r3, r2
 8000912:	d007      	beq.n	8000924 <HAL_GPIO_Init+0x1d8>
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	4a44      	ldr	r2, [pc, #272]	@ (8000a28 <HAL_GPIO_Init+0x2dc>)
 8000918:	4293      	cmp	r3, r2
 800091a:	d101      	bne.n	8000920 <HAL_GPIO_Init+0x1d4>
 800091c:	2303      	movs	r3, #3
 800091e:	e006      	b.n	800092e <HAL_GPIO_Init+0x1e2>
 8000920:	2305      	movs	r3, #5
 8000922:	e004      	b.n	800092e <HAL_GPIO_Init+0x1e2>
 8000924:	2302      	movs	r3, #2
 8000926:	e002      	b.n	800092e <HAL_GPIO_Init+0x1e2>
 8000928:	2301      	movs	r3, #1
 800092a:	e000      	b.n	800092e <HAL_GPIO_Init+0x1e2>
 800092c:	2300      	movs	r3, #0
 800092e:	697a      	ldr	r2, [r7, #20]
 8000930:	f002 0203 	and.w	r2, r2, #3
 8000934:	0092      	lsls	r2, r2, #2
 8000936:	4093      	lsls	r3, r2
 8000938:	693a      	ldr	r2, [r7, #16]
 800093a:	4313      	orrs	r3, r2
 800093c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800093e:	4937      	ldr	r1, [pc, #220]	@ (8000a1c <HAL_GPIO_Init+0x2d0>)
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	089b      	lsrs	r3, r3, #2
 8000944:	3302      	adds	r3, #2
 8000946:	693a      	ldr	r2, [r7, #16]
 8000948:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800094c:	4b37      	ldr	r3, [pc, #220]	@ (8000a2c <HAL_GPIO_Init+0x2e0>)
 800094e:	689b      	ldr	r3, [r3, #8]
 8000950:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	43db      	mvns	r3, r3
 8000956:	693a      	ldr	r2, [r7, #16]
 8000958:	4013      	ands	r3, r2
 800095a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	685b      	ldr	r3, [r3, #4]
 8000960:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000964:	2b00      	cmp	r3, #0
 8000966:	d003      	beq.n	8000970 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000968:	693a      	ldr	r2, [r7, #16]
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	4313      	orrs	r3, r2
 800096e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000970:	4a2e      	ldr	r2, [pc, #184]	@ (8000a2c <HAL_GPIO_Init+0x2e0>)
 8000972:	693b      	ldr	r3, [r7, #16]
 8000974:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000976:	4b2d      	ldr	r3, [pc, #180]	@ (8000a2c <HAL_GPIO_Init+0x2e0>)
 8000978:	68db      	ldr	r3, [r3, #12]
 800097a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	43db      	mvns	r3, r3
 8000980:	693a      	ldr	r2, [r7, #16]
 8000982:	4013      	ands	r3, r2
 8000984:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800098e:	2b00      	cmp	r3, #0
 8000990:	d003      	beq.n	800099a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000992:	693a      	ldr	r2, [r7, #16]
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	4313      	orrs	r3, r2
 8000998:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800099a:	4a24      	ldr	r2, [pc, #144]	@ (8000a2c <HAL_GPIO_Init+0x2e0>)
 800099c:	693b      	ldr	r3, [r7, #16]
 800099e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80009a0:	4b22      	ldr	r3, [pc, #136]	@ (8000a2c <HAL_GPIO_Init+0x2e0>)
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	43db      	mvns	r3, r3
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	4013      	ands	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	685b      	ldr	r3, [r3, #4]
 80009b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d003      	beq.n	80009c4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80009bc:	693a      	ldr	r2, [r7, #16]
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80009c4:	4a19      	ldr	r2, [pc, #100]	@ (8000a2c <HAL_GPIO_Init+0x2e0>)
 80009c6:	693b      	ldr	r3, [r7, #16]
 80009c8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80009ca:	4b18      	ldr	r3, [pc, #96]	@ (8000a2c <HAL_GPIO_Init+0x2e0>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	43db      	mvns	r3, r3
 80009d4:	693a      	ldr	r2, [r7, #16]
 80009d6:	4013      	ands	r3, r2
 80009d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	685b      	ldr	r3, [r3, #4]
 80009de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d003      	beq.n	80009ee <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80009e6:	693a      	ldr	r2, [r7, #16]
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	4313      	orrs	r3, r2
 80009ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80009ee:	4a0f      	ldr	r2, [pc, #60]	@ (8000a2c <HAL_GPIO_Init+0x2e0>)
 80009f0:	693b      	ldr	r3, [r7, #16]
 80009f2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	3301      	adds	r3, #1
 80009f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	681a      	ldr	r2, [r3, #0]
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	fa22 f303 	lsr.w	r3, r2, r3
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	f47f aea9 	bne.w	800075c <HAL_GPIO_Init+0x10>
  }
}
 8000a0a:	bf00      	nop
 8000a0c:	bf00      	nop
 8000a0e:	371c      	adds	r7, #28
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr
 8000a18:	40021000 	.word	0x40021000
 8000a1c:	40010000 	.word	0x40010000
 8000a20:	48000400 	.word	0x48000400
 8000a24:	48000800 	.word	0x48000800
 8000a28:	48000c00 	.word	0x48000c00
 8000a2c:	40010400 	.word	0x40010400

08000a30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000a3c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000a40:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000a42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000a46:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d102      	bne.n	8000a56 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000a50:	2301      	movs	r3, #1
 8000a52:	f000 bff4 	b.w	8001a3e <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000a5a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	f000 816d 	beq.w	8000d46 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000a6c:	4bb4      	ldr	r3, [pc, #720]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	f003 030c 	and.w	r3, r3, #12
 8000a74:	2b04      	cmp	r3, #4
 8000a76:	d00c      	beq.n	8000a92 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a78:	4bb1      	ldr	r3, [pc, #708]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	f003 030c 	and.w	r3, r3, #12
 8000a80:	2b08      	cmp	r3, #8
 8000a82:	d157      	bne.n	8000b34 <HAL_RCC_OscConfig+0x104>
 8000a84:	4bae      	ldr	r3, [pc, #696]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000a90:	d150      	bne.n	8000b34 <HAL_RCC_OscConfig+0x104>
 8000a92:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000a96:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a9a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000a9e:	fa93 f3a3 	rbit	r3, r3
 8000aa2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000aa6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000aaa:	fab3 f383 	clz	r3, r3
 8000aae:	b2db      	uxtb	r3, r3
 8000ab0:	2b3f      	cmp	r3, #63	@ 0x3f
 8000ab2:	d802      	bhi.n	8000aba <HAL_RCC_OscConfig+0x8a>
 8000ab4:	4ba2      	ldr	r3, [pc, #648]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	e015      	b.n	8000ae6 <HAL_RCC_OscConfig+0xb6>
 8000aba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000abe:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ac2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8000ac6:	fa93 f3a3 	rbit	r3, r3
 8000aca:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000ace:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000ad2:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000ad6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000ada:	fa93 f3a3 	rbit	r3, r3
 8000ade:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000ae2:	4b97      	ldr	r3, [pc, #604]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ae6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000aea:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8000aee:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000af2:	fa92 f2a2 	rbit	r2, r2
 8000af6:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8000afa:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000afe:	fab2 f282 	clz	r2, r2
 8000b02:	b2d2      	uxtb	r2, r2
 8000b04:	f042 0220 	orr.w	r2, r2, #32
 8000b08:	b2d2      	uxtb	r2, r2
 8000b0a:	f002 021f 	and.w	r2, r2, #31
 8000b0e:	2101      	movs	r1, #1
 8000b10:	fa01 f202 	lsl.w	r2, r1, r2
 8000b14:	4013      	ands	r3, r2
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	f000 8114 	beq.w	8000d44 <HAL_RCC_OscConfig+0x314>
 8000b1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000b20:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	f040 810b 	bne.w	8000d44 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	f000 bf85 	b.w	8001a3e <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000b38:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b44:	d106      	bne.n	8000b54 <HAL_RCC_OscConfig+0x124>
 8000b46:	4b7e      	ldr	r3, [pc, #504]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a7d      	ldr	r2, [pc, #500]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000b4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b50:	6013      	str	r3, [r2, #0]
 8000b52:	e036      	b.n	8000bc2 <HAL_RCC_OscConfig+0x192>
 8000b54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000b58:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d10c      	bne.n	8000b7e <HAL_RCC_OscConfig+0x14e>
 8000b64:	4b76      	ldr	r3, [pc, #472]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a75      	ldr	r2, [pc, #468]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000b6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b6e:	6013      	str	r3, [r2, #0]
 8000b70:	4b73      	ldr	r3, [pc, #460]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a72      	ldr	r2, [pc, #456]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000b76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b7a:	6013      	str	r3, [r2, #0]
 8000b7c:	e021      	b.n	8000bc2 <HAL_RCC_OscConfig+0x192>
 8000b7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000b82:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000b8e:	d10c      	bne.n	8000baa <HAL_RCC_OscConfig+0x17a>
 8000b90:	4b6b      	ldr	r3, [pc, #428]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a6a      	ldr	r2, [pc, #424]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000b96:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b9a:	6013      	str	r3, [r2, #0]
 8000b9c:	4b68      	ldr	r3, [pc, #416]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a67      	ldr	r2, [pc, #412]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000ba2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ba6:	6013      	str	r3, [r2, #0]
 8000ba8:	e00b      	b.n	8000bc2 <HAL_RCC_OscConfig+0x192>
 8000baa:	4b65      	ldr	r3, [pc, #404]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a64      	ldr	r2, [pc, #400]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000bb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000bb4:	6013      	str	r3, [r2, #0]
 8000bb6:	4b62      	ldr	r3, [pc, #392]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a61      	ldr	r2, [pc, #388]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000bbc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000bc0:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000bc2:	4b5f      	ldr	r3, [pc, #380]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bc6:	f023 020f 	bic.w	r2, r3, #15
 8000bca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000bce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	689b      	ldr	r3, [r3, #8]
 8000bd6:	495a      	ldr	r1, [pc, #360]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000bdc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000be0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d054      	beq.n	8000c96 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bec:	f7ff fcbc 	bl	8000568 <HAL_GetTick>
 8000bf0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bf4:	e00a      	b.n	8000c0c <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000bf6:	f7ff fcb7 	bl	8000568 <HAL_GetTick>
 8000bfa:	4602      	mov	r2, r0
 8000bfc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	2b64      	cmp	r3, #100	@ 0x64
 8000c04:	d902      	bls.n	8000c0c <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8000c06:	2303      	movs	r3, #3
 8000c08:	f000 bf19 	b.w	8001a3e <HAL_RCC_OscConfig+0x100e>
 8000c0c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000c10:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c14:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8000c18:	fa93 f3a3 	rbit	r3, r3
 8000c1c:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8000c20:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c24:	fab3 f383 	clz	r3, r3
 8000c28:	b2db      	uxtb	r3, r3
 8000c2a:	2b3f      	cmp	r3, #63	@ 0x3f
 8000c2c:	d802      	bhi.n	8000c34 <HAL_RCC_OscConfig+0x204>
 8000c2e:	4b44      	ldr	r3, [pc, #272]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	e015      	b.n	8000c60 <HAL_RCC_OscConfig+0x230>
 8000c34:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000c38:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c3c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8000c40:	fa93 f3a3 	rbit	r3, r3
 8000c44:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000c48:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000c4c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000c50:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8000c54:	fa93 f3a3 	rbit	r3, r3
 8000c58:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8000c5c:	4b38      	ldr	r3, [pc, #224]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c60:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000c64:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8000c68:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000c6c:	fa92 f2a2 	rbit	r2, r2
 8000c70:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8000c74:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8000c78:	fab2 f282 	clz	r2, r2
 8000c7c:	b2d2      	uxtb	r2, r2
 8000c7e:	f042 0220 	orr.w	r2, r2, #32
 8000c82:	b2d2      	uxtb	r2, r2
 8000c84:	f002 021f 	and.w	r2, r2, #31
 8000c88:	2101      	movs	r1, #1
 8000c8a:	fa01 f202 	lsl.w	r2, r1, r2
 8000c8e:	4013      	ands	r3, r2
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d0b0      	beq.n	8000bf6 <HAL_RCC_OscConfig+0x1c6>
 8000c94:	e057      	b.n	8000d46 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c96:	f7ff fc67 	bl	8000568 <HAL_GetTick>
 8000c9a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c9e:	e00a      	b.n	8000cb6 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ca0:	f7ff fc62 	bl	8000568 <HAL_GetTick>
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000caa:	1ad3      	subs	r3, r2, r3
 8000cac:	2b64      	cmp	r3, #100	@ 0x64
 8000cae:	d902      	bls.n	8000cb6 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	f000 bec4 	b.w	8001a3e <HAL_RCC_OscConfig+0x100e>
 8000cb6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000cba:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cbe:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8000cc2:	fa93 f3a3 	rbit	r3, r3
 8000cc6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8000cca:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cce:	fab3 f383 	clz	r3, r3
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	2b3f      	cmp	r3, #63	@ 0x3f
 8000cd6:	d802      	bhi.n	8000cde <HAL_RCC_OscConfig+0x2ae>
 8000cd8:	4b19      	ldr	r3, [pc, #100]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	e015      	b.n	8000d0a <HAL_RCC_OscConfig+0x2da>
 8000cde:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000ce2:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ce6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8000cea:	fa93 f3a3 	rbit	r3, r3
 8000cee:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000cf2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000cf6:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000cfa:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8000cfe:	fa93 f3a3 	rbit	r3, r3
 8000d02:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8000d06:	4b0e      	ldr	r3, [pc, #56]	@ (8000d40 <HAL_RCC_OscConfig+0x310>)
 8000d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d0a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d0e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8000d12:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8000d16:	fa92 f2a2 	rbit	r2, r2
 8000d1a:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8000d1e:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	b2d2      	uxtb	r2, r2
 8000d28:	f042 0220 	orr.w	r2, r2, #32
 8000d2c:	b2d2      	uxtb	r2, r2
 8000d2e:	f002 021f 	and.w	r2, r2, #31
 8000d32:	2101      	movs	r1, #1
 8000d34:	fa01 f202 	lsl.w	r2, r1, r2
 8000d38:	4013      	ands	r3, r2
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d1b0      	bne.n	8000ca0 <HAL_RCC_OscConfig+0x270>
 8000d3e:	e002      	b.n	8000d46 <HAL_RCC_OscConfig+0x316>
 8000d40:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d4a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f003 0302 	and.w	r3, r3, #2
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	f000 816c 	beq.w	8001034 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000d5c:	4bcc      	ldr	r3, [pc, #816]	@ (8001090 <HAL_RCC_OscConfig+0x660>)
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f003 030c 	and.w	r3, r3, #12
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d00b      	beq.n	8000d80 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000d68:	4bc9      	ldr	r3, [pc, #804]	@ (8001090 <HAL_RCC_OscConfig+0x660>)
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f003 030c 	and.w	r3, r3, #12
 8000d70:	2b08      	cmp	r3, #8
 8000d72:	d16d      	bne.n	8000e50 <HAL_RCC_OscConfig+0x420>
 8000d74:	4bc6      	ldr	r3, [pc, #792]	@ (8001090 <HAL_RCC_OscConfig+0x660>)
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d167      	bne.n	8000e50 <HAL_RCC_OscConfig+0x420>
 8000d80:	2302      	movs	r3, #2
 8000d82:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d86:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8000d8a:	fa93 f3a3 	rbit	r3, r3
 8000d8e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8000d92:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d96:	fab3 f383 	clz	r3, r3
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d9e:	d802      	bhi.n	8000da6 <HAL_RCC_OscConfig+0x376>
 8000da0:	4bbb      	ldr	r3, [pc, #748]	@ (8001090 <HAL_RCC_OscConfig+0x660>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	e013      	b.n	8000dce <HAL_RCC_OscConfig+0x39e>
 8000da6:	2302      	movs	r3, #2
 8000da8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dac:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8000db0:	fa93 f3a3 	rbit	r3, r3
 8000db4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8000db8:	2302      	movs	r3, #2
 8000dba:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8000dbe:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8000dc2:	fa93 f3a3 	rbit	r3, r3
 8000dc6:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8000dca:	4bb1      	ldr	r3, [pc, #708]	@ (8001090 <HAL_RCC_OscConfig+0x660>)
 8000dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dce:	2202      	movs	r2, #2
 8000dd0:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8000dd4:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8000dd8:	fa92 f2a2 	rbit	r2, r2
 8000ddc:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8000de0:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8000de4:	fab2 f282 	clz	r2, r2
 8000de8:	b2d2      	uxtb	r2, r2
 8000dea:	f042 0220 	orr.w	r2, r2, #32
 8000dee:	b2d2      	uxtb	r2, r2
 8000df0:	f002 021f 	and.w	r2, r2, #31
 8000df4:	2101      	movs	r1, #1
 8000df6:	fa01 f202 	lsl.w	r2, r1, r2
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d00a      	beq.n	8000e16 <HAL_RCC_OscConfig+0x3e6>
 8000e00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	691b      	ldr	r3, [r3, #16]
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d002      	beq.n	8000e16 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8000e10:	2301      	movs	r3, #1
 8000e12:	f000 be14 	b.w	8001a3e <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e16:	4b9e      	ldr	r3, [pc, #632]	@ (8001090 <HAL_RCC_OscConfig+0x660>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e22:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	695b      	ldr	r3, [r3, #20]
 8000e2a:	21f8      	movs	r1, #248	@ 0xf8
 8000e2c:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e30:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8000e34:	fa91 f1a1 	rbit	r1, r1
 8000e38:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8000e3c:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8000e40:	fab1 f181 	clz	r1, r1
 8000e44:	b2c9      	uxtb	r1, r1
 8000e46:	408b      	lsls	r3, r1
 8000e48:	4991      	ldr	r1, [pc, #580]	@ (8001090 <HAL_RCC_OscConfig+0x660>)
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e4e:	e0f1      	b.n	8001034 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e54:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	691b      	ldr	r3, [r3, #16]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	f000 8083 	beq.w	8000f68 <HAL_RCC_OscConfig+0x538>
 8000e62:	2301      	movs	r3, #1
 8000e64:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e68:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8000e6c:	fa93 f3a3 	rbit	r3, r3
 8000e70:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8000e74:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e78:	fab3 f383 	clz	r3, r3
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8000e82:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	461a      	mov	r2, r3
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e8e:	f7ff fb6b 	bl	8000568 <HAL_GetTick>
 8000e92:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e96:	e00a      	b.n	8000eae <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e98:	f7ff fb66 	bl	8000568 <HAL_GetTick>
 8000e9c:	4602      	mov	r2, r0
 8000e9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000ea2:	1ad3      	subs	r3, r2, r3
 8000ea4:	2b02      	cmp	r3, #2
 8000ea6:	d902      	bls.n	8000eae <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8000ea8:	2303      	movs	r3, #3
 8000eaa:	f000 bdc8 	b.w	8001a3e <HAL_RCC_OscConfig+0x100e>
 8000eae:	2302      	movs	r3, #2
 8000eb0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eb4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8000eb8:	fa93 f3a3 	rbit	r3, r3
 8000ebc:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8000ec0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ec4:	fab3 f383 	clz	r3, r3
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	2b3f      	cmp	r3, #63	@ 0x3f
 8000ecc:	d802      	bhi.n	8000ed4 <HAL_RCC_OscConfig+0x4a4>
 8000ece:	4b70      	ldr	r3, [pc, #448]	@ (8001090 <HAL_RCC_OscConfig+0x660>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	e013      	b.n	8000efc <HAL_RCC_OscConfig+0x4cc>
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eda:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8000ede:	fa93 f3a3 	rbit	r3, r3
 8000ee2:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8000eec:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8000ef0:	fa93 f3a3 	rbit	r3, r3
 8000ef4:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8000ef8:	4b65      	ldr	r3, [pc, #404]	@ (8001090 <HAL_RCC_OscConfig+0x660>)
 8000efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000efc:	2202      	movs	r2, #2
 8000efe:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8000f02:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8000f06:	fa92 f2a2 	rbit	r2, r2
 8000f0a:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8000f0e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8000f12:	fab2 f282 	clz	r2, r2
 8000f16:	b2d2      	uxtb	r2, r2
 8000f18:	f042 0220 	orr.w	r2, r2, #32
 8000f1c:	b2d2      	uxtb	r2, r2
 8000f1e:	f002 021f 	and.w	r2, r2, #31
 8000f22:	2101      	movs	r1, #1
 8000f24:	fa01 f202 	lsl.w	r2, r1, r2
 8000f28:	4013      	ands	r3, r2
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d0b4      	beq.n	8000e98 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f2e:	4b58      	ldr	r3, [pc, #352]	@ (8001090 <HAL_RCC_OscConfig+0x660>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f3a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	695b      	ldr	r3, [r3, #20]
 8000f42:	21f8      	movs	r1, #248	@ 0xf8
 8000f44:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f48:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8000f4c:	fa91 f1a1 	rbit	r1, r1
 8000f50:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8000f54:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8000f58:	fab1 f181 	clz	r1, r1
 8000f5c:	b2c9      	uxtb	r1, r1
 8000f5e:	408b      	lsls	r3, r1
 8000f60:	494b      	ldr	r1, [pc, #300]	@ (8001090 <HAL_RCC_OscConfig+0x660>)
 8000f62:	4313      	orrs	r3, r2
 8000f64:	600b      	str	r3, [r1, #0]
 8000f66:	e065      	b.n	8001034 <HAL_RCC_OscConfig+0x604>
 8000f68:	2301      	movs	r3, #1
 8000f6a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f6e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000f72:	fa93 f3a3 	rbit	r3, r3
 8000f76:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8000f7a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f7e:	fab3 f383 	clz	r3, r3
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8000f88:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	461a      	mov	r2, r3
 8000f90:	2300      	movs	r3, #0
 8000f92:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f94:	f7ff fae8 	bl	8000568 <HAL_GetTick>
 8000f98:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f9c:	e00a      	b.n	8000fb4 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f9e:	f7ff fae3 	bl	8000568 <HAL_GetTick>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	2b02      	cmp	r3, #2
 8000fac:	d902      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8000fae:	2303      	movs	r3, #3
 8000fb0:	f000 bd45 	b.w	8001a3e <HAL_RCC_OscConfig+0x100e>
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fba:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000fbe:	fa93 f3a3 	rbit	r3, r3
 8000fc2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8000fc6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fca:	fab3 f383 	clz	r3, r3
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	2b3f      	cmp	r3, #63	@ 0x3f
 8000fd2:	d802      	bhi.n	8000fda <HAL_RCC_OscConfig+0x5aa>
 8000fd4:	4b2e      	ldr	r3, [pc, #184]	@ (8001090 <HAL_RCC_OscConfig+0x660>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	e013      	b.n	8001002 <HAL_RCC_OscConfig+0x5d2>
 8000fda:	2302      	movs	r3, #2
 8000fdc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fe0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000fe4:	fa93 f3a3 	rbit	r3, r3
 8000fe8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8000fec:	2302      	movs	r3, #2
 8000fee:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8000ff2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000ff6:	fa93 f3a3 	rbit	r3, r3
 8000ffa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8000ffe:	4b24      	ldr	r3, [pc, #144]	@ (8001090 <HAL_RCC_OscConfig+0x660>)
 8001000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001002:	2202      	movs	r2, #2
 8001004:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8001008:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800100c:	fa92 f2a2 	rbit	r2, r2
 8001010:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8001014:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001018:	fab2 f282 	clz	r2, r2
 800101c:	b2d2      	uxtb	r2, r2
 800101e:	f042 0220 	orr.w	r2, r2, #32
 8001022:	b2d2      	uxtb	r2, r2
 8001024:	f002 021f 	and.w	r2, r2, #31
 8001028:	2101      	movs	r1, #1
 800102a:	fa01 f202 	lsl.w	r2, r1, r2
 800102e:	4013      	ands	r3, r2
 8001030:	2b00      	cmp	r3, #0
 8001032:	d1b4      	bne.n	8000f9e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001034:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001038:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f003 0308 	and.w	r3, r3, #8
 8001044:	2b00      	cmp	r3, #0
 8001046:	f000 8115 	beq.w	8001274 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800104a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800104e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	699b      	ldr	r3, [r3, #24]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d07e      	beq.n	8001158 <HAL_RCC_OscConfig+0x728>
 800105a:	2301      	movs	r3, #1
 800105c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001060:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001064:	fa93 f3a3 	rbit	r3, r3
 8001068:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 800106c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001070:	fab3 f383 	clz	r3, r3
 8001074:	b2db      	uxtb	r3, r3
 8001076:	461a      	mov	r2, r3
 8001078:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <HAL_RCC_OscConfig+0x664>)
 800107a:	4413      	add	r3, r2
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	461a      	mov	r2, r3
 8001080:	2301      	movs	r3, #1
 8001082:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001084:	f7ff fa70 	bl	8000568 <HAL_GetTick>
 8001088:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800108c:	e00f      	b.n	80010ae <HAL_RCC_OscConfig+0x67e>
 800108e:	bf00      	nop
 8001090:	40021000 	.word	0x40021000
 8001094:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001098:	f7ff fa66 	bl	8000568 <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	d902      	bls.n	80010ae <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80010a8:	2303      	movs	r3, #3
 80010aa:	f000 bcc8 	b.w	8001a3e <HAL_RCC_OscConfig+0x100e>
 80010ae:	2302      	movs	r3, #2
 80010b0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010b4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80010b8:	fa93 f3a3 	rbit	r3, r3
 80010bc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80010c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010c4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80010c8:	2202      	movs	r2, #2
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010d0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	fa93 f2a3 	rbit	r2, r3
 80010da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010de:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80010ec:	2202      	movs	r2, #2
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	fa93 f2a3 	rbit	r2, r3
 80010fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001102:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001106:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001108:	4bb0      	ldr	r3, [pc, #704]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 800110a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800110c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001110:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001114:	2102      	movs	r1, #2
 8001116:	6019      	str	r1, [r3, #0]
 8001118:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800111c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	fa93 f1a3 	rbit	r1, r3
 8001126:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800112a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800112e:	6019      	str	r1, [r3, #0]
  return result;
 8001130:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001134:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	fab3 f383 	clz	r3, r3
 800113e:	b2db      	uxtb	r3, r3
 8001140:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001144:	b2db      	uxtb	r3, r3
 8001146:	f003 031f 	and.w	r3, r3, #31
 800114a:	2101      	movs	r1, #1
 800114c:	fa01 f303 	lsl.w	r3, r1, r3
 8001150:	4013      	ands	r3, r2
 8001152:	2b00      	cmp	r3, #0
 8001154:	d0a0      	beq.n	8001098 <HAL_RCC_OscConfig+0x668>
 8001156:	e08d      	b.n	8001274 <HAL_RCC_OscConfig+0x844>
 8001158:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800115c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001160:	2201      	movs	r2, #1
 8001162:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001164:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001168:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	fa93 f2a3 	rbit	r2, r3
 8001172:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001176:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800117a:	601a      	str	r2, [r3, #0]
  return result;
 800117c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001180:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001184:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001186:	fab3 f383 	clz	r3, r3
 800118a:	b2db      	uxtb	r3, r3
 800118c:	461a      	mov	r2, r3
 800118e:	4b90      	ldr	r3, [pc, #576]	@ (80013d0 <HAL_RCC_OscConfig+0x9a0>)
 8001190:	4413      	add	r3, r2
 8001192:	009b      	lsls	r3, r3, #2
 8001194:	461a      	mov	r2, r3
 8001196:	2300      	movs	r3, #0
 8001198:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800119a:	f7ff f9e5 	bl	8000568 <HAL_GetTick>
 800119e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011a2:	e00a      	b.n	80011ba <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011a4:	f7ff f9e0 	bl	8000568 <HAL_GetTick>
 80011a8:	4602      	mov	r2, r0
 80011aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80011ae:	1ad3      	subs	r3, r2, r3
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	d902      	bls.n	80011ba <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80011b4:	2303      	movs	r3, #3
 80011b6:	f000 bc42 	b.w	8001a3e <HAL_RCC_OscConfig+0x100e>
 80011ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011be:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80011c2:	2202      	movs	r2, #2
 80011c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011ca:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	fa93 f2a3 	rbit	r2, r3
 80011d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011d8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011e2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80011e6:	2202      	movs	r2, #2
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011ee:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	fa93 f2a3 	rbit	r2, r3
 80011f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011fc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001206:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800120a:	2202      	movs	r2, #2
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001212:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	fa93 f2a3 	rbit	r2, r3
 800121c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001220:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001224:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001226:	4b69      	ldr	r3, [pc, #420]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 8001228:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800122a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800122e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001232:	2102      	movs	r1, #2
 8001234:	6019      	str	r1, [r3, #0]
 8001236:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800123a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	fa93 f1a3 	rbit	r1, r3
 8001244:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001248:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800124c:	6019      	str	r1, [r3, #0]
  return result;
 800124e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001252:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	fab3 f383 	clz	r3, r3
 800125c:	b2db      	uxtb	r3, r3
 800125e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001262:	b2db      	uxtb	r3, r3
 8001264:	f003 031f 	and.w	r3, r3, #31
 8001268:	2101      	movs	r1, #1
 800126a:	fa01 f303 	lsl.w	r3, r1, r3
 800126e:	4013      	ands	r3, r2
 8001270:	2b00      	cmp	r3, #0
 8001272:	d197      	bne.n	80011a4 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001274:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001278:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f003 0304 	and.w	r3, r3, #4
 8001284:	2b00      	cmp	r3, #0
 8001286:	f000 819e 	beq.w	80015c6 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800128a:	2300      	movs	r3, #0
 800128c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001290:	4b4e      	ldr	r3, [pc, #312]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 8001292:	69db      	ldr	r3, [r3, #28]
 8001294:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001298:	2b00      	cmp	r3, #0
 800129a:	d116      	bne.n	80012ca <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800129c:	4b4b      	ldr	r3, [pc, #300]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 800129e:	69db      	ldr	r3, [r3, #28]
 80012a0:	4a4a      	ldr	r2, [pc, #296]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 80012a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012a6:	61d3      	str	r3, [r2, #28]
 80012a8:	4b48      	ldr	r3, [pc, #288]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 80012aa:	69db      	ldr	r3, [r3, #28]
 80012ac:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80012b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012b4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012be:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80012c2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80012c4:	2301      	movs	r3, #1
 80012c6:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012ca:	4b42      	ldr	r3, [pc, #264]	@ (80013d4 <HAL_RCC_OscConfig+0x9a4>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d11a      	bne.n	800130c <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012d6:	4b3f      	ldr	r3, [pc, #252]	@ (80013d4 <HAL_RCC_OscConfig+0x9a4>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a3e      	ldr	r2, [pc, #248]	@ (80013d4 <HAL_RCC_OscConfig+0x9a4>)
 80012dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012e0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012e2:	f7ff f941 	bl	8000568 <HAL_GetTick>
 80012e6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012ea:	e009      	b.n	8001300 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012ec:	f7ff f93c 	bl	8000568 <HAL_GetTick>
 80012f0:	4602      	mov	r2, r0
 80012f2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80012f6:	1ad3      	subs	r3, r2, r3
 80012f8:	2b64      	cmp	r3, #100	@ 0x64
 80012fa:	d901      	bls.n	8001300 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80012fc:	2303      	movs	r3, #3
 80012fe:	e39e      	b.n	8001a3e <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001300:	4b34      	ldr	r3, [pc, #208]	@ (80013d4 <HAL_RCC_OscConfig+0x9a4>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001308:	2b00      	cmp	r3, #0
 800130a:	d0ef      	beq.n	80012ec <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800130c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001310:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	2b01      	cmp	r3, #1
 800131a:	d106      	bne.n	800132a <HAL_RCC_OscConfig+0x8fa>
 800131c:	4b2b      	ldr	r3, [pc, #172]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 800131e:	6a1b      	ldr	r3, [r3, #32]
 8001320:	4a2a      	ldr	r2, [pc, #168]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 8001322:	f043 0301 	orr.w	r3, r3, #1
 8001326:	6213      	str	r3, [r2, #32]
 8001328:	e035      	b.n	8001396 <HAL_RCC_OscConfig+0x966>
 800132a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800132e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	68db      	ldr	r3, [r3, #12]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d10c      	bne.n	8001354 <HAL_RCC_OscConfig+0x924>
 800133a:	4b24      	ldr	r3, [pc, #144]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 800133c:	6a1b      	ldr	r3, [r3, #32]
 800133e:	4a23      	ldr	r2, [pc, #140]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 8001340:	f023 0301 	bic.w	r3, r3, #1
 8001344:	6213      	str	r3, [r2, #32]
 8001346:	4b21      	ldr	r3, [pc, #132]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 8001348:	6a1b      	ldr	r3, [r3, #32]
 800134a:	4a20      	ldr	r2, [pc, #128]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 800134c:	f023 0304 	bic.w	r3, r3, #4
 8001350:	6213      	str	r3, [r2, #32]
 8001352:	e020      	b.n	8001396 <HAL_RCC_OscConfig+0x966>
 8001354:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001358:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	2b05      	cmp	r3, #5
 8001362:	d10c      	bne.n	800137e <HAL_RCC_OscConfig+0x94e>
 8001364:	4b19      	ldr	r3, [pc, #100]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 8001366:	6a1b      	ldr	r3, [r3, #32]
 8001368:	4a18      	ldr	r2, [pc, #96]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 800136a:	f043 0304 	orr.w	r3, r3, #4
 800136e:	6213      	str	r3, [r2, #32]
 8001370:	4b16      	ldr	r3, [pc, #88]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 8001372:	6a1b      	ldr	r3, [r3, #32]
 8001374:	4a15      	ldr	r2, [pc, #84]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 8001376:	f043 0301 	orr.w	r3, r3, #1
 800137a:	6213      	str	r3, [r2, #32]
 800137c:	e00b      	b.n	8001396 <HAL_RCC_OscConfig+0x966>
 800137e:	4b13      	ldr	r3, [pc, #76]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 8001380:	6a1b      	ldr	r3, [r3, #32]
 8001382:	4a12      	ldr	r2, [pc, #72]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 8001384:	f023 0301 	bic.w	r3, r3, #1
 8001388:	6213      	str	r3, [r2, #32]
 800138a:	4b10      	ldr	r3, [pc, #64]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 800138c:	6a1b      	ldr	r3, [r3, #32]
 800138e:	4a0f      	ldr	r2, [pc, #60]	@ (80013cc <HAL_RCC_OscConfig+0x99c>)
 8001390:	f023 0304 	bic.w	r3, r3, #4
 8001394:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001396:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800139a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	f000 8087 	beq.w	80014b6 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013a8:	f7ff f8de 	bl	8000568 <HAL_GetTick>
 80013ac:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013b0:	e012      	b.n	80013d8 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013b2:	f7ff f8d9 	bl	8000568 <HAL_GetTick>
 80013b6:	4602      	mov	r2, r0
 80013b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d908      	bls.n	80013d8 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 80013c6:	2303      	movs	r3, #3
 80013c8:	e339      	b.n	8001a3e <HAL_RCC_OscConfig+0x100e>
 80013ca:	bf00      	nop
 80013cc:	40021000 	.word	0x40021000
 80013d0:	10908120 	.word	0x10908120
 80013d4:	40007000 	.word	0x40007000
 80013d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013dc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80013e0:	2202      	movs	r2, #2
 80013e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013e8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	fa93 f2a3 	rbit	r2, r3
 80013f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013f6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001400:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001404:	2202      	movs	r2, #2
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800140c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	fa93 f2a3 	rbit	r2, r3
 8001416:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800141a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800141e:	601a      	str	r2, [r3, #0]
  return result;
 8001420:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001424:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001428:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800142a:	fab3 f383 	clz	r3, r3
 800142e:	b2db      	uxtb	r3, r3
 8001430:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001434:	b2db      	uxtb	r3, r3
 8001436:	2b00      	cmp	r3, #0
 8001438:	d102      	bne.n	8001440 <HAL_RCC_OscConfig+0xa10>
 800143a:	4b98      	ldr	r3, [pc, #608]	@ (800169c <HAL_RCC_OscConfig+0xc6c>)
 800143c:	6a1b      	ldr	r3, [r3, #32]
 800143e:	e013      	b.n	8001468 <HAL_RCC_OscConfig+0xa38>
 8001440:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001444:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001448:	2202      	movs	r2, #2
 800144a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800144c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001450:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	fa93 f2a3 	rbit	r2, r3
 800145a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800145e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	4b8d      	ldr	r3, [pc, #564]	@ (800169c <HAL_RCC_OscConfig+0xc6c>)
 8001466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001468:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800146c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001470:	2102      	movs	r1, #2
 8001472:	6011      	str	r1, [r2, #0]
 8001474:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001478:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800147c:	6812      	ldr	r2, [r2, #0]
 800147e:	fa92 f1a2 	rbit	r1, r2
 8001482:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001486:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800148a:	6011      	str	r1, [r2, #0]
  return result;
 800148c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001490:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001494:	6812      	ldr	r2, [r2, #0]
 8001496:	fab2 f282 	clz	r2, r2
 800149a:	b2d2      	uxtb	r2, r2
 800149c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80014a0:	b2d2      	uxtb	r2, r2
 80014a2:	f002 021f 	and.w	r2, r2, #31
 80014a6:	2101      	movs	r1, #1
 80014a8:	fa01 f202 	lsl.w	r2, r1, r2
 80014ac:	4013      	ands	r3, r2
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	f43f af7f 	beq.w	80013b2 <HAL_RCC_OscConfig+0x982>
 80014b4:	e07d      	b.n	80015b2 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b6:	f7ff f857 	bl	8000568 <HAL_GetTick>
 80014ba:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014be:	e00b      	b.n	80014d8 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014c0:	f7ff f852 	bl	8000568 <HAL_GetTick>
 80014c4:	4602      	mov	r2, r0
 80014c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d901      	bls.n	80014d8 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e2b2      	b.n	8001a3e <HAL_RCC_OscConfig+0x100e>
 80014d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014dc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80014e0:	2202      	movs	r2, #2
 80014e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014e8:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	fa93 f2a3 	rbit	r2, r3
 80014f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014f6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001500:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001504:	2202      	movs	r2, #2
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800150c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	fa93 f2a3 	rbit	r2, r3
 8001516:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800151a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800151e:	601a      	str	r2, [r3, #0]
  return result;
 8001520:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001524:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001528:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800152a:	fab3 f383 	clz	r3, r3
 800152e:	b2db      	uxtb	r3, r3
 8001530:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001534:	b2db      	uxtb	r3, r3
 8001536:	2b00      	cmp	r3, #0
 8001538:	d102      	bne.n	8001540 <HAL_RCC_OscConfig+0xb10>
 800153a:	4b58      	ldr	r3, [pc, #352]	@ (800169c <HAL_RCC_OscConfig+0xc6c>)
 800153c:	6a1b      	ldr	r3, [r3, #32]
 800153e:	e013      	b.n	8001568 <HAL_RCC_OscConfig+0xb38>
 8001540:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001544:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001548:	2202      	movs	r2, #2
 800154a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800154c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001550:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	fa93 f2a3 	rbit	r2, r3
 800155a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800155e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	4b4d      	ldr	r3, [pc, #308]	@ (800169c <HAL_RCC_OscConfig+0xc6c>)
 8001566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001568:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800156c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001570:	2102      	movs	r1, #2
 8001572:	6011      	str	r1, [r2, #0]
 8001574:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001578:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800157c:	6812      	ldr	r2, [r2, #0]
 800157e:	fa92 f1a2 	rbit	r1, r2
 8001582:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001586:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800158a:	6011      	str	r1, [r2, #0]
  return result;
 800158c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001590:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001594:	6812      	ldr	r2, [r2, #0]
 8001596:	fab2 f282 	clz	r2, r2
 800159a:	b2d2      	uxtb	r2, r2
 800159c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80015a0:	b2d2      	uxtb	r2, r2
 80015a2:	f002 021f 	and.w	r2, r2, #31
 80015a6:	2101      	movs	r1, #1
 80015a8:	fa01 f202 	lsl.w	r2, r1, r2
 80015ac:	4013      	ands	r3, r2
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d186      	bne.n	80014c0 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80015b2:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d105      	bne.n	80015c6 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015ba:	4b38      	ldr	r3, [pc, #224]	@ (800169c <HAL_RCC_OscConfig+0xc6c>)
 80015bc:	69db      	ldr	r3, [r3, #28]
 80015be:	4a37      	ldr	r2, [pc, #220]	@ (800169c <HAL_RCC_OscConfig+0xc6c>)
 80015c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80015c4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015ca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	69db      	ldr	r3, [r3, #28]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	f000 8232 	beq.w	8001a3c <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015d8:	4b30      	ldr	r3, [pc, #192]	@ (800169c <HAL_RCC_OscConfig+0xc6c>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f003 030c 	and.w	r3, r3, #12
 80015e0:	2b08      	cmp	r3, #8
 80015e2:	f000 8201 	beq.w	80019e8 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015ea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	f040 8157 	bne.w	80018a6 <HAL_RCC_OscConfig+0xe76>
 80015f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015fc:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001600:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001604:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001606:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800160a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	fa93 f2a3 	rbit	r2, r3
 8001614:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001618:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800161c:	601a      	str	r2, [r3, #0]
  return result;
 800161e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001622:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001626:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001628:	fab3 f383 	clz	r3, r3
 800162c:	b2db      	uxtb	r3, r3
 800162e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001632:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	461a      	mov	r2, r3
 800163a:	2300      	movs	r3, #0
 800163c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800163e:	f7fe ff93 	bl	8000568 <HAL_GetTick>
 8001642:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001646:	e009      	b.n	800165c <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001648:	f7fe ff8e 	bl	8000568 <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	2b02      	cmp	r3, #2
 8001656:	d901      	bls.n	800165c <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e1f0      	b.n	8001a3e <HAL_RCC_OscConfig+0x100e>
 800165c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001660:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001664:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001668:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800166a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800166e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	fa93 f2a3 	rbit	r2, r3
 8001678:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800167c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001680:	601a      	str	r2, [r3, #0]
  return result;
 8001682:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001686:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800168a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800168c:	fab3 f383 	clz	r3, r3
 8001690:	b2db      	uxtb	r3, r3
 8001692:	2b3f      	cmp	r3, #63	@ 0x3f
 8001694:	d804      	bhi.n	80016a0 <HAL_RCC_OscConfig+0xc70>
 8001696:	4b01      	ldr	r3, [pc, #4]	@ (800169c <HAL_RCC_OscConfig+0xc6c>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	e029      	b.n	80016f0 <HAL_RCC_OscConfig+0xcc0>
 800169c:	40021000 	.word	0x40021000
 80016a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016a4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80016a8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80016ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016b2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	fa93 f2a3 	rbit	r2, r3
 80016bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016c0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016ca:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80016ce:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80016d2:	601a      	str	r2, [r3, #0]
 80016d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016d8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	fa93 f2a3 	rbit	r2, r3
 80016e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016e6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	4bc3      	ldr	r3, [pc, #780]	@ (80019fc <HAL_RCC_OscConfig+0xfcc>)
 80016ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016f0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80016f4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80016f8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80016fc:	6011      	str	r1, [r2, #0]
 80016fe:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001702:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001706:	6812      	ldr	r2, [r2, #0]
 8001708:	fa92 f1a2 	rbit	r1, r2
 800170c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001710:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001714:	6011      	str	r1, [r2, #0]
  return result;
 8001716:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800171a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800171e:	6812      	ldr	r2, [r2, #0]
 8001720:	fab2 f282 	clz	r2, r2
 8001724:	b2d2      	uxtb	r2, r2
 8001726:	f042 0220 	orr.w	r2, r2, #32
 800172a:	b2d2      	uxtb	r2, r2
 800172c:	f002 021f 	and.w	r2, r2, #31
 8001730:	2101      	movs	r1, #1
 8001732:	fa01 f202 	lsl.w	r2, r1, r2
 8001736:	4013      	ands	r3, r2
 8001738:	2b00      	cmp	r3, #0
 800173a:	d185      	bne.n	8001648 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800173c:	4baf      	ldr	r3, [pc, #700]	@ (80019fc <HAL_RCC_OscConfig+0xfcc>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001744:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001748:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001750:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001754:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	6a1b      	ldr	r3, [r3, #32]
 800175c:	430b      	orrs	r3, r1
 800175e:	49a7      	ldr	r1, [pc, #668]	@ (80019fc <HAL_RCC_OscConfig+0xfcc>)
 8001760:	4313      	orrs	r3, r2
 8001762:	604b      	str	r3, [r1, #4]
 8001764:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001768:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800176c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001770:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001772:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001776:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	fa93 f2a3 	rbit	r2, r3
 8001780:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001784:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001788:	601a      	str	r2, [r3, #0]
  return result;
 800178a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800178e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001792:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001794:	fab3 f383 	clz	r3, r3
 8001798:	b2db      	uxtb	r3, r3
 800179a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800179e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	461a      	mov	r2, r3
 80017a6:	2301      	movs	r3, #1
 80017a8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017aa:	f7fe fedd 	bl	8000568 <HAL_GetTick>
 80017ae:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017b2:	e009      	b.n	80017c8 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017b4:	f7fe fed8 	bl	8000568 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	2b02      	cmp	r3, #2
 80017c2:	d901      	bls.n	80017c8 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80017c4:	2303      	movs	r3, #3
 80017c6:	e13a      	b.n	8001a3e <HAL_RCC_OscConfig+0x100e>
 80017c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017cc:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80017d0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80017d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017da:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	fa93 f2a3 	rbit	r2, r3
 80017e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017e8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80017ec:	601a      	str	r2, [r3, #0]
  return result;
 80017ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017f2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80017f6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017f8:	fab3 f383 	clz	r3, r3
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8001800:	d802      	bhi.n	8001808 <HAL_RCC_OscConfig+0xdd8>
 8001802:	4b7e      	ldr	r3, [pc, #504]	@ (80019fc <HAL_RCC_OscConfig+0xfcc>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	e027      	b.n	8001858 <HAL_RCC_OscConfig+0xe28>
 8001808:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800180c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001810:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001814:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800181a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	fa93 f2a3 	rbit	r2, r3
 8001824:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001828:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001832:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001836:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001840:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	fa93 f2a3 	rbit	r2, r3
 800184a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800184e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	4b69      	ldr	r3, [pc, #420]	@ (80019fc <HAL_RCC_OscConfig+0xfcc>)
 8001856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001858:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800185c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001860:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001864:	6011      	str	r1, [r2, #0]
 8001866:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800186a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800186e:	6812      	ldr	r2, [r2, #0]
 8001870:	fa92 f1a2 	rbit	r1, r2
 8001874:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001878:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800187c:	6011      	str	r1, [r2, #0]
  return result;
 800187e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001882:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001886:	6812      	ldr	r2, [r2, #0]
 8001888:	fab2 f282 	clz	r2, r2
 800188c:	b2d2      	uxtb	r2, r2
 800188e:	f042 0220 	orr.w	r2, r2, #32
 8001892:	b2d2      	uxtb	r2, r2
 8001894:	f002 021f 	and.w	r2, r2, #31
 8001898:	2101      	movs	r1, #1
 800189a:	fa01 f202 	lsl.w	r2, r1, r2
 800189e:	4013      	ands	r3, r2
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d087      	beq.n	80017b4 <HAL_RCC_OscConfig+0xd84>
 80018a4:	e0ca      	b.n	8001a3c <HAL_RCC_OscConfig+0x100c>
 80018a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018aa:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80018ae:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80018b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018b8:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	fa93 f2a3 	rbit	r2, r3
 80018c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018c6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80018ca:	601a      	str	r2, [r3, #0]
  return result;
 80018cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018d0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80018d4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018d6:	fab3 f383 	clz	r3, r3
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80018e0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	461a      	mov	r2, r3
 80018e8:	2300      	movs	r3, #0
 80018ea:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ec:	f7fe fe3c 	bl	8000568 <HAL_GetTick>
 80018f0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018f4:	e009      	b.n	800190a <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018f6:	f7fe fe37 	bl	8000568 <HAL_GetTick>
 80018fa:	4602      	mov	r2, r0
 80018fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	2b02      	cmp	r3, #2
 8001904:	d901      	bls.n	800190a <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8001906:	2303      	movs	r3, #3
 8001908:	e099      	b.n	8001a3e <HAL_RCC_OscConfig+0x100e>
 800190a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800190e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001912:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001916:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001918:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800191c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	fa93 f2a3 	rbit	r2, r3
 8001926:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800192a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800192e:	601a      	str	r2, [r3, #0]
  return result;
 8001930:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001934:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001938:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800193a:	fab3 f383 	clz	r3, r3
 800193e:	b2db      	uxtb	r3, r3
 8001940:	2b3f      	cmp	r3, #63	@ 0x3f
 8001942:	d802      	bhi.n	800194a <HAL_RCC_OscConfig+0xf1a>
 8001944:	4b2d      	ldr	r3, [pc, #180]	@ (80019fc <HAL_RCC_OscConfig+0xfcc>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	e027      	b.n	800199a <HAL_RCC_OscConfig+0xf6a>
 800194a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800194e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001952:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001956:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001958:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800195c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	fa93 f2a3 	rbit	r2, r3
 8001966:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800196a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001974:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001978:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001982:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	fa93 f2a3 	rbit	r2, r3
 800198c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001990:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	4b19      	ldr	r3, [pc, #100]	@ (80019fc <HAL_RCC_OscConfig+0xfcc>)
 8001998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800199a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800199e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80019a2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80019a6:	6011      	str	r1, [r2, #0]
 80019a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019ac:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80019b0:	6812      	ldr	r2, [r2, #0]
 80019b2:	fa92 f1a2 	rbit	r1, r2
 80019b6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019ba:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80019be:	6011      	str	r1, [r2, #0]
  return result;
 80019c0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019c4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80019c8:	6812      	ldr	r2, [r2, #0]
 80019ca:	fab2 f282 	clz	r2, r2
 80019ce:	b2d2      	uxtb	r2, r2
 80019d0:	f042 0220 	orr.w	r2, r2, #32
 80019d4:	b2d2      	uxtb	r2, r2
 80019d6:	f002 021f 	and.w	r2, r2, #31
 80019da:	2101      	movs	r1, #1
 80019dc:	fa01 f202 	lsl.w	r2, r1, r2
 80019e0:	4013      	ands	r3, r2
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d187      	bne.n	80018f6 <HAL_RCC_OscConfig+0xec6>
 80019e6:	e029      	b.n	8001a3c <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	69db      	ldr	r3, [r3, #28]
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d103      	bne.n	8001a00 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e020      	b.n	8001a3e <HAL_RCC_OscConfig+0x100e>
 80019fc:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a00:	4b11      	ldr	r3, [pc, #68]	@ (8001a48 <HAL_RCC_OscConfig+0x1018>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001a08:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001a0c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001a10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a14:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	6a1b      	ldr	r3, [r3, #32]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d10b      	bne.n	8001a38 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001a20:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001a24:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001a28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d001      	beq.n	8001a3c <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e000      	b.n	8001a3e <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8001a3c:	2300      	movs	r3, #0
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	40021000 	.word	0x40021000

08001a4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b09e      	sub	sp, #120	@ 0x78
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001a56:	2300      	movs	r3, #0
 8001a58:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d101      	bne.n	8001a64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	e154      	b.n	8001d0e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a64:	4b89      	ldr	r3, [pc, #548]	@ (8001c8c <HAL_RCC_ClockConfig+0x240>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 0307 	and.w	r3, r3, #7
 8001a6c:	683a      	ldr	r2, [r7, #0]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d910      	bls.n	8001a94 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a72:	4b86      	ldr	r3, [pc, #536]	@ (8001c8c <HAL_RCC_ClockConfig+0x240>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f023 0207 	bic.w	r2, r3, #7
 8001a7a:	4984      	ldr	r1, [pc, #528]	@ (8001c8c <HAL_RCC_ClockConfig+0x240>)
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a82:	4b82      	ldr	r3, [pc, #520]	@ (8001c8c <HAL_RCC_ClockConfig+0x240>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 0307 	and.w	r3, r3, #7
 8001a8a:	683a      	ldr	r2, [r7, #0]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d001      	beq.n	8001a94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	e13c      	b.n	8001d0e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0302 	and.w	r3, r3, #2
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d008      	beq.n	8001ab2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001aa0:	4b7b      	ldr	r3, [pc, #492]	@ (8001c90 <HAL_RCC_ClockConfig+0x244>)
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	4978      	ldr	r1, [pc, #480]	@ (8001c90 <HAL_RCC_ClockConfig+0x244>)
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	f000 80cd 	beq.w	8001c5a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d137      	bne.n	8001b38 <HAL_RCC_ClockConfig+0xec>
 8001ac8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001acc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ace:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001ad0:	fa93 f3a3 	rbit	r3, r3
 8001ad4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001ad6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ad8:	fab3 f383 	clz	r3, r3
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ae0:	d802      	bhi.n	8001ae8 <HAL_RCC_ClockConfig+0x9c>
 8001ae2:	4b6b      	ldr	r3, [pc, #428]	@ (8001c90 <HAL_RCC_ClockConfig+0x244>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	e00f      	b.n	8001b08 <HAL_RCC_ClockConfig+0xbc>
 8001ae8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001aec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001af0:	fa93 f3a3 	rbit	r3, r3
 8001af4:	667b      	str	r3, [r7, #100]	@ 0x64
 8001af6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001afa:	663b      	str	r3, [r7, #96]	@ 0x60
 8001afc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001afe:	fa93 f3a3 	rbit	r3, r3
 8001b02:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001b04:	4b62      	ldr	r3, [pc, #392]	@ (8001c90 <HAL_RCC_ClockConfig+0x244>)
 8001b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b08:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b0c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001b0e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001b10:	fa92 f2a2 	rbit	r2, r2
 8001b14:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001b16:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001b18:	fab2 f282 	clz	r2, r2
 8001b1c:	b2d2      	uxtb	r2, r2
 8001b1e:	f042 0220 	orr.w	r2, r2, #32
 8001b22:	b2d2      	uxtb	r2, r2
 8001b24:	f002 021f 	and.w	r2, r2, #31
 8001b28:	2101      	movs	r1, #1
 8001b2a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b2e:	4013      	ands	r3, r2
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d171      	bne.n	8001c18 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e0ea      	b.n	8001d0e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	d137      	bne.n	8001bb0 <HAL_RCC_ClockConfig+0x164>
 8001b40:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b44:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001b48:	fa93 f3a3 	rbit	r3, r3
 8001b4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001b4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b50:	fab3 f383 	clz	r3, r3
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b58:	d802      	bhi.n	8001b60 <HAL_RCC_ClockConfig+0x114>
 8001b5a:	4b4d      	ldr	r3, [pc, #308]	@ (8001c90 <HAL_RCC_ClockConfig+0x244>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	e00f      	b.n	8001b80 <HAL_RCC_ClockConfig+0x134>
 8001b60:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b64:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b68:	fa93 f3a3 	rbit	r3, r3
 8001b6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8001b6e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b72:	643b      	str	r3, [r7, #64]	@ 0x40
 8001b74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b76:	fa93 f3a3 	rbit	r3, r3
 8001b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b7c:	4b44      	ldr	r3, [pc, #272]	@ (8001c90 <HAL_RCC_ClockConfig+0x244>)
 8001b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b80:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b84:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001b86:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001b88:	fa92 f2a2 	rbit	r2, r2
 8001b8c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001b8e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001b90:	fab2 f282 	clz	r2, r2
 8001b94:	b2d2      	uxtb	r2, r2
 8001b96:	f042 0220 	orr.w	r2, r2, #32
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	f002 021f 	and.w	r2, r2, #31
 8001ba0:	2101      	movs	r1, #1
 8001ba2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d135      	bne.n	8001c18 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e0ae      	b.n	8001d0e <HAL_RCC_ClockConfig+0x2c2>
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bb6:	fa93 f3a3 	rbit	r3, r3
 8001bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bbe:	fab3 f383 	clz	r3, r3
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	2b3f      	cmp	r3, #63	@ 0x3f
 8001bc6:	d802      	bhi.n	8001bce <HAL_RCC_ClockConfig+0x182>
 8001bc8:	4b31      	ldr	r3, [pc, #196]	@ (8001c90 <HAL_RCC_ClockConfig+0x244>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	e00d      	b.n	8001bea <HAL_RCC_ClockConfig+0x19e>
 8001bce:	2302      	movs	r3, #2
 8001bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bd4:	fa93 f3a3 	rbit	r3, r3
 8001bd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bda:	2302      	movs	r3, #2
 8001bdc:	623b      	str	r3, [r7, #32]
 8001bde:	6a3b      	ldr	r3, [r7, #32]
 8001be0:	fa93 f3a3 	rbit	r3, r3
 8001be4:	61fb      	str	r3, [r7, #28]
 8001be6:	4b2a      	ldr	r3, [pc, #168]	@ (8001c90 <HAL_RCC_ClockConfig+0x244>)
 8001be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bea:	2202      	movs	r2, #2
 8001bec:	61ba      	str	r2, [r7, #24]
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	fa92 f2a2 	rbit	r2, r2
 8001bf4:	617a      	str	r2, [r7, #20]
  return result;
 8001bf6:	697a      	ldr	r2, [r7, #20]
 8001bf8:	fab2 f282 	clz	r2, r2
 8001bfc:	b2d2      	uxtb	r2, r2
 8001bfe:	f042 0220 	orr.w	r2, r2, #32
 8001c02:	b2d2      	uxtb	r2, r2
 8001c04:	f002 021f 	and.w	r2, r2, #31
 8001c08:	2101      	movs	r1, #1
 8001c0a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c0e:	4013      	ands	r3, r2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d101      	bne.n	8001c18 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e07a      	b.n	8001d0e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c18:	4b1d      	ldr	r3, [pc, #116]	@ (8001c90 <HAL_RCC_ClockConfig+0x244>)
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f023 0203 	bic.w	r2, r3, #3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	491a      	ldr	r1, [pc, #104]	@ (8001c90 <HAL_RCC_ClockConfig+0x244>)
 8001c26:	4313      	orrs	r3, r2
 8001c28:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c2a:	f7fe fc9d 	bl	8000568 <HAL_GetTick>
 8001c2e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c30:	e00a      	b.n	8001c48 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c32:	f7fe fc99 	bl	8000568 <HAL_GetTick>
 8001c36:	4602      	mov	r2, r0
 8001c38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d901      	bls.n	8001c48 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e062      	b.n	8001d0e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c48:	4b11      	ldr	r3, [pc, #68]	@ (8001c90 <HAL_RCC_ClockConfig+0x244>)
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f003 020c 	and.w	r2, r3, #12
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d1eb      	bne.n	8001c32 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c5a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c8c <HAL_RCC_ClockConfig+0x240>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0307 	and.w	r3, r3, #7
 8001c62:	683a      	ldr	r2, [r7, #0]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d215      	bcs.n	8001c94 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c68:	4b08      	ldr	r3, [pc, #32]	@ (8001c8c <HAL_RCC_ClockConfig+0x240>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f023 0207 	bic.w	r2, r3, #7
 8001c70:	4906      	ldr	r1, [pc, #24]	@ (8001c8c <HAL_RCC_ClockConfig+0x240>)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c78:	4b04      	ldr	r3, [pc, #16]	@ (8001c8c <HAL_RCC_ClockConfig+0x240>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0307 	and.w	r3, r3, #7
 8001c80:	683a      	ldr	r2, [r7, #0]
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d006      	beq.n	8001c94 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e041      	b.n	8001d0e <HAL_RCC_ClockConfig+0x2c2>
 8001c8a:	bf00      	nop
 8001c8c:	40022000 	.word	0x40022000
 8001c90:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0304 	and.w	r3, r3, #4
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d008      	beq.n	8001cb2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ca0:	4b1d      	ldr	r3, [pc, #116]	@ (8001d18 <HAL_RCC_ClockConfig+0x2cc>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	491a      	ldr	r1, [pc, #104]	@ (8001d18 <HAL_RCC_ClockConfig+0x2cc>)
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0308 	and.w	r3, r3, #8
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d009      	beq.n	8001cd2 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cbe:	4b16      	ldr	r3, [pc, #88]	@ (8001d18 <HAL_RCC_ClockConfig+0x2cc>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	691b      	ldr	r3, [r3, #16]
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	4912      	ldr	r1, [pc, #72]	@ (8001d18 <HAL_RCC_ClockConfig+0x2cc>)
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001cd2:	f000 f829 	bl	8001d28 <HAL_RCC_GetSysClockFreq>
 8001cd6:	4601      	mov	r1, r0
 8001cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001d18 <HAL_RCC_ClockConfig+0x2cc>)
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ce0:	22f0      	movs	r2, #240	@ 0xf0
 8001ce2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce4:	693a      	ldr	r2, [r7, #16]
 8001ce6:	fa92 f2a2 	rbit	r2, r2
 8001cea:	60fa      	str	r2, [r7, #12]
  return result;
 8001cec:	68fa      	ldr	r2, [r7, #12]
 8001cee:	fab2 f282 	clz	r2, r2
 8001cf2:	b2d2      	uxtb	r2, r2
 8001cf4:	40d3      	lsrs	r3, r2
 8001cf6:	4a09      	ldr	r2, [pc, #36]	@ (8001d1c <HAL_RCC_ClockConfig+0x2d0>)
 8001cf8:	5cd3      	ldrb	r3, [r2, r3]
 8001cfa:	fa21 f303 	lsr.w	r3, r1, r3
 8001cfe:	4a08      	ldr	r2, [pc, #32]	@ (8001d20 <HAL_RCC_ClockConfig+0x2d4>)
 8001d00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001d02:	4b08      	ldr	r3, [pc, #32]	@ (8001d24 <HAL_RCC_ClockConfig+0x2d8>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7fe fbea 	bl	80004e0 <HAL_InitTick>
  
  return HAL_OK;
 8001d0c:	2300      	movs	r3, #0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3778      	adds	r7, #120	@ 0x78
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	08002620 	.word	0x08002620
 8001d20:	20000000 	.word	0x20000000
 8001d24:	20000004 	.word	0x20000004

08001d28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b087      	sub	sp, #28
 8001d2c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60fb      	str	r3, [r7, #12]
 8001d32:	2300      	movs	r3, #0
 8001d34:	60bb      	str	r3, [r7, #8]
 8001d36:	2300      	movs	r3, #0
 8001d38:	617b      	str	r3, [r7, #20]
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001d42:	4b1e      	ldr	r3, [pc, #120]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x94>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f003 030c 	and.w	r3, r3, #12
 8001d4e:	2b04      	cmp	r3, #4
 8001d50:	d002      	beq.n	8001d58 <HAL_RCC_GetSysClockFreq+0x30>
 8001d52:	2b08      	cmp	r3, #8
 8001d54:	d003      	beq.n	8001d5e <HAL_RCC_GetSysClockFreq+0x36>
 8001d56:	e026      	b.n	8001da6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d58:	4b19      	ldr	r3, [pc, #100]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d5a:	613b      	str	r3, [r7, #16]
      break;
 8001d5c:	e026      	b.n	8001dac <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	0c9b      	lsrs	r3, r3, #18
 8001d62:	f003 030f 	and.w	r3, r3, #15
 8001d66:	4a17      	ldr	r2, [pc, #92]	@ (8001dc4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d68:	5cd3      	ldrb	r3, [r2, r3]
 8001d6a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8001d6c:	4b13      	ldr	r3, [pc, #76]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x94>)
 8001d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d70:	f003 030f 	and.w	r3, r3, #15
 8001d74:	4a14      	ldr	r2, [pc, #80]	@ (8001dc8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d76:	5cd3      	ldrb	r3, [r2, r3]
 8001d78:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d008      	beq.n	8001d96 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001d84:	4a0e      	ldr	r2, [pc, #56]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	fb02 f303 	mul.w	r3, r2, r3
 8001d92:	617b      	str	r3, [r7, #20]
 8001d94:	e004      	b.n	8001da0 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a0c      	ldr	r2, [pc, #48]	@ (8001dcc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d9a:	fb02 f303 	mul.w	r3, r2, r3
 8001d9e:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	613b      	str	r3, [r7, #16]
      break;
 8001da4:	e002      	b.n	8001dac <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001da6:	4b06      	ldr	r3, [pc, #24]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001da8:	613b      	str	r3, [r7, #16]
      break;
 8001daa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dac:	693b      	ldr	r3, [r7, #16]
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	371c      	adds	r7, #28
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	007a1200 	.word	0x007a1200
 8001dc4:	08002638 	.word	0x08002638
 8001dc8:	08002648 	.word	0x08002648
 8001dcc:	003d0900 	.word	0x003d0900

08001dd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dd4:	4b03      	ldr	r3, [pc, #12]	@ (8001de4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	20000000 	.word	0x20000000

08001de8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001dee:	f7ff ffef 	bl	8001dd0 <HAL_RCC_GetHCLKFreq>
 8001df2:	4601      	mov	r1, r0
 8001df4:	4b0b      	ldr	r3, [pc, #44]	@ (8001e24 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001dfc:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001e00:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	fa92 f2a2 	rbit	r2, r2
 8001e08:	603a      	str	r2, [r7, #0]
  return result;
 8001e0a:	683a      	ldr	r2, [r7, #0]
 8001e0c:	fab2 f282 	clz	r2, r2
 8001e10:	b2d2      	uxtb	r2, r2
 8001e12:	40d3      	lsrs	r3, r2
 8001e14:	4a04      	ldr	r2, [pc, #16]	@ (8001e28 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001e16:	5cd3      	ldrb	r3, [r2, r3]
 8001e18:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3708      	adds	r7, #8
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40021000 	.word	0x40021000
 8001e28:	08002630 	.word	0x08002630

08001e2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001e32:	f7ff ffcd 	bl	8001dd0 <HAL_RCC_GetHCLKFreq>
 8001e36:	4601      	mov	r1, r0
 8001e38:	4b0b      	ldr	r3, [pc, #44]	@ (8001e68 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8001e40:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8001e44:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	fa92 f2a2 	rbit	r2, r2
 8001e4c:	603a      	str	r2, [r7, #0]
  return result;
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	fab2 f282 	clz	r2, r2
 8001e54:	b2d2      	uxtb	r2, r2
 8001e56:	40d3      	lsrs	r3, r2
 8001e58:	4a04      	ldr	r2, [pc, #16]	@ (8001e6c <HAL_RCC_GetPCLK2Freq+0x40>)
 8001e5a:	5cd3      	ldrb	r3, [r2, r3]
 8001e5c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001e60:	4618      	mov	r0, r3
 8001e62:	3708      	adds	r7, #8
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	08002630 	.word	0x08002630

08001e70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d101      	bne.n	8001e82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e040      	b.n	8001f04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d106      	bne.n	8001e98 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f7fe fa5e 	bl	8000354 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2224      	movs	r2, #36	@ 0x24
 8001e9c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f022 0201 	bic.w	r2, r2, #1
 8001eac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d002      	beq.n	8001ebc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f000 f95e 	bl	8002178 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f000 f825 	bl	8001f0c <UART_SetConfig>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d101      	bne.n	8001ecc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	e01b      	b.n	8001f04 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	685a      	ldr	r2, [r3, #4]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001eda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	689a      	ldr	r2, [r3, #8]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001eea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f042 0201 	orr.w	r2, r2, #1
 8001efa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f000 f9dd 	bl	80022bc <UART_CheckIdleState>
 8001f02:	4603      	mov	r3, r0
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b088      	sub	sp, #32
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001f14:	2300      	movs	r3, #0
 8001f16:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689a      	ldr	r2, [r3, #8]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	691b      	ldr	r3, [r3, #16]
 8001f20:	431a      	orrs	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	695b      	ldr	r3, [r3, #20]
 8001f26:	431a      	orrs	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	69db      	ldr	r3, [r3, #28]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	4b8a      	ldr	r3, [pc, #552]	@ (8002160 <UART_SetConfig+0x254>)
 8001f38:	4013      	ands	r3, r2
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	6812      	ldr	r2, [r2, #0]
 8001f3e:	6979      	ldr	r1, [r7, #20]
 8001f40:	430b      	orrs	r3, r1
 8001f42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	68da      	ldr	r2, [r3, #12]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	430a      	orrs	r2, r1
 8001f58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	699b      	ldr	r3, [r3, #24]
 8001f5e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a1b      	ldr	r3, [r3, #32]
 8001f64:	697a      	ldr	r2, [r7, #20]
 8001f66:	4313      	orrs	r3, r2
 8001f68:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	697a      	ldr	r2, [r7, #20]
 8001f7a:	430a      	orrs	r2, r1
 8001f7c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a78      	ldr	r2, [pc, #480]	@ (8002164 <UART_SetConfig+0x258>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d120      	bne.n	8001fca <UART_SetConfig+0xbe>
 8001f88:	4b77      	ldr	r3, [pc, #476]	@ (8002168 <UART_SetConfig+0x25c>)
 8001f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8c:	f003 0303 	and.w	r3, r3, #3
 8001f90:	2b03      	cmp	r3, #3
 8001f92:	d817      	bhi.n	8001fc4 <UART_SetConfig+0xb8>
 8001f94:	a201      	add	r2, pc, #4	@ (adr r2, 8001f9c <UART_SetConfig+0x90>)
 8001f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f9a:	bf00      	nop
 8001f9c:	08001fad 	.word	0x08001fad
 8001fa0:	08001fb9 	.word	0x08001fb9
 8001fa4:	08001fbf 	.word	0x08001fbf
 8001fa8:	08001fb3 	.word	0x08001fb3
 8001fac:	2300      	movs	r3, #0
 8001fae:	77fb      	strb	r3, [r7, #31]
 8001fb0:	e01d      	b.n	8001fee <UART_SetConfig+0xe2>
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	77fb      	strb	r3, [r7, #31]
 8001fb6:	e01a      	b.n	8001fee <UART_SetConfig+0xe2>
 8001fb8:	2304      	movs	r3, #4
 8001fba:	77fb      	strb	r3, [r7, #31]
 8001fbc:	e017      	b.n	8001fee <UART_SetConfig+0xe2>
 8001fbe:	2308      	movs	r3, #8
 8001fc0:	77fb      	strb	r3, [r7, #31]
 8001fc2:	e014      	b.n	8001fee <UART_SetConfig+0xe2>
 8001fc4:	2310      	movs	r3, #16
 8001fc6:	77fb      	strb	r3, [r7, #31]
 8001fc8:	e011      	b.n	8001fee <UART_SetConfig+0xe2>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4a67      	ldr	r2, [pc, #412]	@ (800216c <UART_SetConfig+0x260>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d102      	bne.n	8001fda <UART_SetConfig+0xce>
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	77fb      	strb	r3, [r7, #31]
 8001fd8:	e009      	b.n	8001fee <UART_SetConfig+0xe2>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a64      	ldr	r2, [pc, #400]	@ (8002170 <UART_SetConfig+0x264>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d102      	bne.n	8001fea <UART_SetConfig+0xde>
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	77fb      	strb	r3, [r7, #31]
 8001fe8:	e001      	b.n	8001fee <UART_SetConfig+0xe2>
 8001fea:	2310      	movs	r3, #16
 8001fec:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	69db      	ldr	r3, [r3, #28]
 8001ff2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ff6:	d15a      	bne.n	80020ae <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8001ff8:	7ffb      	ldrb	r3, [r7, #31]
 8001ffa:	2b08      	cmp	r3, #8
 8001ffc:	d827      	bhi.n	800204e <UART_SetConfig+0x142>
 8001ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8002004 <UART_SetConfig+0xf8>)
 8002000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002004:	08002029 	.word	0x08002029
 8002008:	08002031 	.word	0x08002031
 800200c:	08002039 	.word	0x08002039
 8002010:	0800204f 	.word	0x0800204f
 8002014:	0800203f 	.word	0x0800203f
 8002018:	0800204f 	.word	0x0800204f
 800201c:	0800204f 	.word	0x0800204f
 8002020:	0800204f 	.word	0x0800204f
 8002024:	08002047 	.word	0x08002047
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002028:	f7ff fede 	bl	8001de8 <HAL_RCC_GetPCLK1Freq>
 800202c:	61b8      	str	r0, [r7, #24]
        break;
 800202e:	e013      	b.n	8002058 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002030:	f7ff fefc 	bl	8001e2c <HAL_RCC_GetPCLK2Freq>
 8002034:	61b8      	str	r0, [r7, #24]
        break;
 8002036:	e00f      	b.n	8002058 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002038:	4b4e      	ldr	r3, [pc, #312]	@ (8002174 <UART_SetConfig+0x268>)
 800203a:	61bb      	str	r3, [r7, #24]
        break;
 800203c:	e00c      	b.n	8002058 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800203e:	f7ff fe73 	bl	8001d28 <HAL_RCC_GetSysClockFreq>
 8002042:	61b8      	str	r0, [r7, #24]
        break;
 8002044:	e008      	b.n	8002058 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002046:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800204a:	61bb      	str	r3, [r7, #24]
        break;
 800204c:	e004      	b.n	8002058 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800204e:	2300      	movs	r3, #0
 8002050:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	77bb      	strb	r3, [r7, #30]
        break;
 8002056:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002058:	69bb      	ldr	r3, [r7, #24]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d074      	beq.n	8002148 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	005a      	lsls	r2, r3, #1
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	085b      	lsrs	r3, r3, #1
 8002068:	441a      	add	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002072:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	2b0f      	cmp	r3, #15
 8002078:	d916      	bls.n	80020a8 <UART_SetConfig+0x19c>
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002080:	d212      	bcs.n	80020a8 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	b29b      	uxth	r3, r3
 8002086:	f023 030f 	bic.w	r3, r3, #15
 800208a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	085b      	lsrs	r3, r3, #1
 8002090:	b29b      	uxth	r3, r3
 8002092:	f003 0307 	and.w	r3, r3, #7
 8002096:	b29a      	uxth	r2, r3
 8002098:	89fb      	ldrh	r3, [r7, #14]
 800209a:	4313      	orrs	r3, r2
 800209c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	89fa      	ldrh	r2, [r7, #14]
 80020a4:	60da      	str	r2, [r3, #12]
 80020a6:	e04f      	b.n	8002148 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	77bb      	strb	r3, [r7, #30]
 80020ac:	e04c      	b.n	8002148 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80020ae:	7ffb      	ldrb	r3, [r7, #31]
 80020b0:	2b08      	cmp	r3, #8
 80020b2:	d828      	bhi.n	8002106 <UART_SetConfig+0x1fa>
 80020b4:	a201      	add	r2, pc, #4	@ (adr r2, 80020bc <UART_SetConfig+0x1b0>)
 80020b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020ba:	bf00      	nop
 80020bc:	080020e1 	.word	0x080020e1
 80020c0:	080020e9 	.word	0x080020e9
 80020c4:	080020f1 	.word	0x080020f1
 80020c8:	08002107 	.word	0x08002107
 80020cc:	080020f7 	.word	0x080020f7
 80020d0:	08002107 	.word	0x08002107
 80020d4:	08002107 	.word	0x08002107
 80020d8:	08002107 	.word	0x08002107
 80020dc:	080020ff 	.word	0x080020ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80020e0:	f7ff fe82 	bl	8001de8 <HAL_RCC_GetPCLK1Freq>
 80020e4:	61b8      	str	r0, [r7, #24]
        break;
 80020e6:	e013      	b.n	8002110 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80020e8:	f7ff fea0 	bl	8001e2c <HAL_RCC_GetPCLK2Freq>
 80020ec:	61b8      	str	r0, [r7, #24]
        break;
 80020ee:	e00f      	b.n	8002110 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80020f0:	4b20      	ldr	r3, [pc, #128]	@ (8002174 <UART_SetConfig+0x268>)
 80020f2:	61bb      	str	r3, [r7, #24]
        break;
 80020f4:	e00c      	b.n	8002110 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80020f6:	f7ff fe17 	bl	8001d28 <HAL_RCC_GetSysClockFreq>
 80020fa:	61b8      	str	r0, [r7, #24]
        break;
 80020fc:	e008      	b.n	8002110 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80020fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002102:	61bb      	str	r3, [r7, #24]
        break;
 8002104:	e004      	b.n	8002110 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002106:	2300      	movs	r3, #0
 8002108:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	77bb      	strb	r3, [r7, #30]
        break;
 800210e:	bf00      	nop
    }

    if (pclk != 0U)
 8002110:	69bb      	ldr	r3, [r7, #24]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d018      	beq.n	8002148 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	085a      	lsrs	r2, r3, #1
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	441a      	add	r2, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	fbb2 f3f3 	udiv	r3, r2, r3
 8002128:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	2b0f      	cmp	r3, #15
 800212e:	d909      	bls.n	8002144 <UART_SetConfig+0x238>
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002136:	d205      	bcs.n	8002144 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	b29a      	uxth	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	60da      	str	r2, [r3, #12]
 8002142:	e001      	b.n	8002148 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002154:	7fbb      	ldrb	r3, [r7, #30]
}
 8002156:	4618      	mov	r0, r3
 8002158:	3720      	adds	r7, #32
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	efff69f3 	.word	0xefff69f3
 8002164:	40013800 	.word	0x40013800
 8002168:	40021000 	.word	0x40021000
 800216c:	40004400 	.word	0x40004400
 8002170:	40004800 	.word	0x40004800
 8002174:	007a1200 	.word	0x007a1200

08002178 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002184:	f003 0308 	and.w	r3, r3, #8
 8002188:	2b00      	cmp	r3, #0
 800218a:	d00a      	beq.n	80021a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	430a      	orrs	r2, r1
 80021a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a6:	f003 0301 	and.w	r3, r3, #1
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d00a      	beq.n	80021c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	430a      	orrs	r2, r1
 80021c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021c8:	f003 0302 	and.w	r3, r3, #2
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d00a      	beq.n	80021e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	430a      	orrs	r2, r1
 80021e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ea:	f003 0304 	and.w	r3, r3, #4
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d00a      	beq.n	8002208 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	430a      	orrs	r2, r1
 8002206:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800220c:	f003 0310 	and.w	r3, r3, #16
 8002210:	2b00      	cmp	r3, #0
 8002212:	d00a      	beq.n	800222a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	430a      	orrs	r2, r1
 8002228:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800222e:	f003 0320 	and.w	r3, r3, #32
 8002232:	2b00      	cmp	r3, #0
 8002234:	d00a      	beq.n	800224c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	430a      	orrs	r2, r1
 800224a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002254:	2b00      	cmp	r3, #0
 8002256:	d01a      	beq.n	800228e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	430a      	orrs	r2, r1
 800226c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002272:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002276:	d10a      	bne.n	800228e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	430a      	orrs	r2, r1
 800228c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002292:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002296:	2b00      	cmp	r3, #0
 8002298:	d00a      	beq.n	80022b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	430a      	orrs	r2, r1
 80022ae:	605a      	str	r2, [r3, #4]
  }
}
 80022b0:	bf00      	nop
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b098      	sub	sp, #96	@ 0x60
 80022c0:	af02      	add	r7, sp, #8
 80022c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80022cc:	f7fe f94c 	bl	8000568 <HAL_GetTick>
 80022d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0308 	and.w	r3, r3, #8
 80022dc:	2b08      	cmp	r3, #8
 80022de:	d12e      	bne.n	800233e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80022e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80022e4:	9300      	str	r3, [sp, #0]
 80022e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022e8:	2200      	movs	r2, #0
 80022ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f000 f88c 	bl	800240c <UART_WaitOnFlagUntilTimeout>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d021      	beq.n	800233e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002302:	e853 3f00 	ldrex	r3, [r3]
 8002306:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002308:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800230a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800230e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	461a      	mov	r2, r3
 8002316:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002318:	647b      	str	r3, [r7, #68]	@ 0x44
 800231a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800231c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800231e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002320:	e841 2300 	strex	r3, r2, [r1]
 8002324:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002326:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002328:	2b00      	cmp	r3, #0
 800232a:	d1e6      	bne.n	80022fa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2220      	movs	r2, #32
 8002330:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e062      	b.n	8002404 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0304 	and.w	r3, r3, #4
 8002348:	2b04      	cmp	r3, #4
 800234a:	d149      	bne.n	80023e0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800234c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002350:	9300      	str	r3, [sp, #0]
 8002352:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002354:	2200      	movs	r2, #0
 8002356:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f000 f856 	bl	800240c <UART_WaitOnFlagUntilTimeout>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d03c      	beq.n	80023e0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800236c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800236e:	e853 3f00 	ldrex	r3, [r3]
 8002372:	623b      	str	r3, [r7, #32]
   return(result);
 8002374:	6a3b      	ldr	r3, [r7, #32]
 8002376:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800237a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	461a      	mov	r2, r3
 8002382:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002384:	633b      	str	r3, [r7, #48]	@ 0x30
 8002386:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002388:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800238a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800238c:	e841 2300 	strex	r3, r2, [r1]
 8002390:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1e6      	bne.n	8002366 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	3308      	adds	r3, #8
 800239e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	e853 3f00 	ldrex	r3, [r3]
 80023a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f023 0301 	bic.w	r3, r3, #1
 80023ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	3308      	adds	r3, #8
 80023b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80023b8:	61fa      	str	r2, [r7, #28]
 80023ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023bc:	69b9      	ldr	r1, [r7, #24]
 80023be:	69fa      	ldr	r2, [r7, #28]
 80023c0:	e841 2300 	strex	r3, r2, [r1]
 80023c4:	617b      	str	r3, [r7, #20]
   return(result);
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d1e5      	bne.n	8002398 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2220      	movs	r2, #32
 80023d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e011      	b.n	8002404 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2220      	movs	r2, #32
 80023e4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2220      	movs	r2, #32
 80023ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2200      	movs	r2, #0
 80023f2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	3758      	adds	r7, #88	@ 0x58
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	60f8      	str	r0, [r7, #12]
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	603b      	str	r3, [r7, #0]
 8002418:	4613      	mov	r3, r2
 800241a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800241c:	e04f      	b.n	80024be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002424:	d04b      	beq.n	80024be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002426:	f7fe f89f 	bl	8000568 <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	429a      	cmp	r2, r3
 8002434:	d302      	bcc.n	800243c <UART_WaitOnFlagUntilTimeout+0x30>
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d101      	bne.n	8002440 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e04e      	b.n	80024de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0304 	and.w	r3, r3, #4
 800244a:	2b00      	cmp	r3, #0
 800244c:	d037      	beq.n	80024be <UART_WaitOnFlagUntilTimeout+0xb2>
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	2b80      	cmp	r3, #128	@ 0x80
 8002452:	d034      	beq.n	80024be <UART_WaitOnFlagUntilTimeout+0xb2>
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	2b40      	cmp	r3, #64	@ 0x40
 8002458:	d031      	beq.n	80024be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	69db      	ldr	r3, [r3, #28]
 8002460:	f003 0308 	and.w	r3, r3, #8
 8002464:	2b08      	cmp	r3, #8
 8002466:	d110      	bne.n	800248a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2208      	movs	r2, #8
 800246e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002470:	68f8      	ldr	r0, [r7, #12]
 8002472:	f000 f838 	bl	80024e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2208      	movs	r2, #8
 800247a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e029      	b.n	80024de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	69db      	ldr	r3, [r3, #28]
 8002490:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002494:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002498:	d111      	bne.n	80024be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80024a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80024a4:	68f8      	ldr	r0, [r7, #12]
 80024a6:	f000 f81e 	bl	80024e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2220      	movs	r2, #32
 80024ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2200      	movs	r2, #0
 80024b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e00f      	b.n	80024de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	69da      	ldr	r2, [r3, #28]
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	4013      	ands	r3, r2
 80024c8:	68ba      	ldr	r2, [r7, #8]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	bf0c      	ite	eq
 80024ce:	2301      	moveq	r3, #1
 80024d0:	2300      	movne	r3, #0
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	461a      	mov	r2, r3
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	429a      	cmp	r2, r3
 80024da:	d0a0      	beq.n	800241e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3710      	adds	r7, #16
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80024e6:	b480      	push	{r7}
 80024e8:	b095      	sub	sp, #84	@ 0x54
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024f6:	e853 3f00 	ldrex	r3, [r3]
 80024fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80024fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002502:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	461a      	mov	r2, r3
 800250a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800250c:	643b      	str	r3, [r7, #64]	@ 0x40
 800250e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002510:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002512:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002514:	e841 2300 	strex	r3, r2, [r1]
 8002518:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800251a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800251c:	2b00      	cmp	r3, #0
 800251e:	d1e6      	bne.n	80024ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	3308      	adds	r3, #8
 8002526:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002528:	6a3b      	ldr	r3, [r7, #32]
 800252a:	e853 3f00 	ldrex	r3, [r3]
 800252e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	f023 0301 	bic.w	r3, r3, #1
 8002536:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	3308      	adds	r3, #8
 800253e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002540:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002542:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002544:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002546:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002548:	e841 2300 	strex	r3, r2, [r1]
 800254c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800254e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1e5      	bne.n	8002520 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002558:	2b01      	cmp	r3, #1
 800255a:	d118      	bne.n	800258e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	e853 3f00 	ldrex	r3, [r3]
 8002568:	60bb      	str	r3, [r7, #8]
   return(result);
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	f023 0310 	bic.w	r3, r3, #16
 8002570:	647b      	str	r3, [r7, #68]	@ 0x44
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	461a      	mov	r2, r3
 8002578:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800257a:	61bb      	str	r3, [r7, #24]
 800257c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800257e:	6979      	ldr	r1, [r7, #20]
 8002580:	69ba      	ldr	r2, [r7, #24]
 8002582:	e841 2300 	strex	r3, r2, [r1]
 8002586:	613b      	str	r3, [r7, #16]
   return(result);
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d1e6      	bne.n	800255c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2220      	movs	r2, #32
 8002592:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2200      	movs	r2, #0
 800259a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80025a2:	bf00      	nop
 80025a4:	3754      	adds	r7, #84	@ 0x54
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr

080025ae <memset>:
 80025ae:	4402      	add	r2, r0
 80025b0:	4603      	mov	r3, r0
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d100      	bne.n	80025b8 <memset+0xa>
 80025b6:	4770      	bx	lr
 80025b8:	f803 1b01 	strb.w	r1, [r3], #1
 80025bc:	e7f9      	b.n	80025b2 <memset+0x4>
	...

080025c0 <__libc_init_array>:
 80025c0:	b570      	push	{r4, r5, r6, lr}
 80025c2:	4d0d      	ldr	r5, [pc, #52]	@ (80025f8 <__libc_init_array+0x38>)
 80025c4:	4c0d      	ldr	r4, [pc, #52]	@ (80025fc <__libc_init_array+0x3c>)
 80025c6:	1b64      	subs	r4, r4, r5
 80025c8:	10a4      	asrs	r4, r4, #2
 80025ca:	2600      	movs	r6, #0
 80025cc:	42a6      	cmp	r6, r4
 80025ce:	d109      	bne.n	80025e4 <__libc_init_array+0x24>
 80025d0:	4d0b      	ldr	r5, [pc, #44]	@ (8002600 <__libc_init_array+0x40>)
 80025d2:	4c0c      	ldr	r4, [pc, #48]	@ (8002604 <__libc_init_array+0x44>)
 80025d4:	f000 f818 	bl	8002608 <_init>
 80025d8:	1b64      	subs	r4, r4, r5
 80025da:	10a4      	asrs	r4, r4, #2
 80025dc:	2600      	movs	r6, #0
 80025de:	42a6      	cmp	r6, r4
 80025e0:	d105      	bne.n	80025ee <__libc_init_array+0x2e>
 80025e2:	bd70      	pop	{r4, r5, r6, pc}
 80025e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80025e8:	4798      	blx	r3
 80025ea:	3601      	adds	r6, #1
 80025ec:	e7ee      	b.n	80025cc <__libc_init_array+0xc>
 80025ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80025f2:	4798      	blx	r3
 80025f4:	3601      	adds	r6, #1
 80025f6:	e7f2      	b.n	80025de <__libc_init_array+0x1e>
 80025f8:	08002658 	.word	0x08002658
 80025fc:	08002658 	.word	0x08002658
 8002600:	08002658 	.word	0x08002658
 8002604:	0800265c 	.word	0x0800265c

08002608 <_init>:
 8002608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800260a:	bf00      	nop
 800260c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800260e:	bc08      	pop	{r3}
 8002610:	469e      	mov	lr, r3
 8002612:	4770      	bx	lr

08002614 <_fini>:
 8002614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002616:	bf00      	nop
 8002618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800261a:	bc08      	pop	{r3}
 800261c:	469e      	mov	lr, r3
 800261e:	4770      	bx	lr
