

================================================================
== Vivado HLS Report for 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_s'
================================================================
* Date:           Fri Jun 27 09:43:07 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.958 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1031|     1031| 5.155 us | 5.155 us |  1031|  1031|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SigmoidActLoop  |     1029|     1029|         7|          1|          1|  1024|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    165|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        0|      -|     149|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     149|    272|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sigmoid_table1_U  |sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_s_sigmoid_table1  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                                              |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_fu_179_p2               |     +    |      0|  0|  17|           1|          13|
    |add_ln91_fu_203_p2                |     +    |      0|  0|  17|          10|          13|
    |i_fu_129_p2                       |     +    |      0|  0|  13|          11|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter6  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln80_fu_123_p2               |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln850_fu_173_p2              |   icmp   |      0|  0|  18|          26|           5|
    |icmp_ln851_fu_157_p2              |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln94_fu_232_p2               |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln92_fu_252_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln850_fu_192_p3            |  select  |      0|  0|  13|           1|          13|
    |select_ln851_fu_185_p3            |  select  |      0|  0|  13|           1|          13|
    |select_ln92_1_fu_258_p3           |  select  |      0|  0|  10|           1|          10|
    |select_ln92_fu_244_p3             |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln91_fu_208_p2                |    xor   |      0|  0|  11|          10|          11|
    |xor_ln92_fu_238_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 165|          95|         105|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |data_V_data_V_blk_n      |   9|          2|    1|          2|
    |i_0_reg_112              |   9|          2|   11|         22|
    |res_V_data_V_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         16|   17|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |i_0_reg_112                  |  11|   0|   11|          0|
    |icmp_ln80_reg_274            |   1|   0|    1|          0|
    |icmp_ln851_reg_293           |   1|   0|    1|          0|
    |select_ln850_reg_298         |  13|   0|   13|          0|
    |select_ln92_1_reg_304        |  10|   0|   10|          0|
    |sigmoid_table1_load_reg_314  |  10|   0|   10|          0|
    |tmp_data_0_V_reg_283         |  16|   0|   16|          0|
    |tmp_s_reg_288                |  12|   0|   12|          0|
    |icmp_ln80_reg_274            |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 149|  32|   86|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> | return value |
|ap_done                | out |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> | return value |
|data_V_data_V_dout     |  in |   16|   ap_fifo  |                          data_V_data_V                         |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                          data_V_data_V                         |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                          data_V_data_V                         |    pointer   |
|res_V_data_V_din       | out |   16|   ap_fifo  |                          res_V_data_V                          |    pointer   |
|res_V_data_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_V                          |    pointer   |
|res_V_data_V_write     | out |    1|   ap_fifo  |                          res_V_data_V                          |    pointer   |
+-----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %SigmoidActLoop ]"   --->   Operation 13 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.88ns)   --->   "%icmp_ln80 = icmp eq i11 %i_0, -1024" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 14 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %2, label %SigmoidActLoop" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.95>
ST_3 : Operation 18 [1/1] (2.18ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_data_V)" [firmware/nnet_utils/nnet_activation_stream.h:83]   --->   Operation 18 'read' 'tmp_data_0_V' <Predicate = (!icmp_ln80)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %tmp_data_0_V, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 19 'partselect' 'tmp_s' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i16 %tmp_data_0_V to i4" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 20 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_3_i_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln851, i6 0)" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 21 'bitconcatenate' 'p_Result_3_i_i_i' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.77ns)   --->   "%icmp_ln851 = icmp eq i10 %p_Result_3_i_i_i, 0" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 22 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln80)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.15>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_data_0_V, i10 0)" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln850 = sext i12 %tmp_s to i13" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 24 'sext' 'sext_ln850' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (2.45ns)   --->   "%icmp_ln850 = icmp slt i26 %shl_ln, -15" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 25 'icmp' 'icmp_ln850' <Predicate = (!icmp_ln80)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (1.54ns)   --->   "%add_ln700 = add i13 1, %sext_ln850" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 26 'add' 'add_ln700' <Predicate = (!icmp_ln80 & !icmp_ln851)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i13 %sext_ln850, i13 %add_ln700" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 27 'select' 'select_ln851' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %icmp_ln850, i13 %select_ln851, i13 %sext_ln850" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 28 'select' 'select_ln850' <Predicate = (!icmp_ln80)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.80>
ST_5 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%trunc_ln91 = trunc i13 %select_ln850 to i10" [firmware/nnet_utils/nnet_activation_stream.h:91]   --->   Operation 29 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (1.67ns)   --->   "%add_ln91 = add i13 512, %select_ln850" [firmware/nnet_utils/nnet_activation_stream.h:91]   --->   Operation 30 'add' 'add_ln91' <Predicate = (!icmp_ln80)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%xor_ln91 = xor i10 %trunc_ln91, -512" [firmware/nnet_utils/nnet_activation_stream.h:91]   --->   Operation 31 'xor' 'xor_ln91' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln91, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 32 'bitselect' 'tmp_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %add_ln91, i32 10, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 33 'partselect' 'tmp_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (1.13ns)   --->   "%icmp_ln94 = icmp ne i3 %tmp_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 34 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln80)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%xor_ln92 = xor i1 %tmp_1, true" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 35 'xor' 'xor_ln92' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%select_ln92 = select i1 %xor_ln92, i10 -1, i10 0" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 36 'select' 'select_ln92' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%or_ln92 = or i1 %tmp_1, %icmp_ln94" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 37 'or' 'or_ln92' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln92_1 = select i1 %or_ln92, i10 %select_ln92, i10 %xor_ln91" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 38 'select' 'select_ln92_1' <Predicate = (!icmp_ln80)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i10 %select_ln92_1 to i64" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 39 'zext' 'zext_ln96' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%sigmoid_table1_addr = getelementptr [1024 x i10]* @sigmoid_table1, i64 0, i64 %zext_ln96" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 40 'getelementptr' 'sigmoid_table1_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 41 [2/2] (3.25ns)   --->   "%sigmoid_table1_load = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 41 'load' 'sigmoid_table1_load' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 42 [1/2] (3.25ns)   --->   "%sigmoid_table1_load = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 42 'load' 'sigmoid_table1_load' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str48) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str48)" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 44 'specregionbegin' 'tmp' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:81]   --->   Operation 45 'specpipeline' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%out_data_data_V = zext i10 %sigmoid_table1_load to i16" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 46 'zext' 'out_data_data_V' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_data_V, i16 %out_data_data_V)" [firmware/nnet_utils/nnet_activation_stream.h:99]   --->   Operation 47 'write' <Predicate = (!icmp_ln80)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str48, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:100]   --->   Operation 48 'specregionend' 'empty_65' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 49 'br' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:101]   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sigmoid_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
br_ln80             (br               ) [ 0111111110]
i_0                 (phi              ) [ 0010000000]
icmp_ln80           (icmp             ) [ 0011111110]
empty               (speclooptripcount) [ 0000000000]
i                   (add              ) [ 0111111110]
br_ln80             (br               ) [ 0000000000]
tmp_data_0_V        (read             ) [ 0010100000]
tmp_s               (partselect       ) [ 0010100000]
trunc_ln851         (trunc            ) [ 0000000000]
p_Result_3_i_i_i    (bitconcatenate   ) [ 0000000000]
icmp_ln851          (icmp             ) [ 0010100000]
shl_ln              (bitconcatenate   ) [ 0000000000]
sext_ln850          (sext             ) [ 0000000000]
icmp_ln850          (icmp             ) [ 0000000000]
add_ln700           (add              ) [ 0000000000]
select_ln851        (select           ) [ 0000000000]
select_ln850        (select           ) [ 0010010000]
trunc_ln91          (trunc            ) [ 0000000000]
add_ln91            (add              ) [ 0000000000]
xor_ln91            (xor              ) [ 0000000000]
tmp_1               (bitselect        ) [ 0000000000]
tmp_2               (partselect       ) [ 0000000000]
icmp_ln94           (icmp             ) [ 0000000000]
xor_ln92            (xor              ) [ 0000000000]
select_ln92         (select           ) [ 0000000000]
or_ln92             (or               ) [ 0000000000]
select_ln92_1       (select           ) [ 0010001000]
zext_ln96           (zext             ) [ 0000000000]
sigmoid_table1_addr (getelementptr    ) [ 0010000100]
sigmoid_table1_load (load             ) [ 0010000010]
specloopname_ln80   (specloopname     ) [ 0000000000]
tmp                 (specregionbegin  ) [ 0000000000]
specpipeline_ln81   (specpipeline     ) [ 0000000000]
out_data_data_V     (zext             ) [ 0000000000]
write_ln99          (write            ) [ 0000000000]
empty_65            (specregionend    ) [ 0000000000]
br_ln80             (br               ) [ 0111111110]
ret_ln101           (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sigmoid_table1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_data_0_V_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln99_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="10" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/8 "/>
</bind>
</comp>

<comp id="99" class="1004" name="sigmoid_table1_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigmoid_table1_addr/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sigmoid_table1_load/6 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_0_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="1"/>
<pin id="114" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_0_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="11" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln80_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="11" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_s_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="0" index="3" bw="5" slack="0"/>
<pin id="140" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln851_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_Result_3_i_i_i_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="4" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3_i_i_i/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln851_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="10" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="shl_ln_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="26" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="1"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln850_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="12" slack="1"/>
<pin id="172" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln850/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln850_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="26" slack="0"/>
<pin id="175" dir="0" index="1" bw="26" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln850/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln700_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="12" slack="0"/>
<pin id="182" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="select_ln851_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="13" slack="0"/>
<pin id="188" dir="0" index="2" bw="13" slack="0"/>
<pin id="189" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln851/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln850_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="13" slack="0"/>
<pin id="195" dir="0" index="2" bw="13" slack="0"/>
<pin id="196" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln850/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln91_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="13" slack="1"/>
<pin id="202" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln91_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="13" slack="1"/>
<pin id="206" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="xor_ln91_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="10" slack="0"/>
<pin id="211" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln91/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="13" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="13" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="0" index="3" bw="5" slack="0"/>
<pin id="227" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln94_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="xor_ln92_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="select_ln92_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="10" slack="0"/>
<pin id="247" dir="0" index="2" bw="10" slack="0"/>
<pin id="248" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="or_ln92_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln92/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln92_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="10" slack="0"/>
<pin id="261" dir="0" index="2" bw="10" slack="0"/>
<pin id="262" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_1/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln96_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="1"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="out_data_data_V_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="1"/>
<pin id="272" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_data_data_V/8 "/>
</bind>
</comp>

<comp id="274" class="1005" name="icmp_ln80_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="278" class="1005" name="i_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="0"/>
<pin id="280" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="283" class="1005" name="tmp_data_0_V_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="1"/>
<pin id="285" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_s_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="1"/>
<pin id="290" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="293" class="1005" name="icmp_ln851_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln851 "/>
</bind>
</comp>

<comp id="298" class="1005" name="select_ln850_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="1"/>
<pin id="300" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="select_ln850 "/>
</bind>
</comp>

<comp id="304" class="1005" name="select_ln92_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="1"/>
<pin id="306" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln92_1 "/>
</bind>
</comp>

<comp id="309" class="1005" name="sigmoid_table1_addr_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="1"/>
<pin id="311" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sigmoid_table1_addr "/>
</bind>
</comp>

<comp id="314" class="1005" name="sigmoid_table1_load_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="1"/>
<pin id="316" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sigmoid_table1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="82" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="66" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="116" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="116" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="86" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="135" pin=3"/></net>

<net id="148"><net_src comp="86" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="177"><net_src comp="163" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="170" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="170" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="179" pin="2"/><net_sink comp="185" pin=2"/></net>

<net id="197"><net_src comp="173" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="185" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="170" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="200" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="203" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="54" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="228"><net_src comp="56" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="203" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="58" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="236"><net_src comp="222" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="60" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="214" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="62" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="214" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="232" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="244" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="208" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="277"><net_src comp="123" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="129" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="286"><net_src comp="86" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="291"><net_src comp="135" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="296"><net_src comp="157" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="301"><net_src comp="192" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="307"><net_src comp="258" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="312"><net_src comp="99" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="317"><net_src comp="106" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="270" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_V | {8 }
	Port: sigmoid_table1 | {}
 - Input state : 
	Port: sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> : data_V_data_V | {3 }
	Port: sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> : res_V_data_V | {}
	Port: sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config19> : sigmoid_table1 | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln80 : 1
		i : 1
		br_ln80 : 2
	State 3
		p_Result_3_i_i_i : 1
		icmp_ln851 : 2
	State 4
		icmp_ln850 : 1
		add_ln700 : 1
		select_ln851 : 2
		select_ln850 : 3
	State 5
		xor_ln91 : 1
		tmp_1 : 1
		tmp_2 : 1
		icmp_ln94 : 2
		xor_ln92 : 2
		select_ln92 : 2
		or_ln92 : 3
		select_ln92_1 : 3
	State 6
		sigmoid_table1_addr : 1
		sigmoid_table1_load : 2
	State 7
	State 8
		write_ln99 : 1
		empty_65 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln80_fu_123    |    0    |    13   |
|   icmp   |    icmp_ln851_fu_157    |    0    |    13   |
|          |    icmp_ln850_fu_173    |    0    |    18   |
|          |     icmp_ln94_fu_232    |    0    |    9    |
|----------|-------------------------|---------|---------|
|          |   select_ln851_fu_185   |    0    |    13   |
|  select  |   select_ln850_fu_192   |    0    |    13   |
|          |    select_ln92_fu_244   |    0    |    10   |
|          |   select_ln92_1_fu_258  |    0    |    10   |
|----------|-------------------------|---------|---------|
|          |         i_fu_129        |    0    |    13   |
|    add   |     add_ln700_fu_179    |    0    |    12   |
|          |     add_ln91_fu_203     |    0    |    17   |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln91_fu_208     |    0    |    10   |
|          |     xor_ln92_fu_238     |    0    |    2    |
|----------|-------------------------|---------|---------|
|    or    |      or_ln92_fu_252     |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   | tmp_data_0_V_read_fu_86 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln99_write_fu_92 |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|       tmp_s_fu_135      |    0    |    0    |
|          |       tmp_2_fu_222      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln851_fu_145   |    0    |    0    |
|          |    trunc_ln91_fu_200    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate| p_Result_3_i_i_i_fu_149 |    0    |    0    |
|          |      shl_ln_fu_163      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |    sext_ln850_fu_170    |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|       tmp_1_fu_214      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln96_fu_266    |    0    |    0    |
|          |  out_data_data_V_fu_270 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   155   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        i_0_reg_112        |   11   |
|         i_reg_278         |   11   |
|     icmp_ln80_reg_274     |    1   |
|     icmp_ln851_reg_293    |    1   |
|    select_ln850_reg_298   |   13   |
|   select_ln92_1_reg_304   |   10   |
|sigmoid_table1_addr_reg_309|   10   |
|sigmoid_table1_load_reg_314|   10   |
|    tmp_data_0_V_reg_283   |   16   |
|       tmp_s_reg_288       |   12   |
+---------------------------+--------+
|           Total           |   95   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_106 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  1.769  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   155  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   95   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   95   |   164  |
+-----------+--------+--------+--------+
