// Seed: 2729617498
module module_0;
  wire id_1;
  assign module_2.id_5 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd40
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  wire [-1 : id_2] id_3;
endmodule
module module_2 (
    input uwire id_0,
    output supply1 id_1,
    input tri id_2,
    input tri0 id_3,
    output tri id_4,
    input wor id_5
    , id_14,
    input tri0 id_6
    , id_15,
    input tri0 id_7,
    output wor id_8,
    output tri1 id_9,
    input tri0 id_10,
    input wire id_11,
    input tri0 id_12
);
  assign id_15 = -1;
  and primCall (id_1, id_10, id_11, id_12, id_14, id_15, id_2, id_3, id_5, id_6, id_7);
  module_0 modCall_1 ();
  assign id_4 = id_15;
endmodule
