Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov  3 16:56:45 2023
| Host         : Lari running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_basicIO_mems_timing_summary_routed.rpt -pb fpga_basicIO_mems_timing_summary_routed.pb -rpx fpga_basicIO_mems_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_basicIO_mems
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.747        0.000                      0                 2249        0.047        0.000                      0                 2249        4.500        0.000                       0                   794  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.747        0.000                      0                 2249        0.047        0.000                      0                 2249        4.500        0.000                       0                   794  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/count2_atraso_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.176ns  (logic 10.063ns (70.985%)  route 4.113ns (29.015%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 19.780 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.550     5.071    inst_circuito/inst_datapath/CLK
    SLICE_X46Y22         FDRE                                         r  inst_circuito/inst_datapath/count2_atraso_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  inst_circuito/inst_datapath/count2_atraso_reg[1]/Q
                         net (fo=136, routed)         1.422     7.012    inst_circuito/inst_datapath/count2_atraso[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.136 r  inst_circuito/inst_datapath/mul2_sg3_i_24/O
                         net (fo=1, routed)           0.000     7.136    inst_circuito/inst_datapath/mul2_sg3_i_24_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.345 r  inst_circuito/inst_datapath/mul2_sg3_i_4/O
                         net (fo=1, routed)           1.205     8.550    inst_circuito/inst_datapath/mul2_sg3_i_4_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.209    12.759 r  inst_circuito/inst_datapath/mul2_sg3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.761    inst_circuito/inst_datapath/mul2_sg3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.474 r  inst_circuito/inst_datapath/res2_add_sg2/PCOUT[47]
                         net (fo=1, routed)           0.056    14.530    inst_circuito/inst_datapath/res2_add_sg2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.048 r  inst_circuito/inst_datapath/res2_add_sg1/P[0]
                         net (fo=2, routed)           1.428    17.476    inst_circuito/inst_datapath/res2_add_sg1_n_105
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.002 r  inst_circuito/inst_datapath/accum2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.002    inst_circuito/inst_datapath/accum2_reg[0]_i_2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inst_circuito/inst_datapath/accum2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.116    inst_circuito/inst_datapath/accum2_reg[4]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inst_circuito/inst_datapath/accum2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.230    inst_circuito/inst_datapath/accum2_reg[8]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.344 r  inst_circuito/inst_datapath/accum2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.344    inst_circuito/inst_datapath/accum2_reg[12]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.458 r  inst_circuito/inst_datapath/accum2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.458    inst_circuito/inst_datapath/accum2_reg[16]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.572 r  inst_circuito/inst_datapath/accum2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.572    inst_circuito/inst_datapath/accum2_reg[20]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.686 r  inst_circuito/inst_datapath/accum2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.686    inst_circuito/inst_datapath/accum2_reg[24]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  inst_circuito/inst_datapath/accum2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.800    inst_circuito/inst_datapath/accum2_reg[28]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.914 r  inst_circuito/inst_datapath/accum2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.914    inst_circuito/inst_datapath/accum2_reg[32]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.248 r  inst_circuito/inst_datapath/accum2_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.248    inst_circuito/inst_datapath/accum2_reg[36]_i_1_n_6
    SLICE_X33Y34         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.439    19.780    inst_circuito/inst_datapath/CLK
    SLICE_X33Y34         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[37]/C
                         clock pessimism              0.188    19.968    
                         clock uncertainty           -0.035    19.933    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.062    19.995    inst_circuito/inst_datapath/accum2_reg[37]
  -------------------------------------------------------------------
                         required time                         19.995    
                         arrival time                         -19.248    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/count2_atraso_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.065ns  (logic 9.952ns (70.756%)  route 4.113ns (29.244%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 19.780 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.550     5.071    inst_circuito/inst_datapath/CLK
    SLICE_X46Y22         FDRE                                         r  inst_circuito/inst_datapath/count2_atraso_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  inst_circuito/inst_datapath/count2_atraso_reg[1]/Q
                         net (fo=136, routed)         1.422     7.012    inst_circuito/inst_datapath/count2_atraso[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.136 r  inst_circuito/inst_datapath/mul2_sg3_i_24/O
                         net (fo=1, routed)           0.000     7.136    inst_circuito/inst_datapath/mul2_sg3_i_24_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.345 r  inst_circuito/inst_datapath/mul2_sg3_i_4/O
                         net (fo=1, routed)           1.205     8.550    inst_circuito/inst_datapath/mul2_sg3_i_4_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.209    12.759 r  inst_circuito/inst_datapath/mul2_sg3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.761    inst_circuito/inst_datapath/mul2_sg3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.474 r  inst_circuito/inst_datapath/res2_add_sg2/PCOUT[47]
                         net (fo=1, routed)           0.056    14.530    inst_circuito/inst_datapath/res2_add_sg2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.048 r  inst_circuito/inst_datapath/res2_add_sg1/P[0]
                         net (fo=2, routed)           1.428    17.476    inst_circuito/inst_datapath/res2_add_sg1_n_105
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.002 r  inst_circuito/inst_datapath/accum2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.002    inst_circuito/inst_datapath/accum2_reg[0]_i_2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inst_circuito/inst_datapath/accum2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.116    inst_circuito/inst_datapath/accum2_reg[4]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inst_circuito/inst_datapath/accum2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.230    inst_circuito/inst_datapath/accum2_reg[8]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.344 r  inst_circuito/inst_datapath/accum2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.344    inst_circuito/inst_datapath/accum2_reg[12]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.458 r  inst_circuito/inst_datapath/accum2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.458    inst_circuito/inst_datapath/accum2_reg[16]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.572 r  inst_circuito/inst_datapath/accum2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.572    inst_circuito/inst_datapath/accum2_reg[20]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.686 r  inst_circuito/inst_datapath/accum2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.686    inst_circuito/inst_datapath/accum2_reg[24]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  inst_circuito/inst_datapath/accum2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.800    inst_circuito/inst_datapath/accum2_reg[28]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.914 r  inst_circuito/inst_datapath/accum2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.914    inst_circuito/inst_datapath/accum2_reg[32]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.137 r  inst_circuito/inst_datapath/accum2_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000    19.137    inst_circuito/inst_datapath/accum2_reg[36]_i_1_n_7
    SLICE_X33Y34         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.439    19.780    inst_circuito/inst_datapath/CLK
    SLICE_X33Y34         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[36]/C
                         clock pessimism              0.188    19.968    
                         clock uncertainty           -0.035    19.933    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.062    19.995    inst_circuito/inst_datapath/accum2_reg[36]
  -------------------------------------------------------------------
                         required time                         19.995    
                         arrival time                         -19.137    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/count2_atraso_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.062ns  (logic 9.949ns (70.750%)  route 4.113ns (29.250%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 19.779 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.550     5.071    inst_circuito/inst_datapath/CLK
    SLICE_X46Y22         FDRE                                         r  inst_circuito/inst_datapath/count2_atraso_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  inst_circuito/inst_datapath/count2_atraso_reg[1]/Q
                         net (fo=136, routed)         1.422     7.012    inst_circuito/inst_datapath/count2_atraso[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.136 r  inst_circuito/inst_datapath/mul2_sg3_i_24/O
                         net (fo=1, routed)           0.000     7.136    inst_circuito/inst_datapath/mul2_sg3_i_24_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.345 r  inst_circuito/inst_datapath/mul2_sg3_i_4/O
                         net (fo=1, routed)           1.205     8.550    inst_circuito/inst_datapath/mul2_sg3_i_4_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.209    12.759 r  inst_circuito/inst_datapath/mul2_sg3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.761    inst_circuito/inst_datapath/mul2_sg3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.474 r  inst_circuito/inst_datapath/res2_add_sg2/PCOUT[47]
                         net (fo=1, routed)           0.056    14.530    inst_circuito/inst_datapath/res2_add_sg2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.048 r  inst_circuito/inst_datapath/res2_add_sg1/P[0]
                         net (fo=2, routed)           1.428    17.476    inst_circuito/inst_datapath/res2_add_sg1_n_105
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.002 r  inst_circuito/inst_datapath/accum2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.002    inst_circuito/inst_datapath/accum2_reg[0]_i_2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inst_circuito/inst_datapath/accum2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.116    inst_circuito/inst_datapath/accum2_reg[4]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inst_circuito/inst_datapath/accum2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.230    inst_circuito/inst_datapath/accum2_reg[8]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.344 r  inst_circuito/inst_datapath/accum2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.344    inst_circuito/inst_datapath/accum2_reg[12]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.458 r  inst_circuito/inst_datapath/accum2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.458    inst_circuito/inst_datapath/accum2_reg[16]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.572 r  inst_circuito/inst_datapath/accum2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.572    inst_circuito/inst_datapath/accum2_reg[20]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.686 r  inst_circuito/inst_datapath/accum2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.686    inst_circuito/inst_datapath/accum2_reg[24]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  inst_circuito/inst_datapath/accum2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.800    inst_circuito/inst_datapath/accum2_reg[28]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.134 r  inst_circuito/inst_datapath/accum2_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.134    inst_circuito/inst_datapath/accum2_reg[32]_i_1_n_6
    SLICE_X33Y33         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.438    19.779    inst_circuito/inst_datapath/CLK
    SLICE_X33Y33         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[33]/C
                         clock pessimism              0.188    19.967    
                         clock uncertainty           -0.035    19.932    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)        0.062    19.994    inst_circuito/inst_datapath/accum2_reg[33]
  -------------------------------------------------------------------
                         required time                         19.994    
                         arrival time                         -19.134    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/count2_atraso_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.041ns  (logic 9.928ns (70.706%)  route 4.113ns (29.294%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 19.779 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.550     5.071    inst_circuito/inst_datapath/CLK
    SLICE_X46Y22         FDRE                                         r  inst_circuito/inst_datapath/count2_atraso_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  inst_circuito/inst_datapath/count2_atraso_reg[1]/Q
                         net (fo=136, routed)         1.422     7.012    inst_circuito/inst_datapath/count2_atraso[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.136 r  inst_circuito/inst_datapath/mul2_sg3_i_24/O
                         net (fo=1, routed)           0.000     7.136    inst_circuito/inst_datapath/mul2_sg3_i_24_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.345 r  inst_circuito/inst_datapath/mul2_sg3_i_4/O
                         net (fo=1, routed)           1.205     8.550    inst_circuito/inst_datapath/mul2_sg3_i_4_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.209    12.759 r  inst_circuito/inst_datapath/mul2_sg3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.761    inst_circuito/inst_datapath/mul2_sg3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.474 r  inst_circuito/inst_datapath/res2_add_sg2/PCOUT[47]
                         net (fo=1, routed)           0.056    14.530    inst_circuito/inst_datapath/res2_add_sg2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.048 r  inst_circuito/inst_datapath/res2_add_sg1/P[0]
                         net (fo=2, routed)           1.428    17.476    inst_circuito/inst_datapath/res2_add_sg1_n_105
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.002 r  inst_circuito/inst_datapath/accum2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.002    inst_circuito/inst_datapath/accum2_reg[0]_i_2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inst_circuito/inst_datapath/accum2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.116    inst_circuito/inst_datapath/accum2_reg[4]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inst_circuito/inst_datapath/accum2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.230    inst_circuito/inst_datapath/accum2_reg[8]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.344 r  inst_circuito/inst_datapath/accum2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.344    inst_circuito/inst_datapath/accum2_reg[12]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.458 r  inst_circuito/inst_datapath/accum2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.458    inst_circuito/inst_datapath/accum2_reg[16]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.572 r  inst_circuito/inst_datapath/accum2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.572    inst_circuito/inst_datapath/accum2_reg[20]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.686 r  inst_circuito/inst_datapath/accum2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.686    inst_circuito/inst_datapath/accum2_reg[24]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  inst_circuito/inst_datapath/accum2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.800    inst_circuito/inst_datapath/accum2_reg[28]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.113 r  inst_circuito/inst_datapath/accum2_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.113    inst_circuito/inst_datapath/accum2_reg[32]_i_1_n_4
    SLICE_X33Y33         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.438    19.779    inst_circuito/inst_datapath/CLK
    SLICE_X33Y33         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[35]/C
                         clock pessimism              0.188    19.967    
                         clock uncertainty           -0.035    19.932    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)        0.062    19.994    inst_circuito/inst_datapath/accum2_reg[35]
  -------------------------------------------------------------------
                         required time                         19.994    
                         arrival time                         -19.113    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/count2_atraso_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.967ns  (logic 9.854ns (70.551%)  route 4.113ns (29.449%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 19.779 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.550     5.071    inst_circuito/inst_datapath/CLK
    SLICE_X46Y22         FDRE                                         r  inst_circuito/inst_datapath/count2_atraso_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  inst_circuito/inst_datapath/count2_atraso_reg[1]/Q
                         net (fo=136, routed)         1.422     7.012    inst_circuito/inst_datapath/count2_atraso[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.136 r  inst_circuito/inst_datapath/mul2_sg3_i_24/O
                         net (fo=1, routed)           0.000     7.136    inst_circuito/inst_datapath/mul2_sg3_i_24_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.345 r  inst_circuito/inst_datapath/mul2_sg3_i_4/O
                         net (fo=1, routed)           1.205     8.550    inst_circuito/inst_datapath/mul2_sg3_i_4_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.209    12.759 r  inst_circuito/inst_datapath/mul2_sg3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.761    inst_circuito/inst_datapath/mul2_sg3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.474 r  inst_circuito/inst_datapath/res2_add_sg2/PCOUT[47]
                         net (fo=1, routed)           0.056    14.530    inst_circuito/inst_datapath/res2_add_sg2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.048 r  inst_circuito/inst_datapath/res2_add_sg1/P[0]
                         net (fo=2, routed)           1.428    17.476    inst_circuito/inst_datapath/res2_add_sg1_n_105
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.002 r  inst_circuito/inst_datapath/accum2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.002    inst_circuito/inst_datapath/accum2_reg[0]_i_2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inst_circuito/inst_datapath/accum2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.116    inst_circuito/inst_datapath/accum2_reg[4]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inst_circuito/inst_datapath/accum2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.230    inst_circuito/inst_datapath/accum2_reg[8]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.344 r  inst_circuito/inst_datapath/accum2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.344    inst_circuito/inst_datapath/accum2_reg[12]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.458 r  inst_circuito/inst_datapath/accum2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.458    inst_circuito/inst_datapath/accum2_reg[16]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.572 r  inst_circuito/inst_datapath/accum2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.572    inst_circuito/inst_datapath/accum2_reg[20]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.686 r  inst_circuito/inst_datapath/accum2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.686    inst_circuito/inst_datapath/accum2_reg[24]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  inst_circuito/inst_datapath/accum2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.800    inst_circuito/inst_datapath/accum2_reg[28]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.039 r  inst_circuito/inst_datapath/accum2_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000    19.039    inst_circuito/inst_datapath/accum2_reg[32]_i_1_n_5
    SLICE_X33Y33         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.438    19.779    inst_circuito/inst_datapath/CLK
    SLICE_X33Y33         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[34]/C
                         clock pessimism              0.188    19.967    
                         clock uncertainty           -0.035    19.932    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)        0.062    19.994    inst_circuito/inst_datapath/accum2_reg[34]
  -------------------------------------------------------------------
                         required time                         19.994    
                         arrival time                         -19.039    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/count2_atraso_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.951ns  (logic 9.838ns (70.517%)  route 4.113ns (29.483%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 19.779 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.550     5.071    inst_circuito/inst_datapath/CLK
    SLICE_X46Y22         FDRE                                         r  inst_circuito/inst_datapath/count2_atraso_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  inst_circuito/inst_datapath/count2_atraso_reg[1]/Q
                         net (fo=136, routed)         1.422     7.012    inst_circuito/inst_datapath/count2_atraso[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.136 r  inst_circuito/inst_datapath/mul2_sg3_i_24/O
                         net (fo=1, routed)           0.000     7.136    inst_circuito/inst_datapath/mul2_sg3_i_24_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.345 r  inst_circuito/inst_datapath/mul2_sg3_i_4/O
                         net (fo=1, routed)           1.205     8.550    inst_circuito/inst_datapath/mul2_sg3_i_4_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.209    12.759 r  inst_circuito/inst_datapath/mul2_sg3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.761    inst_circuito/inst_datapath/mul2_sg3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.474 r  inst_circuito/inst_datapath/res2_add_sg2/PCOUT[47]
                         net (fo=1, routed)           0.056    14.530    inst_circuito/inst_datapath/res2_add_sg2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.048 r  inst_circuito/inst_datapath/res2_add_sg1/P[0]
                         net (fo=2, routed)           1.428    17.476    inst_circuito/inst_datapath/res2_add_sg1_n_105
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.002 r  inst_circuito/inst_datapath/accum2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.002    inst_circuito/inst_datapath/accum2_reg[0]_i_2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inst_circuito/inst_datapath/accum2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.116    inst_circuito/inst_datapath/accum2_reg[4]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inst_circuito/inst_datapath/accum2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.230    inst_circuito/inst_datapath/accum2_reg[8]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.344 r  inst_circuito/inst_datapath/accum2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.344    inst_circuito/inst_datapath/accum2_reg[12]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.458 r  inst_circuito/inst_datapath/accum2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.458    inst_circuito/inst_datapath/accum2_reg[16]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.572 r  inst_circuito/inst_datapath/accum2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.572    inst_circuito/inst_datapath/accum2_reg[20]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.686 r  inst_circuito/inst_datapath/accum2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.686    inst_circuito/inst_datapath/accum2_reg[24]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.800 r  inst_circuito/inst_datapath/accum2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.800    inst_circuito/inst_datapath/accum2_reg[28]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.023 r  inst_circuito/inst_datapath/accum2_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    19.023    inst_circuito/inst_datapath/accum2_reg[32]_i_1_n_7
    SLICE_X33Y33         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.438    19.779    inst_circuito/inst_datapath/CLK
    SLICE_X33Y33         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[32]/C
                         clock pessimism              0.188    19.967    
                         clock uncertainty           -0.035    19.932    
    SLICE_X33Y33         FDRE (Setup_fdre_C_D)        0.062    19.994    inst_circuito/inst_datapath/accum2_reg[32]
  -------------------------------------------------------------------
                         required time                         19.994    
                         arrival time                         -19.023    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/count2_atraso_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.948ns  (logic 9.835ns (70.511%)  route 4.113ns (29.489%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.550     5.071    inst_circuito/inst_datapath/CLK
    SLICE_X46Y22         FDRE                                         r  inst_circuito/inst_datapath/count2_atraso_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  inst_circuito/inst_datapath/count2_atraso_reg[1]/Q
                         net (fo=136, routed)         1.422     7.012    inst_circuito/inst_datapath/count2_atraso[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.136 r  inst_circuito/inst_datapath/mul2_sg3_i_24/O
                         net (fo=1, routed)           0.000     7.136    inst_circuito/inst_datapath/mul2_sg3_i_24_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.345 r  inst_circuito/inst_datapath/mul2_sg3_i_4/O
                         net (fo=1, routed)           1.205     8.550    inst_circuito/inst_datapath/mul2_sg3_i_4_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.209    12.759 r  inst_circuito/inst_datapath/mul2_sg3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.761    inst_circuito/inst_datapath/mul2_sg3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.474 r  inst_circuito/inst_datapath/res2_add_sg2/PCOUT[47]
                         net (fo=1, routed)           0.056    14.530    inst_circuito/inst_datapath/res2_add_sg2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.048 r  inst_circuito/inst_datapath/res2_add_sg1/P[0]
                         net (fo=2, routed)           1.428    17.476    inst_circuito/inst_datapath/res2_add_sg1_n_105
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.002 r  inst_circuito/inst_datapath/accum2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.002    inst_circuito/inst_datapath/accum2_reg[0]_i_2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inst_circuito/inst_datapath/accum2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.116    inst_circuito/inst_datapath/accum2_reg[4]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inst_circuito/inst_datapath/accum2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.230    inst_circuito/inst_datapath/accum2_reg[8]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.344 r  inst_circuito/inst_datapath/accum2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.344    inst_circuito/inst_datapath/accum2_reg[12]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.458 r  inst_circuito/inst_datapath/accum2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.458    inst_circuito/inst_datapath/accum2_reg[16]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.572 r  inst_circuito/inst_datapath/accum2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.572    inst_circuito/inst_datapath/accum2_reg[20]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.686 r  inst_circuito/inst_datapath/accum2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.686    inst_circuito/inst_datapath/accum2_reg[24]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.020 r  inst_circuito/inst_datapath/accum2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.020    inst_circuito/inst_datapath/accum2_reg[28]_i_1_n_6
    SLICE_X33Y32         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.437    19.778    inst_circuito/inst_datapath/CLK
    SLICE_X33Y32         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[29]/C
                         clock pessimism              0.188    19.966    
                         clock uncertainty           -0.035    19.931    
    SLICE_X33Y32         FDRE (Setup_fdre_C_D)        0.062    19.993    inst_circuito/inst_datapath/accum2_reg[29]
  -------------------------------------------------------------------
                         required time                         19.993    
                         arrival time                         -19.020    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/count2_atraso_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.927ns  (logic 9.814ns (70.466%)  route 4.113ns (29.534%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.550     5.071    inst_circuito/inst_datapath/CLK
    SLICE_X46Y22         FDRE                                         r  inst_circuito/inst_datapath/count2_atraso_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  inst_circuito/inst_datapath/count2_atraso_reg[1]/Q
                         net (fo=136, routed)         1.422     7.012    inst_circuito/inst_datapath/count2_atraso[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.136 r  inst_circuito/inst_datapath/mul2_sg3_i_24/O
                         net (fo=1, routed)           0.000     7.136    inst_circuito/inst_datapath/mul2_sg3_i_24_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.345 r  inst_circuito/inst_datapath/mul2_sg3_i_4/O
                         net (fo=1, routed)           1.205     8.550    inst_circuito/inst_datapath/mul2_sg3_i_4_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.209    12.759 r  inst_circuito/inst_datapath/mul2_sg3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.761    inst_circuito/inst_datapath/mul2_sg3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.474 r  inst_circuito/inst_datapath/res2_add_sg2/PCOUT[47]
                         net (fo=1, routed)           0.056    14.530    inst_circuito/inst_datapath/res2_add_sg2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.048 r  inst_circuito/inst_datapath/res2_add_sg1/P[0]
                         net (fo=2, routed)           1.428    17.476    inst_circuito/inst_datapath/res2_add_sg1_n_105
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.002 r  inst_circuito/inst_datapath/accum2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.002    inst_circuito/inst_datapath/accum2_reg[0]_i_2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inst_circuito/inst_datapath/accum2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.116    inst_circuito/inst_datapath/accum2_reg[4]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inst_circuito/inst_datapath/accum2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.230    inst_circuito/inst_datapath/accum2_reg[8]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.344 r  inst_circuito/inst_datapath/accum2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.344    inst_circuito/inst_datapath/accum2_reg[12]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.458 r  inst_circuito/inst_datapath/accum2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.458    inst_circuito/inst_datapath/accum2_reg[16]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.572 r  inst_circuito/inst_datapath/accum2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.572    inst_circuito/inst_datapath/accum2_reg[20]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.686 r  inst_circuito/inst_datapath/accum2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.686    inst_circuito/inst_datapath/accum2_reg[24]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.999 r  inst_circuito/inst_datapath/accum2_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.999    inst_circuito/inst_datapath/accum2_reg[28]_i_1_n_4
    SLICE_X33Y32         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.437    19.778    inst_circuito/inst_datapath/CLK
    SLICE_X33Y32         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[31]/C
                         clock pessimism              0.188    19.966    
                         clock uncertainty           -0.035    19.931    
    SLICE_X33Y32         FDRE (Setup_fdre_C_D)        0.062    19.993    inst_circuito/inst_datapath/accum2_reg[31]
  -------------------------------------------------------------------
                         required time                         19.993    
                         arrival time                         -18.999    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/count2_atraso_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.853ns  (logic 9.740ns (70.308%)  route 4.113ns (29.692%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.550     5.071    inst_circuito/inst_datapath/CLK
    SLICE_X46Y22         FDRE                                         r  inst_circuito/inst_datapath/count2_atraso_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  inst_circuito/inst_datapath/count2_atraso_reg[1]/Q
                         net (fo=136, routed)         1.422     7.012    inst_circuito/inst_datapath/count2_atraso[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.136 r  inst_circuito/inst_datapath/mul2_sg3_i_24/O
                         net (fo=1, routed)           0.000     7.136    inst_circuito/inst_datapath/mul2_sg3_i_24_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.345 r  inst_circuito/inst_datapath/mul2_sg3_i_4/O
                         net (fo=1, routed)           1.205     8.550    inst_circuito/inst_datapath/mul2_sg3_i_4_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.209    12.759 r  inst_circuito/inst_datapath/mul2_sg3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.761    inst_circuito/inst_datapath/mul2_sg3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.474 r  inst_circuito/inst_datapath/res2_add_sg2/PCOUT[47]
                         net (fo=1, routed)           0.056    14.530    inst_circuito/inst_datapath/res2_add_sg2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.048 r  inst_circuito/inst_datapath/res2_add_sg1/P[0]
                         net (fo=2, routed)           1.428    17.476    inst_circuito/inst_datapath/res2_add_sg1_n_105
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.002 r  inst_circuito/inst_datapath/accum2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.002    inst_circuito/inst_datapath/accum2_reg[0]_i_2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inst_circuito/inst_datapath/accum2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.116    inst_circuito/inst_datapath/accum2_reg[4]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inst_circuito/inst_datapath/accum2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.230    inst_circuito/inst_datapath/accum2_reg[8]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.344 r  inst_circuito/inst_datapath/accum2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.344    inst_circuito/inst_datapath/accum2_reg[12]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.458 r  inst_circuito/inst_datapath/accum2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.458    inst_circuito/inst_datapath/accum2_reg[16]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.572 r  inst_circuito/inst_datapath/accum2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.572    inst_circuito/inst_datapath/accum2_reg[20]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.686 r  inst_circuito/inst_datapath/accum2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.686    inst_circuito/inst_datapath/accum2_reg[24]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.925 r  inst_circuito/inst_datapath/accum2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.925    inst_circuito/inst_datapath/accum2_reg[28]_i_1_n_5
    SLICE_X33Y32         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.437    19.778    inst_circuito/inst_datapath/CLK
    SLICE_X33Y32         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[30]/C
                         clock pessimism              0.188    19.966    
                         clock uncertainty           -0.035    19.931    
    SLICE_X33Y32         FDRE (Setup_fdre_C_D)        0.062    19.993    inst_circuito/inst_datapath/accum2_reg[30]
  -------------------------------------------------------------------
                         required time                         19.993    
                         arrival time                         -18.925    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/count2_atraso_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/accum2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.837ns  (logic 9.724ns (70.274%)  route 4.113ns (29.726%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.550     5.071    inst_circuito/inst_datapath/CLK
    SLICE_X46Y22         FDRE                                         r  inst_circuito/inst_datapath/count2_atraso_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  inst_circuito/inst_datapath/count2_atraso_reg[1]/Q
                         net (fo=136, routed)         1.422     7.012    inst_circuito/inst_datapath/count2_atraso[1]
    SLICE_X34Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.136 r  inst_circuito/inst_datapath/mul2_sg3_i_24/O
                         net (fo=1, routed)           0.000     7.136    inst_circuito/inst_datapath/mul2_sg3_i_24_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I0_O)      0.209     7.345 r  inst_circuito/inst_datapath/mul2_sg3_i_4/O
                         net (fo=1, routed)           1.205     8.550    inst_circuito/inst_datapath/mul2_sg3_i_4_n_0
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.209    12.759 r  inst_circuito/inst_datapath/mul2_sg3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.761    inst_circuito/inst_datapath/mul2_sg3_n_106
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    14.474 r  inst_circuito/inst_datapath/res2_add_sg2/PCOUT[47]
                         net (fo=1, routed)           0.056    14.530    inst_circuito/inst_datapath/res2_add_sg2_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.048 r  inst_circuito/inst_datapath/res2_add_sg1/P[0]
                         net (fo=2, routed)           1.428    17.476    inst_circuito/inst_datapath/res2_add_sg1_n_105
    SLICE_X33Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.002 r  inst_circuito/inst_datapath/accum2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.002    inst_circuito/inst_datapath/accum2_reg[0]_i_2_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.116 r  inst_circuito/inst_datapath/accum2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.116    inst_circuito/inst_datapath/accum2_reg[4]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.230 r  inst_circuito/inst_datapath/accum2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.230    inst_circuito/inst_datapath/accum2_reg[8]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.344 r  inst_circuito/inst_datapath/accum2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.344    inst_circuito/inst_datapath/accum2_reg[12]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.458 r  inst_circuito/inst_datapath/accum2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.458    inst_circuito/inst_datapath/accum2_reg[16]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.572 r  inst_circuito/inst_datapath/accum2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.572    inst_circuito/inst_datapath/accum2_reg[20]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.686 r  inst_circuito/inst_datapath/accum2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.686    inst_circuito/inst_datapath/accum2_reg[24]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.909 r  inst_circuito/inst_datapath/accum2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.909    inst_circuito/inst_datapath/accum2_reg[28]_i_1_n_7
    SLICE_X33Y32         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    W5                                                0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.437    19.778    inst_circuito/inst_datapath/CLK
    SLICE_X33Y32         FDRE                                         r  inst_circuito/inst_datapath/accum2_reg[28]/C
                         clock pessimism              0.188    19.966    
                         clock uncertainty           -0.035    19.931    
    SLICE_X33Y32         FDRE (Setup_fdre_C_D)        0.062    19.993    inst_circuito/inst_datapath/accum2_reg[28]
  -------------------------------------------------------------------
                         required time                         19.993    
                         arrival time                         -18.909    
  -------------------------------------------------------------------
                         slack                                  1.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/accum1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/relu_reg[532]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.728%)  route 0.233ns (62.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.550     1.433    inst_circuito/inst_datapath/CLK
    SLICE_X35Y23         FDRE                                         r  inst_circuito/inst_datapath/accum1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  inst_circuito/inst_datapath/accum1_reg[5]/Q
                         net (fo=5, routed)           0.233     1.807    inst_circuito/inst_datapath/accum1[5]
    SLICE_X38Y22         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[532]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.819     1.946    inst_circuito/inst_datapath/CLK
    SLICE_X38Y22         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[532]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.063     1.760    inst_circuito/inst_datapath/relu_reg[532]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/accum1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/relu_reg[528]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.884%)  route 0.301ns (68.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.552     1.435    inst_circuito/inst_datapath/CLK
    SLICE_X35Y22         FDRE                                         r  inst_circuito/inst_datapath/accum1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  inst_circuito/inst_datapath/accum1_reg[1]/Q
                         net (fo=5, routed)           0.301     1.877    inst_circuito/inst_datapath/accum1[1]
    SLICE_X41Y22         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[528]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.820     1.947    inst_circuito/inst_datapath/CLK
    SLICE_X41Y22         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[528]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.070     1.768    inst_circuito/inst_datapath/relu_reg[528]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/relu_reg[254]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/relu_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.551     1.434    inst_circuito/inst_datapath/CLK
    SLICE_X43Y26         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  inst_circuito/inst_datapath/relu_reg[254]/Q
                         net (fo=2, routed)           0.066     1.641    inst_circuito/inst_datapath/data3[16]
    SLICE_X42Y26         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.818     1.945    inst_circuito/inst_datapath/CLK
    SLICE_X42Y26         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[237]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X42Y26         FDRE (Hold_fdre_C_D)         0.076     1.523    inst_circuito/inst_datapath/relu_reg[237]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/relu_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/relu_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.554     1.437    inst_circuito/inst_datapath/CLK
    SLICE_X53Y23         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  inst_circuito/inst_datapath/relu_reg[42]/Q
                         net (fo=2, routed)           0.066     1.644    inst_circuito/inst_datapath/data0[8]
    SLICE_X52Y23         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.822     1.949    inst_circuito/inst_datapath/CLK
    SLICE_X52Y23         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[25]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X52Y23         FDRE (Hold_fdre_C_D)         0.076     1.526    inst_circuito/inst_datapath/relu_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/relu_reg[211]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/relu_reg[194]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.074%)  route 0.066ns (31.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.552     1.435    inst_circuito/inst_datapath/CLK
    SLICE_X44Y23         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[211]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  inst_circuito/inst_datapath/relu_reg[211]/Q
                         net (fo=2, routed)           0.066     1.642    inst_circuito/inst_datapath/relu_reg_n_0_[211]
    SLICE_X45Y23         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.819     1.946    inst_circuito/inst_datapath/CLK
    SLICE_X45Y23         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[194]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X45Y23         FDRE (Hold_fdre_C_D)         0.047     1.495    inst_circuito/inst_datapath/relu_reg[194]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/relu_reg[467]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/relu_reg[450]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.554     1.437    inst_circuito/inst_datapath/CLK
    SLICE_X53Y23         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[467]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  inst_circuito/inst_datapath/relu_reg[467]/Q
                         net (fo=2, routed)           0.113     1.691    inst_circuito/inst_datapath/relu_reg_n_0_[467]
    SLICE_X51Y23         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[450]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.822     1.949    inst_circuito/inst_datapath/CLK
    SLICE_X51Y23         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[450]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.078     1.528    inst_circuito/inst_datapath/relu_reg[450]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/relu_reg[525]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/relu_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.554     1.437    inst_circuito/inst_datapath/CLK
    SLICE_X53Y26         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[525]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  inst_circuito/inst_datapath/relu_reg[525]/Q
                         net (fo=2, routed)           0.119     1.697    inst_circuito/inst_datapath/data7[15]
    SLICE_X53Y27         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.824     1.951    inst_circuito/inst_datapath/CLK
    SLICE_X53Y27         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[508]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.076     1.528    inst_circuito/inst_datapath/relu_reg[508]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/relu_reg[339]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/relu_reg[322]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.810%)  route 0.131ns (48.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.554     1.437    inst_circuito/inst_datapath/CLK
    SLICE_X44Y27         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[339]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  inst_circuito/inst_datapath/relu_reg[339]/Q
                         net (fo=2, routed)           0.131     1.709    inst_circuito/inst_datapath/relu_reg_n_0_[339]
    SLICE_X43Y26         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[322]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.818     1.945    inst_circuito/inst_datapath/CLK
    SLICE_X43Y26         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[322]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.072     1.539    inst_circuito/inst_datapath/relu_reg[322]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/relu_reg[540]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/relu_reg[523]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.744%)  route 0.120ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.549     1.432    inst_circuito/inst_datapath/CLK
    SLICE_X34Y25         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[540]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  inst_circuito/inst_datapath/relu_reg[540]/Q
                         net (fo=2, routed)           0.120     1.716    inst_circuito/inst_datapath/relu_reg_n_0_[540]
    SLICE_X32Y26         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[523]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.817     1.944    inst_circuito/inst_datapath/CLK
    SLICE_X32Y26         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[523]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.078     1.544    inst_circuito/inst_datapath/relu_reg[523]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 inst_circuito/inst_datapath/relu_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            inst_circuito/inst_datapath/relu_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.040%)  route 0.130ns (47.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.553     1.436    inst_circuito/inst_datapath/CLK
    SLICE_X49Y25         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  inst_circuito/inst_datapath/relu_reg[26]/Q
                         net (fo=2, routed)           0.130     1.707    inst_circuito/inst_datapath/relu_reg_n_0_[26]
    SLICE_X50Y25         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.821     1.948    inst_circuito/inst_datapath/CLK
    SLICE_X50Y25         FDRE                                         r  inst_circuito/inst_datapath/relu_reg[9]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X50Y25         FDRE (Hold_fdre_C_D)         0.064     1.534    inst_circuito/inst_datapath/relu_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X1Y3   inst_circuito/inst_datapath/inst_datapath/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X1Y3   inst_circuito/inst_datapath/inst_datapath/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X1Y4   inst_circuito/inst_datapath/inst_datapath/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X1Y4   inst_circuito/inst_datapath/inst_datapath/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y4   inst_circuito/inst_datapath/inst_datapath/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y4   inst_circuito/inst_datapath/inst_datapath/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y3   inst_circuito/inst_datapath/inst_datapath/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y3   inst_circuito/inst_datapath/inst_datapath/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y6   inst_circuito/inst_datapath/inst_datapath/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424     RAMB36_X0Y6   inst_circuito/inst_datapath/inst_datapath/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y20  btnDreg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X30Y20  btnDreg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y19  btnUreg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y19  btnUreg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y13   sw_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y13   sw_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y14  sw_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y14  sw_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y16  sw_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X15Y16  sw_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y20  btnDreg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y20  btnDreg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y19  btnUreg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y19  btnUreg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y13   sw_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y13   sw_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y14  sw_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y14  sw_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y16  sw_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y16  sw_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.567ns  (logic 7.717ns (43.929%)  route 9.850ns (56.071%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.611     5.132    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.155     8.741    inst_mems/weight2_4[13]
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  inst_mems/instance_toBCD_i_3/O
                         net (fo=32, routed)          1.727    10.591    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.715 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    10.715    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X13Y10         MUXF7 (Prop_muxf7_I0_O)      0.238    10.953 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.953    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X13Y10         MUXF8 (Prop_muxf8_I0_O)      0.104    11.057 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.686    11.743    inst_mems/spo[5]
    SLICE_X13Y11         LUT6 (Prop_lut6_I0_O)        0.316    12.059 r  inst_mems/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.082    13.141    inst_mems/digits_fixedp[5]
    SLICE_X14Y14         LUT5 (Prop_lut5_I0_O)        0.124    13.265 r  inst_mems/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801    14.066    inst_disp7m/digit1[0]
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.146    14.212 r  inst_disp7m/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.048    15.260    inst_disp7m/ddigit__19[1]
    SLICE_X14Y16         LUT5 (Prop_lut5_I3_O)        0.354    15.614 r  inst_disp7m/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.352    18.966    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    22.699 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.699    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.255ns  (logic 7.741ns (44.865%)  route 9.513ns (55.135%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.611     5.132    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.155     8.741    inst_mems/weight2_4[13]
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  inst_mems/instance_toBCD_i_3/O
                         net (fo=32, routed)          1.727    10.591    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.715 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    10.715    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X13Y10         MUXF7 (Prop_muxf7_I0_O)      0.238    10.953 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.953    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X13Y10         MUXF8 (Prop_muxf8_I0_O)      0.104    11.057 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.686    11.743    inst_mems/spo[5]
    SLICE_X13Y11         LUT6 (Prop_lut6_I0_O)        0.316    12.059 r  inst_mems/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.082    13.141    inst_mems/digits_fixedp[5]
    SLICE_X14Y14         LUT5 (Prop_lut5_I0_O)        0.124    13.265 r  inst_mems/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801    14.066    inst_disp7m/digit1[0]
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.146    14.212 r  inst_disp7m/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.861    15.073    inst_disp7m/ddigit__19[1]
    SLICE_X14Y15         LUT5 (Prop_lut5_I1_O)        0.356    15.429 r  inst_disp7m/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.202    18.631    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    22.387 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.387    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.197ns  (logic 7.493ns (43.571%)  route 9.704ns (56.429%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.611     5.132    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.155     8.741    inst_mems/weight2_4[13]
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  inst_mems/instance_toBCD_i_3/O
                         net (fo=32, routed)          1.727    10.591    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.715 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    10.715    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X13Y10         MUXF7 (Prop_muxf7_I0_O)      0.238    10.953 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.953    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X13Y10         MUXF8 (Prop_muxf8_I0_O)      0.104    11.057 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.686    11.743    inst_mems/spo[5]
    SLICE_X13Y11         LUT6 (Prop_lut6_I0_O)        0.316    12.059 r  inst_mems/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.082    13.141    inst_mems/digits_fixedp[5]
    SLICE_X14Y14         LUT5 (Prop_lut5_I0_O)        0.124    13.265 r  inst_mems/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801    14.066    inst_disp7m/digit1[0]
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.146    14.212 r  inst_disp7m/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.048    15.260    inst_disp7m/ddigit__19[1]
    SLICE_X14Y16         LUT5 (Prop_lut5_I2_O)        0.328    15.588 r  inst_disp7m/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.206    18.794    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    22.329 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.329    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.078ns  (logic 7.730ns (45.261%)  route 9.349ns (54.739%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.611     5.132    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.155     8.741    inst_mems/weight2_4[13]
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  inst_mems/instance_toBCD_i_3/O
                         net (fo=32, routed)          1.727    10.591    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.715 f  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    10.715    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X13Y10         MUXF7 (Prop_muxf7_I0_O)      0.238    10.953 f  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.953    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X13Y10         MUXF8 (Prop_muxf8_I0_O)      0.104    11.057 f  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.686    11.743    inst_mems/spo[5]
    SLICE_X13Y11         LUT6 (Prop_lut6_I0_O)        0.316    12.059 f  inst_mems/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.082    13.141    inst_mems/digits_fixedp[5]
    SLICE_X14Y14         LUT5 (Prop_lut5_I0_O)        0.124    13.265 f  inst_mems/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801    14.066    inst_disp7m/digit1[0]
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.146    14.212 f  inst_disp7m/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.038    15.250    inst_disp7m/ddigit__19[1]
    SLICE_X14Y16         LUT5 (Prop_lut5_I3_O)        0.356    15.606 r  inst_disp7m/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.860    18.466    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.744    22.210 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.210    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.040ns  (logic 7.494ns (43.977%)  route 9.546ns (56.023%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.611     5.132    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.155     8.741    inst_mems/weight2_4[13]
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  inst_mems/instance_toBCD_i_3/O
                         net (fo=32, routed)          1.727    10.591    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.715 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    10.715    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X13Y10         MUXF7 (Prop_muxf7_I0_O)      0.238    10.953 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.953    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X13Y10         MUXF8 (Prop_muxf8_I0_O)      0.104    11.057 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.686    11.743    inst_mems/spo[5]
    SLICE_X13Y11         LUT6 (Prop_lut6_I0_O)        0.316    12.059 r  inst_mems/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.082    13.141    inst_mems/digits_fixedp[5]
    SLICE_X14Y14         LUT5 (Prop_lut5_I0_O)        0.124    13.265 r  inst_mems/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801    14.066    inst_disp7m/digit1[0]
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.146    14.212 r  inst_disp7m/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.038    15.250    inst_disp7m/ddigit__19[1]
    SLICE_X14Y16         LUT5 (Prop_lut5_I2_O)        0.328    15.578 r  inst_disp7m/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.058    18.636    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    22.172 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.172    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.890ns  (logic 7.469ns (44.219%)  route 9.422ns (55.781%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.611     5.132    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.155     8.741    inst_mems/weight2_4[13]
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  inst_mems/instance_toBCD_i_3/O
                         net (fo=32, routed)          1.727    10.591    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.715 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    10.715    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X13Y10         MUXF7 (Prop_muxf7_I0_O)      0.238    10.953 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.953    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X13Y10         MUXF8 (Prop_muxf8_I0_O)      0.104    11.057 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.686    11.743    inst_mems/spo[5]
    SLICE_X13Y11         LUT6 (Prop_lut6_I0_O)        0.316    12.059 r  inst_mems/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.082    13.141    inst_mems/digits_fixedp[5]
    SLICE_X14Y14         LUT5 (Prop_lut5_I0_O)        0.124    13.265 r  inst_mems/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801    14.066    inst_disp7m/digit1[0]
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.146    14.212 r  inst_disp7m/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.616    14.828    inst_disp7m/ddigit__19[1]
    SLICE_X14Y16         LUT5 (Prop_lut5_I2_O)        0.328    15.156 r  inst_disp7m/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.355    18.511    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    22.022 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.022    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.775ns  (logic 7.462ns (44.484%)  route 9.313ns (55.516%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.611     5.132    inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.586 r  inst_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           1.155     8.741    inst_mems/weight2_4[13]
    SLICE_X8Y8           LUT6 (Prop_lut6_I0_O)        0.124     8.865 r  inst_mems/instance_toBCD_i_3/O
                         net (fo=32, routed)          1.727    10.591    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X13Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.715 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    10.715    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X13Y10         MUXF7 (Prop_muxf7_I0_O)      0.238    10.953 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.953    instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X13Y10         MUXF8 (Prop_muxf8_I0_O)      0.104    11.057 r  instance_toBCD/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.686    11.743    inst_mems/spo[5]
    SLICE_X13Y11         LUT6 (Prop_lut6_I0_O)        0.316    12.059 r  inst_mems/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           1.082    13.141    inst_mems/digits_fixedp[5]
    SLICE_X14Y14         LUT5 (Prop_lut5_I0_O)        0.124    13.265 r  inst_mems/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.801    14.066    inst_disp7m/digit1[0]
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.146    14.212 r  inst_disp7m/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.861    15.073    inst_disp7m/ddigit__19[1]
    SLICE_X14Y15         LUT5 (Prop_lut5_I1_O)        0.328    15.401 r  inst_disp7m/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.002    18.403    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    21.907 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.907    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.101ns  (logic 6.302ns (52.080%)  route 5.799ns (47.920%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.612     5.133    inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.587 r  inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           0.976     8.563    inst_mems/im_row[15]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.119     8.682 r  inst_mems/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.823    13.505    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.729    17.234 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.234    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.942ns  (logic 6.315ns (52.882%)  route 5.627ns (47.118%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.612     5.133    inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.587 r  inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.203     8.790    inst_mems/im_row[13]
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.152     8.942 r  inst_mems/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.424    13.366    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.709    17.075 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.075    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.473ns  (logic 6.336ns (55.222%)  route 5.137ns (44.778%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.613     5.134    inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.588 r  inst_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.994     8.582    inst_mems/im_row[1]
    SLICE_X48Y4          LUT3 (Prop_lut3_I2_O)        0.150     8.732 r  inst_mems/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.143    12.875    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732    16.607 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.607    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.681ns  (logic 1.460ns (54.444%)  route 1.222ns (45.556%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sw_reg_reg[15]/Q
                         net (fo=16, routed)          0.348     1.963    inst_mems/Q[12]
    SLICE_X54Y8          LUT3 (Prop_lut3_I1_O)        0.048     2.011 r  inst_mems/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.874     2.885    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.271     4.156 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.156    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.412ns (52.162%)  route 1.295ns (47.838%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sw_reg_reg[15]/Q
                         net (fo=16, routed)          0.348     1.963    inst_mems/Q[12]
    SLICE_X54Y8          LUT3 (Prop_lut3_I1_O)        0.045     2.008 r  inst_mems/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.947     2.955    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.182 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.182    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.454ns (53.049%)  route 1.287ns (46.951%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.562     1.445    inst_disp7m/CLK
    SLICE_X15Y13         FDRE                                         r  inst_disp7m/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  inst_disp7m/clkdiv_reg[18]/Q
                         net (fo=13, routed)          0.194     1.780    inst_disp7m/ndisp[0]
    SLICE_X14Y13         LUT3 (Prop_lut3_I1_O)        0.048     1.828 r  inst_disp7m/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.092     2.921    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.265     4.186 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     4.186    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 1.528ns (55.445%)  route 1.228ns (44.555%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.562     1.445    inst_disp7m/CLK
    SLICE_X15Y13         FDRE                                         r  inst_disp7m/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst_disp7m/clkdiv_reg[18]/Q
                         net (fo=13, routed)          0.089     1.676    inst_mems/ndisp[0]
    SLICE_X14Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.721 r  inst_mems/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.232     1.953    inst_disp7m/segm_l1__0
    SLICE_X14Y16         LUT5 (Prop_lut5_I0_O)        0.048     2.001 r  inst_disp7m/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.906     2.907    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.294     4.201 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.201    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.770ns  (logic 1.437ns (51.854%)  route 1.334ns (48.146%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  sw_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sw_reg_reg[14]/Q
                         net (fo=13, routed)          0.127     1.712    inst_mems/Q[11]
    SLICE_X14Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.757 r  inst_mems/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.180     1.937    inst_disp7m/seg[6][0]
    SLICE_X14Y15         LUT5 (Prop_lut5_I2_O)        0.045     1.982 r  inst_disp7m/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.027     3.009    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.215 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.215    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.467ns (51.614%)  route 1.376ns (48.386%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.562     1.445    inst_disp7m/CLK
    SLICE_X15Y13         FDRE                                         r  inst_disp7m/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst_disp7m/clkdiv_reg[18]/Q
                         net (fo=13, routed)          0.089     1.676    inst_mems/ndisp[0]
    SLICE_X14Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.721 r  inst_mems/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.232     1.953    inst_disp7m/segm_l1__0
    SLICE_X14Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.998 r  inst_disp7m/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.054     3.052    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.288 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.288    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.457ns (50.932%)  route 1.404ns (49.068%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.562     1.445    inst_disp7m/CLK
    SLICE_X15Y13         FDRE                                         r  inst_disp7m/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst_disp7m/clkdiv_reg[19]/Q
                         net (fo=13, routed)          0.348     1.934    inst_disp7m/ndisp[1]
    SLICE_X15Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.979 r  inst_disp7m/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.055     3.035    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     4.306 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.306    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.897ns  (logic 1.467ns (50.646%)  route 1.430ns (49.354%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.562     1.445    inst_disp7m/CLK
    SLICE_X15Y13         FDRE                                         r  inst_disp7m/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst_disp7m/clkdiv_reg[18]/Q
                         net (fo=13, routed)          0.089     1.676    inst_mems/ndisp[0]
    SLICE_X14Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.721 r  inst_mems/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.228     1.949    inst_disp7m/segm_l1__0
    SLICE_X14Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.994 r  inst_disp7m/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.112     3.106    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.342 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.342    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.974ns  (logic 1.539ns (51.768%)  route 1.434ns (48.232%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  sw_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  sw_reg_reg[14]/Q
                         net (fo=13, routed)          0.127     1.712    inst_mems/Q[11]
    SLICE_X14Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.757 r  inst_mems/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.180     1.937    inst_disp7m/seg[6][0]
    SLICE_X14Y15         LUT5 (Prop_lut5_I3_O)        0.048     1.985 r  inst_disp7m/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.127     3.112    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.305     4.418 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.418    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.949ns  (logic 1.464ns (49.657%)  route 1.485ns (50.343%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sw_reg_reg[15]/Q
                         net (fo=16, routed)          0.442     2.057    inst_mems/Q[12]
    SLICE_X54Y2          LUT3 (Prop_lut3_I1_O)        0.048     2.105 r  inst_mems/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.043     3.148    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.275     4.423 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.423    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            sw_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.746ns  (logic 1.469ns (30.946%)  route 3.277ns (69.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           3.277     4.746    sw_IBUF[12]
    SLICE_X15Y16         FDRE                                         r  sw_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.443     4.784    clk_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  sw_reg_reg[12]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            sw_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.480ns  (logic 1.455ns (32.480%)  route 3.025ns (67.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           3.025     4.480    sw_IBUF[14]
    SLICE_X15Y16         FDRE                                         r  sw_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.443     4.784    clk_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  sw_reg_reg[14]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            sw_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.478ns  (logic 1.453ns (32.446%)  route 3.025ns (67.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           3.025     4.478    sw_IBUF[13]
    SLICE_X15Y15         FDRE                                         r  sw_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.444     4.785    clk_IBUF_BUFG
    SLICE_X15Y15         FDRE                                         r  sw_reg_reg[13]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.459ns  (logic 1.576ns (35.357%)  route 2.882ns (64.643%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.136     3.588    Inst_btn_debounce/btnD_IBUF
    SLICE_X29Y18         LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=20, routed)          0.747     4.459    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.436     4.777    Inst_btn_debounce/CLK
    SLICE_X28Y20         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][16]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.459ns  (logic 1.576ns (35.357%)  route 2.882ns (64.643%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.136     3.588    Inst_btn_debounce/btnD_IBUF
    SLICE_X29Y18         LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=20, routed)          0.747     4.459    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.436     4.777    Inst_btn_debounce/CLK
    SLICE_X28Y20         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][17]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.459ns  (logic 1.576ns (35.357%)  route 2.882ns (64.643%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.136     3.588    Inst_btn_debounce/btnD_IBUF
    SLICE_X29Y18         LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=20, routed)          0.747     4.459    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.436     4.777    Inst_btn_debounce/CLK
    SLICE_X28Y20         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][18]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.459ns  (logic 1.576ns (35.357%)  route 2.882ns (64.643%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.136     3.588    Inst_btn_debounce/btnD_IBUF
    SLICE_X29Y18         LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=20, routed)          0.747     4.459    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X28Y20         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.436     4.777    Inst_btn_debounce/CLK
    SLICE_X28Y20         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][19]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.367ns  (logic 1.576ns (36.101%)  route 2.790ns (63.899%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.136     3.588    Inst_btn_debounce/btnD_IBUF
    SLICE_X29Y18         LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=20, routed)          0.655     4.367    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.437     4.778    Inst_btn_debounce/CLK
    SLICE_X28Y18         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][10]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.367ns  (logic 1.576ns (36.101%)  route 2.790ns (63.899%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.136     3.588    Inst_btn_debounce/btnD_IBUF
    SLICE_X29Y18         LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=20, routed)          0.655     4.367    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.437     4.778    Inst_btn_debounce/CLK
    SLICE_X28Y18         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][11]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.367ns  (logic 1.576ns (36.101%)  route 2.790ns (63.899%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.136     3.588    Inst_btn_debounce/btnD_IBUF
    SLICE_X29Y18         LUT6 (Prop_lut6_I5_O)        0.124     3.712 r  Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1/O
                         net (fo=20, routed)          0.655     4.367    Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         1.437     4.778    Inst_btn_debounce/CLK
    SLICE_X28Y18         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.221ns (36.049%)  route 0.392ns (63.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.392     0.613    sw_IBUF[0]
    SLICE_X6Y13          FDRE                                         r  sw_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  sw_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sw_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.217ns (35.284%)  route 0.397ns (64.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.397     0.614    sw_IBUF[3]
    SLICE_X6Y10          FDRE                                         r  sw_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  sw_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.218ns (34.108%)  route 0.421ns (65.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.421     0.639    sw_IBUF[6]
    SLICE_X6Y10          FDRE                                         r  sw_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  sw_reg_reg[6]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.234ns (34.422%)  route 0.446ns (65.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.446     0.680    sw_IBUF[5]
    SLICE_X6Y10          FDRE                                         r  sw_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  sw_reg_reg[5]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            sw_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.219ns (32.172%)  route 0.461ns (67.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.461     0.680    sw_IBUF[4]
    SLICE_X6Y10          FDRE                                         r  sw_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  sw_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sw_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.232ns (33.436%)  route 0.461ns (66.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.461     0.693    sw_IBUF[2]
    SLICE_X6Y13          FDRE                                         r  sw_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  sw_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.229ns (32.370%)  route 0.479ns (67.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.479     0.709    sw_IBUF[1]
    SLICE_X8Y13          FDRE                                         r  sw_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  sw_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            sw_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.227ns (26.690%)  route 0.623ns (73.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.623     0.850    sw_IBUF[7]
    SLICE_X8Y13          FDRE                                         r  sw_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  sw_reg_reg[7]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.224ns (19.202%)  route 0.944ns (80.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.944     1.168    sw_IBUF[15]
    SLICE_X58Y12         FDRE                                         r  sw_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  sw_reg_reg[15]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.267ns (21.996%)  route 0.946ns (78.004%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.806     1.028    Inst_btn_debounce/btnU_IBUF
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.073 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          0.140     1.213    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X12Y17         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=793, routed)         0.828     1.955    Inst_btn_debounce/CLK
    SLICE_X12Y17         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][4]/C





