
stmTest3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007414  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000768  080075a8  080075a8  000175a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d10  08007d10  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08007d10  08007d10  00017d10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d18  08007d18  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d18  08007d18  00017d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007d1c  08007d1c  00017d1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08007d20  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  2000007c  08007d9c  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c0  08007d9c  000202c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   000151cb  00000000  00000000  000200ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023e8  00000000  00000000  000352ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f00  00000000  00000000  000376a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bb5  00000000  00000000  000385a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026cc2  00000000  00000000  0003915d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011a54  00000000  00000000  0005fe1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1439  00000000  00000000  00071873  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004cc4  00000000  00000000  00152cac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a2  00000000  00000000  00157970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800758c 	.word	0x0800758c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	0800758c 	.word	0x0800758c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <_Z5printPKc>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
void print(const char *s)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  //    #ifdef PRINT
  HAL_StatusTypeDef code = HAL_UART_Transmit(&huart2, (uint8_t *)s, strlen(s), HAL_MAX_DELAY);
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f7ff f93f 	bl	80001d0 <strlen>
 8000f52:	4603      	mov	r3, r0
 8000f54:	b29a      	uxth	r2, r3
 8000f56:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5a:	6879      	ldr	r1, [r7, #4]
 8000f5c:	4804      	ldr	r0, [pc, #16]	; (8000f70 <_Z5printPKc+0x2c>)
 8000f5e:	f003 fad9 	bl	8004514 <HAL_UART_Transmit>
 8000f62:	4603      	mov	r3, r0
 8000f64:	73fb      	strb	r3, [r7, #15]
  //    #endif
}
 8000f66:	bf00      	nop
 8000f68:	3710      	adds	r7, #16
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	200000e4 	.word	0x200000e4

08000f74 <printf>:
int printf(const char *s, ...)
{
 8000f74:	b40f      	push	{r0, r1, r2, r3}
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b0c2      	sub	sp, #264	; 0x108
 8000f7a:	af00      	add	r7, sp, #0
  char buffer[256];
  //    #ifdef PRINT
  va_list args;
  va_start(args, s);
 8000f7c:	f507 728a 	add.w	r2, r7, #276	; 0x114
 8000f80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8000f84:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000f88:	601a      	str	r2, [r3, #0]
  vsprintf(buffer, s, args);
 8000f8a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8000f8e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000f92:	f107 0008 	add.w	r0, r7, #8
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 8000f9c:	f005 fb60 	bl	8006660 <vsiprintf>
  perror(buffer);
 8000fa0:	f107 0308 	add.w	r3, r7, #8
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f005 faf9 	bl	800659c <perror>
  print(buffer);
 8000faa:	f107 0308 	add.w	r3, r7, #8
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f7ff ffc8 	bl	8000f44 <_Z5printPKc>
  va_end(args);
  //    #endif
  return strlen(buffer);
 8000fb4:	f107 0308 	add.w	r3, r7, #8
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f7ff f909 	bl	80001d0 <strlen>
 8000fbe:	4603      	mov	r3, r0
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000fcc:	b004      	add	sp, #16
 8000fce:	4770      	bx	lr

08000fd0 <_ZSt4acosIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                    double>::__type
    acos(_Tp __x)
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
    { return __builtin_acos(__x); }
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f7ff faa3 	bl	8000524 <__aeabi_i2d>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	ec43 2b10 	vmov	d0, r2, r3
 8000fe6:	f003 ff8f 	bl	8004f08 <acos>
 8000fea:	eeb0 7a40 	vmov.f32	s14, s0
 8000fee:	eef0 7a60 	vmov.f32	s15, s1
 8000ff2:	eeb0 0a47 	vmov.f32	s0, s14
 8000ff6:	eef0 0a67 	vmov.f32	s1, s15
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001000:	b5b0      	push	{r4, r5, r7, lr}
 8001002:	b0a2      	sub	sp, #136	; 0x88
 8001004:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001006:	f000 fdcb 	bl	8001ba0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800100a:	f000 fa3b 	bl	8001484 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800100e:	f000 fb5d 	bl	80016cc <_ZL12MX_GPIO_Initv>
  MX_USART2_UART_Init();
 8001012:	f000 fb27 	bl	8001664 <_ZL19MX_USART2_UART_Initv>
  MX_TIM2_Init();
 8001016:	f000 fa95 	bl	8001544 <_ZL12MX_TIM2_Initv>
  /* USER CODE BEGIN 2 */
  HAL_Init();
 800101a:	f000 fdc1 	bl	8001ba0 <HAL_Init>
  SystemClock_Config();
 800101e:	f000 fa31 	bl	8001484 <_Z18SystemClock_Configv>
  MX_GPIO_Init();
 8001022:	f000 fb53 	bl	80016cc <_ZL12MX_GPIO_Initv>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001026:	2100      	movs	r1, #0
 8001028:	48c9      	ldr	r0, [pc, #804]	; (8001350 <main+0x350>)
 800102a:	f002 fb61 	bl	80036f0 <HAL_TIM_PWM_Start>
	float antenna_heading_params[4];
	float servo_angle[1];



	antenna_heading_params[0]=30;
 800102e:	4bc9      	ldr	r3, [pc, #804]	; (8001354 <main+0x354>)
 8001030:	60bb      	str	r3, [r7, #8]
	antenna_heading_params[1]=20;
 8001032:	4bc9      	ldr	r3, [pc, #804]	; (8001358 <main+0x358>)
 8001034:	60fb      	str	r3, [r7, #12]
	antenna_heading_params[2]=0;
 8001036:	f04f 0300 	mov.w	r3, #0
 800103a:	613b      	str	r3, [r7, #16]
	antenna_heading_params[3]=90;
 800103c:	4bc7      	ldr	r3, [pc, #796]	; (800135c <main+0x35c>)
 800103e:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 10; i++) {
 8001040:	2300      	movs	r3, #0
 8001042:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001046:	e205      	b.n	8001454 <main+0x454>
	    rover_coords[0] += -100;
 8001048:	edd7 7a06 	vldr	s15, [r7, #24]
 800104c:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 8001360 <main+0x360>
 8001050:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001054:	edc7 7a06 	vstr	s15, [r7, #24]
	    rover_coords[1] += 100;
 8001058:	edd7 7a07 	vldr	s15, [r7, #28]
 800105c:	ed9f 7ac0 	vldr	s14, [pc, #768]	; 8001360 <main+0x360>
 8001060:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001064:	edc7 7a07 	vstr	s15, [r7, #28]
	    double new_latitude_diff = rover_coords[0] - antenna_heading_params[0];
 8001068:	ed97 7a06 	vldr	s14, [r7, #24]
 800106c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001070:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001074:	ee17 0a90 	vmov	r0, s15
 8001078:	f7ff fa66 	bl	8000548 <__aeabi_f2d>
 800107c:	4602      	mov	r2, r0
 800107e:	460b      	mov	r3, r1
 8001080:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	        double new_longitude_diff = rover_coords[1] - antenna_heading_params[1];
 8001084:	ed97 7a07 	vldr	s14, [r7, #28]
 8001088:	edd7 7a03 	vldr	s15, [r7, #12]
 800108c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001090:	ee17 0a90 	vmov	r0, s15
 8001094:	f7ff fa58 	bl	8000548 <__aeabi_f2d>
 8001098:	4602      	mov	r2, r0
 800109a:	460b      	mov	r3, r1
 800109c:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	        double initial_latitude_diff = antenna_heading_params[2] - antenna_heading_params[0];
 80010a0:	ed97 7a04 	vldr	s14, [r7, #16]
 80010a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80010a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010ac:	ee17 0a90 	vmov	r0, s15
 80010b0:	f7ff fa4a 	bl	8000548 <__aeabi_f2d>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	        double initial_longitude_diff = antenna_heading_params[3] - antenna_heading_params[1];
 80010bc:	ed97 7a05 	vldr	s14, [r7, #20]
 80010c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80010c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010c8:	ee17 0a90 	vmov	r0, s15
 80010cc:	f7ff fa3c 	bl	8000548 <__aeabi_f2d>
 80010d0:	4602      	mov	r2, r0
 80010d2:	460b      	mov	r3, r1
 80010d4:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	        double new_distance = sqrt(pow(new_latitude_diff, 2) + pow(new_longitude_diff, 2)); // new distance between the antenna and the rover
 80010d8:	2002      	movs	r0, #2
 80010da:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 80010de:	f000 fb84 	bl	80017ea <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80010e2:	ec55 4b10 	vmov	r4, r5, d0
 80010e6:	2002      	movs	r0, #2
 80010e8:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 80010ec:	f000 fb7d 	bl	80017ea <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80010f0:	ec53 2b10 	vmov	r2, r3, d0
 80010f4:	4620      	mov	r0, r4
 80010f6:	4629      	mov	r1, r5
 80010f8:	f7ff f8c8 	bl	800028c <__adddf3>
 80010fc:	4602      	mov	r2, r0
 80010fe:	460b      	mov	r3, r1
 8001100:	ec43 2b17 	vmov	d7, r2, r3
 8001104:	eeb0 0a47 	vmov.f32	s0, s14
 8001108:	eef0 0a67 	vmov.f32	s1, s15
 800110c:	f003 ffa0 	bl	8005050 <sqrt>
 8001110:	ed87 0b12 	vstr	d0, [r7, #72]	; 0x48
	        double initial_distance = sqrt(pow(initial_latitude_diff, 2) + pow(initial_longitude_diff, 2)); // initial distance between the antenna and the rover
 8001114:	2002      	movs	r0, #2
 8001116:	ed97 0b16 	vldr	d0, [r7, #88]	; 0x58
 800111a:	f000 fb66 	bl	80017ea <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800111e:	ec55 4b10 	vmov	r4, r5, d0
 8001122:	2002      	movs	r0, #2
 8001124:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
 8001128:	f000 fb5f 	bl	80017ea <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800112c:	ec53 2b10 	vmov	r2, r3, d0
 8001130:	4620      	mov	r0, r4
 8001132:	4629      	mov	r1, r5
 8001134:	f7ff f8aa 	bl	800028c <__adddf3>
 8001138:	4602      	mov	r2, r0
 800113a:	460b      	mov	r3, r1
 800113c:	ec43 2b17 	vmov	d7, r2, r3
 8001140:	eeb0 0a47 	vmov.f32	s0, s14
 8001144:	eef0 0a67 	vmov.f32	s1, s15
 8001148:	f003 ff82 	bl	8005050 <sqrt>
 800114c:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40

	        // Normalizing the angle
	        double dot_product_initial_new_distance_diff = initial_latitude_diff * new_latitude_diff + initial_longitude_diff * new_longitude_diff;
 8001150:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001154:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001158:	f7ff fa4e 	bl	80005f8 <__aeabi_dmul>
 800115c:	4602      	mov	r2, r0
 800115e:	460b      	mov	r3, r1
 8001160:	4614      	mov	r4, r2
 8001162:	461d      	mov	r5, r3
 8001164:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001168:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800116c:	f7ff fa44 	bl	80005f8 <__aeabi_dmul>
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	4620      	mov	r0, r4
 8001176:	4629      	mov	r1, r5
 8001178:	f7ff f888 	bl	800028c <__adddf3>
 800117c:	4602      	mov	r2, r0
 800117e:	460b      	mov	r3, r1
 8001180:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	        double divider =  new_distance * initial_distance;
 8001184:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001188:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800118c:	f7ff fa34 	bl	80005f8 <__aeabi_dmul>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	        double theta_deg = 0;
 8001198:	f04f 0200 	mov.w	r2, #0
 800119c:	f04f 0300 	mov.w	r3, #0
 80011a0:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	        double sin_theta = 0;
 80011a4:	f04f 0200 	mov.w	r2, #0
 80011a8:	f04f 0300 	mov.w	r3, #0
 80011ac:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	        if(divider > 1e-16){
 80011b0:	a365      	add	r3, pc, #404	; (adr r3, 8001348 <main+0x348>)
 80011b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80011ba:	f7ff fcad 	bl	8000b18 <__aeabi_dcmpgt>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d053      	beq.n	800126c <main+0x26c>
	            double theta_rad = acos(dot_product_initial_new_distance_diff/(divider));
 80011c4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80011c8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80011cc:	f7ff fb3e 	bl	800084c <__aeabi_ddiv>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	ec43 2b17 	vmov	d7, r2, r3
 80011d8:	eeb0 0a47 	vmov.f32	s0, s14
 80011dc:	eef0 0a67 	vmov.f32	s1, s15
 80011e0:	f003 fe92 	bl	8004f08 <acos>
 80011e4:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	            theta_deg = theta_rad * 180.0/(acos(0)*2);
 80011e8:	f04f 0200 	mov.w	r2, #0
 80011ec:	4b5d      	ldr	r3, [pc, #372]	; (8001364 <main+0x364>)
 80011ee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80011f2:	f7ff fa01 	bl	80005f8 <__aeabi_dmul>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	4614      	mov	r4, r2
 80011fc:	461d      	mov	r5, r3
 80011fe:	2000      	movs	r0, #0
 8001200:	f7ff fee6 	bl	8000fd0 <_ZSt4acosIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8001204:	ec51 0b10 	vmov	r0, r1, d0
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	f7ff f83e 	bl	800028c <__adddf3>
 8001210:	4602      	mov	r2, r0
 8001212:	460b      	mov	r3, r1
 8001214:	4620      	mov	r0, r4
 8001216:	4629      	mov	r1, r5
 8001218:	f7ff fb18 	bl	800084c <__aeabi_ddiv>
 800121c:	4602      	mov	r2, r0
 800121e:	460b      	mov	r3, r1
 8001220:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	            double cross_product = new_latitude_diff * initial_longitude_diff - initial_latitude_diff * new_longitude_diff;
 8001224:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001228:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800122c:	f7ff f9e4 	bl	80005f8 <__aeabi_dmul>
 8001230:	4602      	mov	r2, r0
 8001232:	460b      	mov	r3, r1
 8001234:	4614      	mov	r4, r2
 8001236:	461d      	mov	r5, r3
 8001238:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800123c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001240:	f7ff f9da 	bl	80005f8 <__aeabi_dmul>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	4620      	mov	r0, r4
 800124a:	4629      	mov	r1, r5
 800124c:	f7ff f81c 	bl	8000288 <__aeabi_dsub>
 8001250:	4602      	mov	r2, r0
 8001252:	460b      	mov	r3, r1
 8001254:	e9c7 2308 	strd	r2, r3, [r7, #32]
	            sin_theta = cross_product/ divider;
 8001258:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800125c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001260:	f7ff faf4 	bl	800084c <__aeabi_ddiv>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	        }
	        printf("test\r\n");
 800126c:	483e      	ldr	r0, [pc, #248]	; (8001368 <main+0x368>)
 800126e:	f7ff fe81 	bl	8000f74 <printf>
	        if(sin_theta<0){
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	f04f 0300 	mov.w	r3, #0
 800127a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800127e:	f7ff fc2d 	bl	8000adc <__aeabi_dcmplt>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d07d      	beq.n	8001384 <main+0x384>
	        	servo_angle[0] = (float)(90 + theta_deg);
 8001288:	f04f 0200 	mov.w	r2, #0
 800128c:	4b37      	ldr	r3, [pc, #220]	; (800136c <main+0x36c>)
 800128e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001292:	f7fe fffb 	bl	800028c <__adddf3>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	4610      	mov	r0, r2
 800129c:	4619      	mov	r1, r3
 800129e:	f7ff fc83 	bl	8000ba8 <__aeabi_d2f>
 80012a2:	4603      	mov	r3, r0
 80012a4:	607b      	str	r3, [r7, #4]

	        	printf("%d\r\n", (int)(theta_deg * 100));
 80012a6:	f04f 0200 	mov.w	r2, #0
 80012aa:	4b31      	ldr	r3, [pc, #196]	; (8001370 <main+0x370>)
 80012ac:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80012b0:	f7ff f9a2 	bl	80005f8 <__aeabi_dmul>
 80012b4:	4602      	mov	r2, r0
 80012b6:	460b      	mov	r3, r1
 80012b8:	4610      	mov	r0, r2
 80012ba:	4619      	mov	r1, r3
 80012bc:	f7ff fc4c 	bl	8000b58 <__aeabi_d2iz>
 80012c0:	4603      	mov	r3, r0
 80012c2:	4619      	mov	r1, r3
 80012c4:	482b      	ldr	r0, [pc, #172]	; (8001374 <main+0x374>)
 80012c6:	f7ff fe55 	bl	8000f74 <printf>
	        	printf("%d\r\n", (int)(servo_angle[0] * 100));
 80012ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80012ce:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8001360 <main+0x360>
 80012d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012da:	ee17 1a90 	vmov	r1, s15
 80012de:	4825      	ldr	r0, [pc, #148]	; (8001374 <main+0x374>)
 80012e0:	f7ff fe48 	bl	8000f74 <printf>
	            printf("%d\r\n",(int)(100*((servo_angle[0]/180*2000)+500)));
 80012e4:	ed97 7a01 	vldr	s14, [r7, #4]
 80012e8:	eddf 6a23 	vldr	s13, [pc, #140]	; 8001378 <main+0x378>
 80012ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012f0:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800137c <main+0x37c>
 80012f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012f8:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8001380 <main+0x380>
 80012fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001300:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001360 <main+0x360>
 8001304:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001308:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800130c:	ee17 1a90 	vmov	r1, s15
 8001310:	4818      	ldr	r0, [pc, #96]	; (8001374 <main+0x374>)
 8001312:	f7ff fe2f 	bl	8000f74 <printf>
	            __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1,(servo_angle[0]/180*2000)+500);
 8001316:	ed97 7a01 	vldr	s14, [r7, #4]
 800131a:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001378 <main+0x378>
 800131e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001322:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800137c <main+0x37c>
 8001326:	ee67 7a87 	vmul.f32	s15, s15, s14
 800132a:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001380 <main+0x380>
 800132e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001332:	4b07      	ldr	r3, [pc, #28]	; (8001350 <main+0x350>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800133a:	ee17 2a90 	vmov	r2, s15
 800133e:	635a      	str	r2, [r3, #52]	; 0x34
 8001340:	e07c      	b.n	800143c <main+0x43c>
 8001342:	bf00      	nop
 8001344:	f3af 8000 	nop.w
 8001348:	97d889bc 	.word	0x97d889bc
 800134c:	3c9cd2b2 	.word	0x3c9cd2b2
 8001350:	20000098 	.word	0x20000098
 8001354:	41f00000 	.word	0x41f00000
 8001358:	41a00000 	.word	0x41a00000
 800135c:	42b40000 	.word	0x42b40000
 8001360:	42c80000 	.word	0x42c80000
 8001364:	40668000 	.word	0x40668000
 8001368:	080075a8 	.word	0x080075a8
 800136c:	40568000 	.word	0x40568000
 8001370:	40590000 	.word	0x40590000
 8001374:	080075b0 	.word	0x080075b0
 8001378:	43340000 	.word	0x43340000
 800137c:	44fa0000 	.word	0x44fa0000
 8001380:	43fa0000 	.word	0x43fa0000
	        }
	        else{
	        	servo_angle[0] = (float)(90 - theta_deg);
 8001384:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8001388:	f04f 0000 	mov.w	r0, #0
 800138c:	4934      	ldr	r1, [pc, #208]	; (8001460 <main+0x460>)
 800138e:	f7fe ff7b 	bl	8000288 <__aeabi_dsub>
 8001392:	4602      	mov	r2, r0
 8001394:	460b      	mov	r3, r1
 8001396:	4610      	mov	r0, r2
 8001398:	4619      	mov	r1, r3
 800139a:	f7ff fc05 	bl	8000ba8 <__aeabi_d2f>
 800139e:	4603      	mov	r3, r0
 80013a0:	607b      	str	r3, [r7, #4]

	        	    	printf("%d\r\n", (int)(theta_deg * 100));
 80013a2:	f04f 0200 	mov.w	r2, #0
 80013a6:	4b2f      	ldr	r3, [pc, #188]	; (8001464 <main+0x464>)
 80013a8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80013ac:	f7ff f924 	bl	80005f8 <__aeabi_dmul>
 80013b0:	4602      	mov	r2, r0
 80013b2:	460b      	mov	r3, r1
 80013b4:	4610      	mov	r0, r2
 80013b6:	4619      	mov	r1, r3
 80013b8:	f7ff fbce 	bl	8000b58 <__aeabi_d2iz>
 80013bc:	4603      	mov	r3, r0
 80013be:	4619      	mov	r1, r3
 80013c0:	4829      	ldr	r0, [pc, #164]	; (8001468 <main+0x468>)
 80013c2:	f7ff fdd7 	bl	8000f74 <printf>
	        	    	printf("%d\r\n", (int)(servo_angle[0] * 100));
 80013c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80013ca:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800146c <main+0x46c>
 80013ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013d6:	ee17 1a90 	vmov	r1, s15
 80013da:	4823      	ldr	r0, [pc, #140]	; (8001468 <main+0x468>)
 80013dc:	f7ff fdca 	bl	8000f74 <printf>
	        	        printf("%d\r\n",(int)(100*((servo_angle[0]/180*2000)+500)));
 80013e0:	ed97 7a01 	vldr	s14, [r7, #4]
 80013e4:	eddf 6a22 	vldr	s13, [pc, #136]	; 8001470 <main+0x470>
 80013e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013ec:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8001474 <main+0x474>
 80013f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013f4:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001478 <main+0x478>
 80013f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013fc:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800146c <main+0x46c>
 8001400:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001404:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001408:	ee17 1a90 	vmov	r1, s15
 800140c:	4816      	ldr	r0, [pc, #88]	; (8001468 <main+0x468>)
 800140e:	f7ff fdb1 	bl	8000f74 <printf>
	        	        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1,(servo_angle[0]/180*2000)+500);
 8001412:	ed97 7a01 	vldr	s14, [r7, #4]
 8001416:	eddf 6a16 	vldr	s13, [pc, #88]	; 8001470 <main+0x470>
 800141a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800141e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8001474 <main+0x474>
 8001422:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001426:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001478 <main+0x478>
 800142a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800142e:	4b13      	ldr	r3, [pc, #76]	; (800147c <main+0x47c>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001436:	ee17 2a90 	vmov	r2, s15
 800143a:	635a      	str	r2, [r3, #52]	; 0x34
	        }
	        HAL_Delay(3000);
 800143c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001440:	f000 fc2a 	bl	8001c98 <HAL_Delay>
	    printf("moved 10 steps\n");
 8001444:	480e      	ldr	r0, [pc, #56]	; (8001480 <main+0x480>)
 8001446:	f7ff fd95 	bl	8000f74 <printf>
	for (int i = 0; i < 10; i++) {
 800144a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800144e:	3301      	adds	r3, #1
 8001450:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001454:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001458:	2b09      	cmp	r3, #9
 800145a:	f77f adf5 	ble.w	8001048 <main+0x48>
*/
    
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 800145e:	e5e6      	b.n	800102e <main+0x2e>
 8001460:	40568000 	.word	0x40568000
 8001464:	40590000 	.word	0x40590000
 8001468:	080075b0 	.word	0x080075b0
 800146c:	42c80000 	.word	0x42c80000
 8001470:	43340000 	.word	0x43340000
 8001474:	44fa0000 	.word	0x44fa0000
 8001478:	43fa0000 	.word	0x43fa0000
 800147c:	20000098 	.word	0x20000098
 8001480:	080075b8 	.word	0x080075b8

08001484 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b096      	sub	sp, #88	; 0x58
 8001488:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800148a:	f107 0314 	add.w	r3, r7, #20
 800148e:	2244      	movs	r2, #68	; 0x44
 8001490:	2100      	movs	r1, #0
 8001492:	4618      	mov	r0, r3
 8001494:	f005 f8ee 	bl	8006674 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001498:	463b      	mov	r3, r7
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
 80014a0:	609a      	str	r2, [r3, #8]
 80014a2:	60da      	str	r2, [r3, #12]
 80014a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80014a6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80014aa:	f000 fe9f 	bl	80021ec <HAL_PWREx_ControlVoltageScaling>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	bf14      	ite	ne
 80014b4:	2301      	movne	r3, #1
 80014b6:	2300      	moveq	r3, #0
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 80014be:	f000 f98f 	bl	80017e0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014c2:	2302      	movs	r3, #2
 80014c4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014cc:	2310      	movs	r3, #16
 80014ce:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014d0:	2302      	movs	r3, #2
 80014d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014d4:	2302      	movs	r3, #2
 80014d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014d8:	2301      	movs	r3, #1
 80014da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80014dc:	230a      	movs	r3, #10
 80014de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80014e0:	2307      	movs	r3, #7
 80014e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014e4:	2302      	movs	r3, #2
 80014e6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014e8:	2302      	movs	r3, #2
 80014ea:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ec:	f107 0314 	add.w	r3, r7, #20
 80014f0:	4618      	mov	r0, r3
 80014f2:	f000 fed1 	bl	8002298 <HAL_RCC_OscConfig>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	bf14      	ite	ne
 80014fc:	2301      	movne	r3, #1
 80014fe:	2300      	moveq	r3, #0
 8001500:	b2db      	uxtb	r3, r3
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <_Z18SystemClock_Configv+0x86>
  {
    Error_Handler();
 8001506:	f000 f96b 	bl	80017e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800150a:	230f      	movs	r3, #15
 800150c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800150e:	2303      	movs	r3, #3
 8001510:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001512:	2300      	movs	r3, #0
 8001514:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001516:	2300      	movs	r3, #0
 8001518:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800151a:	2300      	movs	r3, #0
 800151c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800151e:	463b      	mov	r3, r7
 8001520:	2104      	movs	r1, #4
 8001522:	4618      	mov	r0, r3
 8001524:	f001 facc 	bl	8002ac0 <HAL_RCC_ClockConfig>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	bf14      	ite	ne
 800152e:	2301      	movne	r3, #1
 8001530:	2300      	moveq	r3, #0
 8001532:	b2db      	uxtb	r3, r3
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 8001538:	f000 f952 	bl	80017e0 <Error_Handler>
  }
}
 800153c:	bf00      	nop
 800153e:	3758      	adds	r7, #88	; 0x58
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b08e      	sub	sp, #56	; 0x38
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800154a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	605a      	str	r2, [r3, #4]
 8001554:	609a      	str	r2, [r3, #8]
 8001556:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001558:	f107 031c 	add.w	r3, r7, #28
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001564:	463b      	mov	r3, r7
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	609a      	str	r2, [r3, #8]
 800156e:	60da      	str	r2, [r3, #12]
 8001570:	611a      	str	r2, [r3, #16]
 8001572:	615a      	str	r2, [r3, #20]
 8001574:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001576:	4b3a      	ldr	r3, [pc, #232]	; (8001660 <_ZL12MX_TIM2_Initv+0x11c>)
 8001578:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800157c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 800157e:	4b38      	ldr	r3, [pc, #224]	; (8001660 <_ZL12MX_TIM2_Initv+0x11c>)
 8001580:	224f      	movs	r2, #79	; 0x4f
 8001582:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001584:	4b36      	ldr	r3, [pc, #216]	; (8001660 <_ZL12MX_TIM2_Initv+0x11c>)
 8001586:	2200      	movs	r2, #0
 8001588:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 800158a:	4b35      	ldr	r3, [pc, #212]	; (8001660 <_ZL12MX_TIM2_Initv+0x11c>)
 800158c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001590:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001592:	4b33      	ldr	r3, [pc, #204]	; (8001660 <_ZL12MX_TIM2_Initv+0x11c>)
 8001594:	2200      	movs	r2, #0
 8001596:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001598:	4b31      	ldr	r3, [pc, #196]	; (8001660 <_ZL12MX_TIM2_Initv+0x11c>)
 800159a:	2280      	movs	r2, #128	; 0x80
 800159c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800159e:	4830      	ldr	r0, [pc, #192]	; (8001660 <_ZL12MX_TIM2_Initv+0x11c>)
 80015a0:	f001 ffee 	bl	8003580 <HAL_TIM_Base_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	bf14      	ite	ne
 80015aa:	2301      	movne	r3, #1
 80015ac:	2300      	moveq	r3, #0
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <_ZL12MX_TIM2_Initv+0x74>
  {
    Error_Handler();
 80015b4:	f000 f914 	bl	80017e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015bc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015c2:	4619      	mov	r1, r3
 80015c4:	4826      	ldr	r0, [pc, #152]	; (8001660 <_ZL12MX_TIM2_Initv+0x11c>)
 80015c6:	f002 fa85 	bl	8003ad4 <HAL_TIM_ConfigClockSource>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	bf14      	ite	ne
 80015d0:	2301      	movne	r3, #1
 80015d2:	2300      	moveq	r3, #0
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <_ZL12MX_TIM2_Initv+0x9a>
  {
    Error_Handler();
 80015da:	f000 f901 	bl	80017e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80015de:	4820      	ldr	r0, [pc, #128]	; (8001660 <_ZL12MX_TIM2_Initv+0x11c>)
 80015e0:	f002 f825 	bl	800362e <HAL_TIM_PWM_Init>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	bf14      	ite	ne
 80015ea:	2301      	movne	r3, #1
 80015ec:	2300      	moveq	r3, #0
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <_ZL12MX_TIM2_Initv+0xb4>
  {
    Error_Handler();
 80015f4:	f000 f8f4 	bl	80017e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015f8:	2300      	movs	r3, #0
 80015fa:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015fc:	2300      	movs	r3, #0
 80015fe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001600:	f107 031c 	add.w	r3, r7, #28
 8001604:	4619      	mov	r1, r3
 8001606:	4816      	ldr	r0, [pc, #88]	; (8001660 <_ZL12MX_TIM2_Initv+0x11c>)
 8001608:	f002 fed0 	bl	80043ac <HAL_TIMEx_MasterConfigSynchronization>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	bf14      	ite	ne
 8001612:	2301      	movne	r3, #1
 8001614:	2300      	moveq	r3, #0
 8001616:	b2db      	uxtb	r3, r3
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <_ZL12MX_TIM2_Initv+0xdc>
  {
    Error_Handler();
 800161c:	f000 f8e0 	bl	80017e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001620:	2360      	movs	r3, #96	; 0x60
 8001622:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001628:	2300      	movs	r3, #0
 800162a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800162c:	2300      	movs	r3, #0
 800162e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001630:	463b      	mov	r3, r7
 8001632:	2200      	movs	r2, #0
 8001634:	4619      	mov	r1, r3
 8001636:	480a      	ldr	r0, [pc, #40]	; (8001660 <_ZL12MX_TIM2_Initv+0x11c>)
 8001638:	f002 f938 	bl	80038ac <HAL_TIM_PWM_ConfigChannel>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	bf14      	ite	ne
 8001642:	2301      	movne	r3, #1
 8001644:	2300      	moveq	r3, #0
 8001646:	b2db      	uxtb	r3, r3
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <_ZL12MX_TIM2_Initv+0x10c>
  {
    Error_Handler();
 800164c:	f000 f8c8 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001650:	4803      	ldr	r0, [pc, #12]	; (8001660 <_ZL12MX_TIM2_Initv+0x11c>)
 8001652:	f000 f929 	bl	80018a8 <HAL_TIM_MspPostInit>

}
 8001656:	bf00      	nop
 8001658:	3738      	adds	r7, #56	; 0x38
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20000098 	.word	0x20000098

08001664 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001668:	4b16      	ldr	r3, [pc, #88]	; (80016c4 <_ZL19MX_USART2_UART_Initv+0x60>)
 800166a:	4a17      	ldr	r2, [pc, #92]	; (80016c8 <_ZL19MX_USART2_UART_Initv+0x64>)
 800166c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800166e:	4b15      	ldr	r3, [pc, #84]	; (80016c4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001670:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001674:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001676:	4b13      	ldr	r3, [pc, #76]	; (80016c4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001678:	2200      	movs	r2, #0
 800167a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800167c:	4b11      	ldr	r3, [pc, #68]	; (80016c4 <_ZL19MX_USART2_UART_Initv+0x60>)
 800167e:	2200      	movs	r2, #0
 8001680:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001682:	4b10      	ldr	r3, [pc, #64]	; (80016c4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001684:	2200      	movs	r2, #0
 8001686:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001688:	4b0e      	ldr	r3, [pc, #56]	; (80016c4 <_ZL19MX_USART2_UART_Initv+0x60>)
 800168a:	220c      	movs	r2, #12
 800168c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800168e:	4b0d      	ldr	r3, [pc, #52]	; (80016c4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001690:	2200      	movs	r2, #0
 8001692:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001694:	4b0b      	ldr	r3, [pc, #44]	; (80016c4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001696:	2200      	movs	r2, #0
 8001698:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800169a:	4b0a      	ldr	r3, [pc, #40]	; (80016c4 <_ZL19MX_USART2_UART_Initv+0x60>)
 800169c:	2200      	movs	r2, #0
 800169e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016a0:	4b08      	ldr	r3, [pc, #32]	; (80016c4 <_ZL19MX_USART2_UART_Initv+0x60>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016a6:	4807      	ldr	r0, [pc, #28]	; (80016c4 <_ZL19MX_USART2_UART_Initv+0x60>)
 80016a8:	f002 fee6 	bl	8004478 <HAL_UART_Init>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	bf14      	ite	ne
 80016b2:	2301      	movne	r3, #1
 80016b4:	2300      	moveq	r3, #0
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <_ZL19MX_USART2_UART_Initv+0x5c>
  {
    Error_Handler();
 80016bc:	f000 f890 	bl	80017e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016c0:	bf00      	nop
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	200000e4 	.word	0x200000e4
 80016c8:	40004400 	.word	0x40004400

080016cc <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b08a      	sub	sp, #40	; 0x28
 80016d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d2:	f107 0314 	add.w	r3, r7, #20
 80016d6:	2200      	movs	r2, #0
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	605a      	str	r2, [r3, #4]
 80016dc:	609a      	str	r2, [r3, #8]
 80016de:	60da      	str	r2, [r3, #12]
 80016e0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e2:	4b3c      	ldr	r3, [pc, #240]	; (80017d4 <_ZL12MX_GPIO_Initv+0x108>)
 80016e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e6:	4a3b      	ldr	r2, [pc, #236]	; (80017d4 <_ZL12MX_GPIO_Initv+0x108>)
 80016e8:	f043 0304 	orr.w	r3, r3, #4
 80016ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ee:	4b39      	ldr	r3, [pc, #228]	; (80017d4 <_ZL12MX_GPIO_Initv+0x108>)
 80016f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f2:	f003 0304 	and.w	r3, r3, #4
 80016f6:	613b      	str	r3, [r7, #16]
 80016f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016fa:	4b36      	ldr	r3, [pc, #216]	; (80017d4 <_ZL12MX_GPIO_Initv+0x108>)
 80016fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fe:	4a35      	ldr	r2, [pc, #212]	; (80017d4 <_ZL12MX_GPIO_Initv+0x108>)
 8001700:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001704:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001706:	4b33      	ldr	r3, [pc, #204]	; (80017d4 <_ZL12MX_GPIO_Initv+0x108>)
 8001708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800170a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001712:	4b30      	ldr	r3, [pc, #192]	; (80017d4 <_ZL12MX_GPIO_Initv+0x108>)
 8001714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001716:	4a2f      	ldr	r2, [pc, #188]	; (80017d4 <_ZL12MX_GPIO_Initv+0x108>)
 8001718:	f043 0301 	orr.w	r3, r3, #1
 800171c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800171e:	4b2d      	ldr	r3, [pc, #180]	; (80017d4 <_ZL12MX_GPIO_Initv+0x108>)
 8001720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001722:	f003 0301 	and.w	r3, r3, #1
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800172a:	4b2a      	ldr	r3, [pc, #168]	; (80017d4 <_ZL12MX_GPIO_Initv+0x108>)
 800172c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800172e:	4a29      	ldr	r2, [pc, #164]	; (80017d4 <_ZL12MX_GPIO_Initv+0x108>)
 8001730:	f043 0302 	orr.w	r3, r3, #2
 8001734:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001736:	4b27      	ldr	r3, [pc, #156]	; (80017d4 <_ZL12MX_GPIO_Initv+0x108>)
 8001738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173a:	f003 0302 	and.w	r3, r3, #2
 800173e:	607b      	str	r3, [r7, #4]
 8001740:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 8001742:	2200      	movs	r2, #0
 8001744:	21b0      	movs	r1, #176	; 0xb0
 8001746:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800174a:	f000 fd29 	bl	80021a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 800174e:	2200      	movs	r2, #0
 8001750:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001754:	4820      	ldr	r0, [pc, #128]	; (80017d8 <_ZL12MX_GPIO_Initv+0x10c>)
 8001756:	f000 fd23 	bl	80021a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800175a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800175e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001760:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001764:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001766:	2300      	movs	r3, #0
 8001768:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800176a:	f107 0314 	add.w	r3, r7, #20
 800176e:	4619      	mov	r1, r3
 8001770:	481a      	ldr	r0, [pc, #104]	; (80017dc <_ZL12MX_GPIO_Initv+0x110>)
 8001772:	f000 fb9b 	bl	8001eac <HAL_GPIO_Init>

  /*Configure GPIO pins : SMPS_EN_Pin SMPS_V1_Pin SMPS_SW_Pin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
 8001776:	23b0      	movs	r3, #176	; 0xb0
 8001778:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800177a:	2301      	movs	r3, #1
 800177c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2300      	movs	r3, #0
 8001780:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001782:	2300      	movs	r3, #0
 8001784:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001786:	f107 0314 	add.w	r3, r7, #20
 800178a:	4619      	mov	r1, r3
 800178c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001790:	f000 fb8c 	bl	8001eac <HAL_GPIO_Init>

  /*Configure GPIO pin : SMPS_PG_Pin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 8001794:	2340      	movs	r3, #64	; 0x40
 8001796:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001798:	2300      	movs	r3, #0
 800179a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800179c:	2301      	movs	r3, #1
 800179e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	4619      	mov	r1, r3
 80017a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017aa:	f000 fb7f 	bl	8001eac <HAL_GPIO_Init>

  /*Configure GPIO pin : LD4_Pin */
  GPIO_InitStruct.Pin = LD4_Pin;
 80017ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b4:	2301      	movs	r3, #1
 80017b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017bc:	2300      	movs	r3, #0
 80017be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 80017c0:	f107 0314 	add.w	r3, r7, #20
 80017c4:	4619      	mov	r1, r3
 80017c6:	4804      	ldr	r0, [pc, #16]	; (80017d8 <_ZL12MX_GPIO_Initv+0x10c>)
 80017c8:	f000 fb70 	bl	8001eac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017cc:	bf00      	nop
 80017ce:	3728      	adds	r7, #40	; 0x28
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40021000 	.word	0x40021000
 80017d8:	48000400 	.word	0x48000400
 80017dc:	48000800 	.word	0x48000800

080017e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017e4:	b672      	cpsid	i
}
 80017e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017e8:	e7fe      	b.n	80017e8 <Error_Handler+0x8>

080017ea <_ZSt3powIdiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b084      	sub	sp, #16
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	ed87 0b02 	vstr	d0, [r7, #8]
 80017f4:	6078      	str	r0, [r7, #4]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f7fe fe94 	bl	8000524 <__aeabi_i2d>
 80017fc:	4602      	mov	r2, r0
 80017fe:	460b      	mov	r3, r1
 8001800:	ec43 2b11 	vmov	d1, r2, r3
 8001804:	ed97 0b02 	vldr	d0, [r7, #8]
 8001808:	f003 fbb2 	bl	8004f70 <pow>
 800180c:	eeb0 7a40 	vmov.f32	s14, s0
 8001810:	eef0 7a60 	vmov.f32	s15, s1
    }
 8001814:	eeb0 0a47 	vmov.f32	s0, s14
 8001818:	eef0 0a67 	vmov.f32	s1, s15
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
	...

08001824 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800182a:	4b0f      	ldr	r3, [pc, #60]	; (8001868 <HAL_MspInit+0x44>)
 800182c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800182e:	4a0e      	ldr	r2, [pc, #56]	; (8001868 <HAL_MspInit+0x44>)
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	6613      	str	r3, [r2, #96]	; 0x60
 8001836:	4b0c      	ldr	r3, [pc, #48]	; (8001868 <HAL_MspInit+0x44>)
 8001838:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	607b      	str	r3, [r7, #4]
 8001840:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001842:	4b09      	ldr	r3, [pc, #36]	; (8001868 <HAL_MspInit+0x44>)
 8001844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001846:	4a08      	ldr	r2, [pc, #32]	; (8001868 <HAL_MspInit+0x44>)
 8001848:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800184c:	6593      	str	r3, [r2, #88]	; 0x58
 800184e:	4b06      	ldr	r3, [pc, #24]	; (8001868 <HAL_MspInit+0x44>)
 8001850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001852:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001856:	603b      	str	r3, [r7, #0]
 8001858:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	40021000 	.word	0x40021000

0800186c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800186c:	b480      	push	{r7}
 800186e:	b085      	sub	sp, #20
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800187c:	d10b      	bne.n	8001896 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800187e:	4b09      	ldr	r3, [pc, #36]	; (80018a4 <HAL_TIM_Base_MspInit+0x38>)
 8001880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001882:	4a08      	ldr	r2, [pc, #32]	; (80018a4 <HAL_TIM_Base_MspInit+0x38>)
 8001884:	f043 0301 	orr.w	r3, r3, #1
 8001888:	6593      	str	r3, [r2, #88]	; 0x58
 800188a:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <HAL_TIM_Base_MspInit+0x38>)
 800188c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001896:	bf00      	nop
 8001898:	3714      	adds	r7, #20
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	40021000 	.word	0x40021000

080018a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b088      	sub	sp, #32
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b0:	f107 030c 	add.w	r3, r7, #12
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	60da      	str	r2, [r3, #12]
 80018be:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018c8:	d11c      	bne.n	8001904 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ca:	4b10      	ldr	r3, [pc, #64]	; (800190c <HAL_TIM_MspPostInit+0x64>)
 80018cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ce:	4a0f      	ldr	r2, [pc, #60]	; (800190c <HAL_TIM_MspPostInit+0x64>)
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018d6:	4b0d      	ldr	r3, [pc, #52]	; (800190c <HAL_TIM_MspPostInit+0x64>)
 80018d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	60bb      	str	r3, [r7, #8]
 80018e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018e2:	2301      	movs	r3, #1
 80018e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e6:	2302      	movs	r3, #2
 80018e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ee:	2300      	movs	r3, #0
 80018f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80018f2:	2301      	movs	r3, #1
 80018f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f6:	f107 030c 	add.w	r3, r7, #12
 80018fa:	4619      	mov	r1, r3
 80018fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001900:	f000 fad4 	bl	8001eac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001904:	bf00      	nop
 8001906:	3720      	adds	r7, #32
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	40021000 	.word	0x40021000

08001910 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b0a2      	sub	sp, #136	; 0x88
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001918:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]
 8001920:	605a      	str	r2, [r3, #4]
 8001922:	609a      	str	r2, [r3, #8]
 8001924:	60da      	str	r2, [r3, #12]
 8001926:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001928:	f107 0314 	add.w	r3, r7, #20
 800192c:	2260      	movs	r2, #96	; 0x60
 800192e:	2100      	movs	r1, #0
 8001930:	4618      	mov	r0, r3
 8001932:	f004 fe9f 	bl	8006674 <memset>
  if(huart->Instance==USART2)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a20      	ldr	r2, [pc, #128]	; (80019bc <HAL_UART_MspInit+0xac>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d138      	bne.n	80019b2 <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001940:	2302      	movs	r3, #2
 8001942:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001944:	2300      	movs	r3, #0
 8001946:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001948:	f107 0314 	add.w	r3, r7, #20
 800194c:	4618      	mov	r0, r3
 800194e:	f001 fadb 	bl	8002f08 <HAL_RCCEx_PeriphCLKConfig>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001958:	f7ff ff42 	bl	80017e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800195c:	4b18      	ldr	r3, [pc, #96]	; (80019c0 <HAL_UART_MspInit+0xb0>)
 800195e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001960:	4a17      	ldr	r2, [pc, #92]	; (80019c0 <HAL_UART_MspInit+0xb0>)
 8001962:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001966:	6593      	str	r3, [r2, #88]	; 0x58
 8001968:	4b15      	ldr	r3, [pc, #84]	; (80019c0 <HAL_UART_MspInit+0xb0>)
 800196a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800196c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001974:	4b12      	ldr	r3, [pc, #72]	; (80019c0 <HAL_UART_MspInit+0xb0>)
 8001976:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001978:	4a11      	ldr	r2, [pc, #68]	; (80019c0 <HAL_UART_MspInit+0xb0>)
 800197a:	f043 0301 	orr.w	r3, r3, #1
 800197e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001980:	4b0f      	ldr	r3, [pc, #60]	; (80019c0 <HAL_UART_MspInit+0xb0>)
 8001982:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001984:	f003 0301 	and.w	r3, r3, #1
 8001988:	60fb      	str	r3, [r7, #12]
 800198a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800198c:	230c      	movs	r3, #12
 800198e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001990:	2302      	movs	r3, #2
 8001992:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001994:	2300      	movs	r3, #0
 8001996:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001998:	2303      	movs	r3, #3
 800199a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800199e:	2307      	movs	r3, #7
 80019a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80019a8:	4619      	mov	r1, r3
 80019aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019ae:	f000 fa7d 	bl	8001eac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019b2:	bf00      	nop
 80019b4:	3788      	adds	r7, #136	; 0x88
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40004400 	.word	0x40004400
 80019c0:	40021000 	.word	0x40021000

080019c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019c8:	e7fe      	b.n	80019c8 <NMI_Handler+0x4>

080019ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ca:	b480      	push	{r7}
 80019cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ce:	e7fe      	b.n	80019ce <HardFault_Handler+0x4>

080019d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019d4:	e7fe      	b.n	80019d4 <MemManage_Handler+0x4>

080019d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019da:	e7fe      	b.n	80019da <BusFault_Handler+0x4>

080019dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019e0:	e7fe      	b.n	80019e0 <UsageFault_Handler+0x4>

080019e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019e2:	b480      	push	{r7}
 80019e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019f4:	bf00      	nop
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019fe:	b480      	push	{r7}
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a02:	bf00      	nop
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a10:	f000 f922 	bl	8001c58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a24:	2300      	movs	r3, #0
 8001a26:	617b      	str	r3, [r7, #20]
 8001a28:	e00a      	b.n	8001a40 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a2a:	f3af 8000 	nop.w
 8001a2e:	4601      	mov	r1, r0
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	1c5a      	adds	r2, r3, #1
 8001a34:	60ba      	str	r2, [r7, #8]
 8001a36:	b2ca      	uxtb	r2, r1
 8001a38:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	617b      	str	r3, [r7, #20]
 8001a40:	697a      	ldr	r2, [r7, #20]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	dbf0      	blt.n	8001a2a <_read+0x12>
  }

  return len;
 8001a48:	687b      	ldr	r3, [r7, #4]
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3718      	adds	r7, #24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b086      	sub	sp, #24
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	60f8      	str	r0, [r7, #12]
 8001a5a:	60b9      	str	r1, [r7, #8]
 8001a5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a5e:	2300      	movs	r3, #0
 8001a60:	617b      	str	r3, [r7, #20]
 8001a62:	e009      	b.n	8001a78 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	1c5a      	adds	r2, r3, #1
 8001a68:	60ba      	str	r2, [r7, #8]
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	3301      	adds	r3, #1
 8001a76:	617b      	str	r3, [r7, #20]
 8001a78:	697a      	ldr	r2, [r7, #20]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	dbf1      	blt.n	8001a64 <_write+0x12>
  }
  return len;
 8001a80:	687b      	ldr	r3, [r7, #4]
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3718      	adds	r7, #24
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <_close>:

int _close(int file)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	b083      	sub	sp, #12
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr

08001aa2 <_lseek>:
  (void)file;
  return 1;
}

int _lseek(int file, int ptr, int dir)
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	b085      	sub	sp, #20
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	60f8      	str	r0, [r7, #12]
 8001aaa:	60b9      	str	r1, [r7, #8]
 8001aac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001aae:	2300      	movs	r3, #0
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3714      	adds	r7, #20
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr

08001abc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ac4:	4a14      	ldr	r2, [pc, #80]	; (8001b18 <_sbrk+0x5c>)
 8001ac6:	4b15      	ldr	r3, [pc, #84]	; (8001b1c <_sbrk+0x60>)
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ad0:	4b13      	ldr	r3, [pc, #76]	; (8001b20 <_sbrk+0x64>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d102      	bne.n	8001ade <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ad8:	4b11      	ldr	r3, [pc, #68]	; (8001b20 <_sbrk+0x64>)
 8001ada:	4a12      	ldr	r2, [pc, #72]	; (8001b24 <_sbrk+0x68>)
 8001adc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ade:	4b10      	ldr	r3, [pc, #64]	; (8001b20 <_sbrk+0x64>)
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d207      	bcs.n	8001afc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001aec:	f004 fff8 	bl	8006ae0 <__errno>
 8001af0:	4603      	mov	r3, r0
 8001af2:	220c      	movs	r2, #12
 8001af4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001af6:	f04f 33ff 	mov.w	r3, #4294967295
 8001afa:	e009      	b.n	8001b10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001afc:	4b08      	ldr	r3, [pc, #32]	; (8001b20 <_sbrk+0x64>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b02:	4b07      	ldr	r3, [pc, #28]	; (8001b20 <_sbrk+0x64>)
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4413      	add	r3, r2
 8001b0a:	4a05      	ldr	r2, [pc, #20]	; (8001b20 <_sbrk+0x64>)
 8001b0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3718      	adds	r7, #24
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	20010000 	.word	0x20010000
 8001b1c:	00000400 	.word	0x00000400
 8001b20:	2000016c 	.word	0x2000016c
 8001b24:	200002c0 	.word	0x200002c0

08001b28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001b2c:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <SystemInit+0x20>)
 8001b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b32:	4a05      	ldr	r2, [pc, #20]	; (8001b48 <SystemInit+0x20>)
 8001b34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	e000ed00 	.word	0xe000ed00

08001b4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b84 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b50:	f7ff ffea 	bl	8001b28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b54:	480c      	ldr	r0, [pc, #48]	; (8001b88 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b56:	490d      	ldr	r1, [pc, #52]	; (8001b8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b58:	4a0d      	ldr	r2, [pc, #52]	; (8001b90 <LoopForever+0xe>)
  movs r3, #0
 8001b5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b5c:	e002      	b.n	8001b64 <LoopCopyDataInit>

08001b5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b62:	3304      	adds	r3, #4

08001b64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b68:	d3f9      	bcc.n	8001b5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b6a:	4a0a      	ldr	r2, [pc, #40]	; (8001b94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b6c:	4c0a      	ldr	r4, [pc, #40]	; (8001b98 <LoopForever+0x16>)
  movs r3, #0
 8001b6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b70:	e001      	b.n	8001b76 <LoopFillZerobss>

08001b72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b74:	3204      	adds	r2, #4

08001b76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b78:	d3fb      	bcc.n	8001b72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b7a:	f004 ffb7 	bl	8006aec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b7e:	f7ff fa3f 	bl	8001000 <main>

08001b82 <LoopForever>:

LoopForever:
    b LoopForever
 8001b82:	e7fe      	b.n	8001b82 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b84:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001b88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b8c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001b90:	08007d20 	.word	0x08007d20
  ldr r2, =_sbss
 8001b94:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001b98:	200002c0 	.word	0x200002c0

08001b9c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b9c:	e7fe      	b.n	8001b9c <ADC1_IRQHandler>
	...

08001ba0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001baa:	4b0c      	ldr	r3, [pc, #48]	; (8001bdc <HAL_Init+0x3c>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a0b      	ldr	r2, [pc, #44]	; (8001bdc <HAL_Init+0x3c>)
 8001bb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bb4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bb6:	2003      	movs	r0, #3
 8001bb8:	f000 f944 	bl	8001e44 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bbc:	2000      	movs	r0, #0
 8001bbe:	f000 f80f 	bl	8001be0 <HAL_InitTick>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d002      	beq.n	8001bce <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	71fb      	strb	r3, [r7, #7]
 8001bcc:	e001      	b.n	8001bd2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001bce:	f7ff fe29 	bl	8001824 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001bd2:	79fb      	ldrb	r3, [r7, #7]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3708      	adds	r7, #8
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	40022000 	.word	0x40022000

08001be0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001be8:	2300      	movs	r3, #0
 8001bea:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001bec:	4b17      	ldr	r3, [pc, #92]	; (8001c4c <HAL_InitTick+0x6c>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d023      	beq.n	8001c3c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001bf4:	4b16      	ldr	r3, [pc, #88]	; (8001c50 <HAL_InitTick+0x70>)
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	4b14      	ldr	r3, [pc, #80]	; (8001c4c <HAL_InitTick+0x6c>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 f941 	bl	8001e92 <HAL_SYSTICK_Config>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d10f      	bne.n	8001c36 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2b0f      	cmp	r3, #15
 8001c1a:	d809      	bhi.n	8001c30 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	6879      	ldr	r1, [r7, #4]
 8001c20:	f04f 30ff 	mov.w	r0, #4294967295
 8001c24:	f000 f919 	bl	8001e5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c28:	4a0a      	ldr	r2, [pc, #40]	; (8001c54 <HAL_InitTick+0x74>)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6013      	str	r3, [r2, #0]
 8001c2e:	e007      	b.n	8001c40 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	73fb      	strb	r3, [r7, #15]
 8001c34:	e004      	b.n	8001c40 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	73fb      	strb	r3, [r7, #15]
 8001c3a:	e001      	b.n	8001c40 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3710      	adds	r7, #16
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	20000008 	.word	0x20000008
 8001c50:	20000000 	.word	0x20000000
 8001c54:	20000004 	.word	0x20000004

08001c58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c5c:	4b06      	ldr	r3, [pc, #24]	; (8001c78 <HAL_IncTick+0x20>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	461a      	mov	r2, r3
 8001c62:	4b06      	ldr	r3, [pc, #24]	; (8001c7c <HAL_IncTick+0x24>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4413      	add	r3, r2
 8001c68:	4a04      	ldr	r2, [pc, #16]	; (8001c7c <HAL_IncTick+0x24>)
 8001c6a:	6013      	str	r3, [r2, #0]
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	20000008 	.word	0x20000008
 8001c7c:	20000170 	.word	0x20000170

08001c80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  return uwTick;
 8001c84:	4b03      	ldr	r3, [pc, #12]	; (8001c94 <HAL_GetTick+0x14>)
 8001c86:	681b      	ldr	r3, [r3, #0]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	20000170 	.word	0x20000170

08001c98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ca0:	f7ff ffee 	bl	8001c80 <HAL_GetTick>
 8001ca4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cb0:	d005      	beq.n	8001cbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001cb2:	4b0a      	ldr	r3, [pc, #40]	; (8001cdc <HAL_Delay+0x44>)
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	4413      	add	r3, r2
 8001cbc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cbe:	bf00      	nop
 8001cc0:	f7ff ffde 	bl	8001c80 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d8f7      	bhi.n	8001cc0 <HAL_Delay+0x28>
  {
  }
}
 8001cd0:	bf00      	nop
 8001cd2:	bf00      	nop
 8001cd4:	3710      	adds	r7, #16
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	20000008 	.word	0x20000008

08001ce0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b085      	sub	sp, #20
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f003 0307 	and.w	r3, r3, #7
 8001cee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cf0:	4b0c      	ldr	r3, [pc, #48]	; (8001d24 <__NVIC_SetPriorityGrouping+0x44>)
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cf6:	68ba      	ldr	r2, [r7, #8]
 8001cf8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d12:	4a04      	ldr	r2, [pc, #16]	; (8001d24 <__NVIC_SetPriorityGrouping+0x44>)
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	60d3      	str	r3, [r2, #12]
}
 8001d18:	bf00      	nop
 8001d1a:	3714      	adds	r7, #20
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	e000ed00 	.word	0xe000ed00

08001d28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d2c:	4b04      	ldr	r3, [pc, #16]	; (8001d40 <__NVIC_GetPriorityGrouping+0x18>)
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	0a1b      	lsrs	r3, r3, #8
 8001d32:	f003 0307 	and.w	r3, r3, #7
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr
 8001d40:	e000ed00 	.word	0xe000ed00

08001d44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	6039      	str	r1, [r7, #0]
 8001d4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	db0a      	blt.n	8001d6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	b2da      	uxtb	r2, r3
 8001d5c:	490c      	ldr	r1, [pc, #48]	; (8001d90 <__NVIC_SetPriority+0x4c>)
 8001d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d62:	0112      	lsls	r2, r2, #4
 8001d64:	b2d2      	uxtb	r2, r2
 8001d66:	440b      	add	r3, r1
 8001d68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d6c:	e00a      	b.n	8001d84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	b2da      	uxtb	r2, r3
 8001d72:	4908      	ldr	r1, [pc, #32]	; (8001d94 <__NVIC_SetPriority+0x50>)
 8001d74:	79fb      	ldrb	r3, [r7, #7]
 8001d76:	f003 030f 	and.w	r3, r3, #15
 8001d7a:	3b04      	subs	r3, #4
 8001d7c:	0112      	lsls	r2, r2, #4
 8001d7e:	b2d2      	uxtb	r2, r2
 8001d80:	440b      	add	r3, r1
 8001d82:	761a      	strb	r2, [r3, #24]
}
 8001d84:	bf00      	nop
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr
 8001d90:	e000e100 	.word	0xe000e100
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b089      	sub	sp, #36	; 0x24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	60f8      	str	r0, [r7, #12]
 8001da0:	60b9      	str	r1, [r7, #8]
 8001da2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	f003 0307 	and.w	r3, r3, #7
 8001daa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	f1c3 0307 	rsb	r3, r3, #7
 8001db2:	2b04      	cmp	r3, #4
 8001db4:	bf28      	it	cs
 8001db6:	2304      	movcs	r3, #4
 8001db8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	3304      	adds	r3, #4
 8001dbe:	2b06      	cmp	r3, #6
 8001dc0:	d902      	bls.n	8001dc8 <NVIC_EncodePriority+0x30>
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	3b03      	subs	r3, #3
 8001dc6:	e000      	b.n	8001dca <NVIC_EncodePriority+0x32>
 8001dc8:	2300      	movs	r3, #0
 8001dca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	43da      	mvns	r2, r3
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	401a      	ands	r2, r3
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001de0:	f04f 31ff 	mov.w	r1, #4294967295
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dea:	43d9      	mvns	r1, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df0:	4313      	orrs	r3, r2
         );
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3724      	adds	r7, #36	; 0x24
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
	...

08001e00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3b01      	subs	r3, #1
 8001e0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e10:	d301      	bcc.n	8001e16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e12:	2301      	movs	r3, #1
 8001e14:	e00f      	b.n	8001e36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e16:	4a0a      	ldr	r2, [pc, #40]	; (8001e40 <SysTick_Config+0x40>)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	3b01      	subs	r3, #1
 8001e1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e1e:	210f      	movs	r1, #15
 8001e20:	f04f 30ff 	mov.w	r0, #4294967295
 8001e24:	f7ff ff8e 	bl	8001d44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e28:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <SysTick_Config+0x40>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e2e:	4b04      	ldr	r3, [pc, #16]	; (8001e40 <SysTick_Config+0x40>)
 8001e30:	2207      	movs	r2, #7
 8001e32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3708      	adds	r7, #8
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	e000e010 	.word	0xe000e010

08001e44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f7ff ff47 	bl	8001ce0 <__NVIC_SetPriorityGrouping>
}
 8001e52:	bf00      	nop
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	b086      	sub	sp, #24
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	4603      	mov	r3, r0
 8001e62:	60b9      	str	r1, [r7, #8]
 8001e64:	607a      	str	r2, [r7, #4]
 8001e66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e6c:	f7ff ff5c 	bl	8001d28 <__NVIC_GetPriorityGrouping>
 8001e70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	68b9      	ldr	r1, [r7, #8]
 8001e76:	6978      	ldr	r0, [r7, #20]
 8001e78:	f7ff ff8e 	bl	8001d98 <NVIC_EncodePriority>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e82:	4611      	mov	r1, r2
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff ff5d 	bl	8001d44 <__NVIC_SetPriority>
}
 8001e8a:	bf00      	nop
 8001e8c:	3718      	adds	r7, #24
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f7ff ffb0 	bl	8001e00 <SysTick_Config>
 8001ea0:	4603      	mov	r3, r0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
	...

08001eac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b087      	sub	sp, #28
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eba:	e154      	b.n	8002166 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	2101      	movs	r1, #1
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec8:	4013      	ands	r3, r2
 8001eca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	f000 8146 	beq.w	8002160 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f003 0303 	and.w	r3, r3, #3
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d005      	beq.n	8001eec <HAL_GPIO_Init+0x40>
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f003 0303 	and.w	r3, r3, #3
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d130      	bne.n	8001f4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	2203      	movs	r2, #3
 8001ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8001efc:	43db      	mvns	r3, r3
 8001efe:	693a      	ldr	r2, [r7, #16]
 8001f00:	4013      	ands	r3, r2
 8001f02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	68da      	ldr	r2, [r3, #12]
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	005b      	lsls	r3, r3, #1
 8001f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f10:	693a      	ldr	r2, [r7, #16]
 8001f12:	4313      	orrs	r3, r2
 8001f14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f22:	2201      	movs	r2, #1
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2a:	43db      	mvns	r3, r3
 8001f2c:	693a      	ldr	r2, [r7, #16]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	091b      	lsrs	r3, r3, #4
 8001f38:	f003 0201 	and.w	r2, r3, #1
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f42:	693a      	ldr	r2, [r7, #16]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	693a      	ldr	r2, [r7, #16]
 8001f4c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f003 0303 	and.w	r3, r3, #3
 8001f56:	2b03      	cmp	r3, #3
 8001f58:	d017      	beq.n	8001f8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	005b      	lsls	r3, r3, #1
 8001f64:	2203      	movs	r2, #3
 8001f66:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6a:	43db      	mvns	r3, r3
 8001f6c:	693a      	ldr	r2, [r7, #16]
 8001f6e:	4013      	ands	r3, r2
 8001f70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	689a      	ldr	r2, [r3, #8]
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	005b      	lsls	r3, r3, #1
 8001f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	693a      	ldr	r2, [r7, #16]
 8001f88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f003 0303 	and.w	r3, r3, #3
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	d123      	bne.n	8001fde <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	08da      	lsrs	r2, r3, #3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	3208      	adds	r2, #8
 8001f9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	f003 0307 	and.w	r3, r3, #7
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	220f      	movs	r2, #15
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	43db      	mvns	r3, r3
 8001fb4:	693a      	ldr	r2, [r7, #16]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	691a      	ldr	r2, [r3, #16]
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	f003 0307 	and.w	r3, r3, #7
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fca:	693a      	ldr	r2, [r7, #16]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	08da      	lsrs	r2, r3, #3
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	3208      	adds	r2, #8
 8001fd8:	6939      	ldr	r1, [r7, #16]
 8001fda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	2203      	movs	r2, #3
 8001fea:	fa02 f303 	lsl.w	r3, r2, r3
 8001fee:	43db      	mvns	r3, r3
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f003 0203 	and.w	r2, r3, #3
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	005b      	lsls	r3, r3, #1
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	693a      	ldr	r2, [r7, #16]
 8002008:	4313      	orrs	r3, r2
 800200a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	693a      	ldr	r2, [r7, #16]
 8002010:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800201a:	2b00      	cmp	r3, #0
 800201c:	f000 80a0 	beq.w	8002160 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002020:	4b58      	ldr	r3, [pc, #352]	; (8002184 <HAL_GPIO_Init+0x2d8>)
 8002022:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002024:	4a57      	ldr	r2, [pc, #348]	; (8002184 <HAL_GPIO_Init+0x2d8>)
 8002026:	f043 0301 	orr.w	r3, r3, #1
 800202a:	6613      	str	r3, [r2, #96]	; 0x60
 800202c:	4b55      	ldr	r3, [pc, #340]	; (8002184 <HAL_GPIO_Init+0x2d8>)
 800202e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002030:	f003 0301 	and.w	r3, r3, #1
 8002034:	60bb      	str	r3, [r7, #8]
 8002036:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002038:	4a53      	ldr	r2, [pc, #332]	; (8002188 <HAL_GPIO_Init+0x2dc>)
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	089b      	lsrs	r3, r3, #2
 800203e:	3302      	adds	r3, #2
 8002040:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002044:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	f003 0303 	and.w	r3, r3, #3
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	220f      	movs	r2, #15
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	43db      	mvns	r3, r3
 8002056:	693a      	ldr	r2, [r7, #16]
 8002058:	4013      	ands	r3, r2
 800205a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002062:	d019      	beq.n	8002098 <HAL_GPIO_Init+0x1ec>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4a49      	ldr	r2, [pc, #292]	; (800218c <HAL_GPIO_Init+0x2e0>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d013      	beq.n	8002094 <HAL_GPIO_Init+0x1e8>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	4a48      	ldr	r2, [pc, #288]	; (8002190 <HAL_GPIO_Init+0x2e4>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d00d      	beq.n	8002090 <HAL_GPIO_Init+0x1e4>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4a47      	ldr	r2, [pc, #284]	; (8002194 <HAL_GPIO_Init+0x2e8>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d007      	beq.n	800208c <HAL_GPIO_Init+0x1e0>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	4a46      	ldr	r2, [pc, #280]	; (8002198 <HAL_GPIO_Init+0x2ec>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d101      	bne.n	8002088 <HAL_GPIO_Init+0x1dc>
 8002084:	2304      	movs	r3, #4
 8002086:	e008      	b.n	800209a <HAL_GPIO_Init+0x1ee>
 8002088:	2307      	movs	r3, #7
 800208a:	e006      	b.n	800209a <HAL_GPIO_Init+0x1ee>
 800208c:	2303      	movs	r3, #3
 800208e:	e004      	b.n	800209a <HAL_GPIO_Init+0x1ee>
 8002090:	2302      	movs	r3, #2
 8002092:	e002      	b.n	800209a <HAL_GPIO_Init+0x1ee>
 8002094:	2301      	movs	r3, #1
 8002096:	e000      	b.n	800209a <HAL_GPIO_Init+0x1ee>
 8002098:	2300      	movs	r3, #0
 800209a:	697a      	ldr	r2, [r7, #20]
 800209c:	f002 0203 	and.w	r2, r2, #3
 80020a0:	0092      	lsls	r2, r2, #2
 80020a2:	4093      	lsls	r3, r2
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80020aa:	4937      	ldr	r1, [pc, #220]	; (8002188 <HAL_GPIO_Init+0x2dc>)
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	089b      	lsrs	r3, r3, #2
 80020b0:	3302      	adds	r3, #2
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80020b8:	4b38      	ldr	r3, [pc, #224]	; (800219c <HAL_GPIO_Init+0x2f0>)
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	43db      	mvns	r3, r3
 80020c2:	693a      	ldr	r2, [r7, #16]
 80020c4:	4013      	ands	r3, r2
 80020c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d003      	beq.n	80020dc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	4313      	orrs	r3, r2
 80020da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020dc:	4a2f      	ldr	r2, [pc, #188]	; (800219c <HAL_GPIO_Init+0x2f0>)
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80020e2:	4b2e      	ldr	r3, [pc, #184]	; (800219c <HAL_GPIO_Init+0x2f0>)
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	43db      	mvns	r3, r3
 80020ec:	693a      	ldr	r2, [r7, #16]
 80020ee:	4013      	ands	r3, r2
 80020f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d003      	beq.n	8002106 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	4313      	orrs	r3, r2
 8002104:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002106:	4a25      	ldr	r2, [pc, #148]	; (800219c <HAL_GPIO_Init+0x2f0>)
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800210c:	4b23      	ldr	r3, [pc, #140]	; (800219c <HAL_GPIO_Init+0x2f0>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	43db      	mvns	r3, r3
 8002116:	693a      	ldr	r2, [r7, #16]
 8002118:	4013      	ands	r3, r2
 800211a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002124:	2b00      	cmp	r3, #0
 8002126:	d003      	beq.n	8002130 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	4313      	orrs	r3, r2
 800212e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002130:	4a1a      	ldr	r2, [pc, #104]	; (800219c <HAL_GPIO_Init+0x2f0>)
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002136:	4b19      	ldr	r3, [pc, #100]	; (800219c <HAL_GPIO_Init+0x2f0>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	43db      	mvns	r3, r3
 8002140:	693a      	ldr	r2, [r7, #16]
 8002142:	4013      	ands	r3, r2
 8002144:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d003      	beq.n	800215a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002152:	693a      	ldr	r2, [r7, #16]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	4313      	orrs	r3, r2
 8002158:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800215a:	4a10      	ldr	r2, [pc, #64]	; (800219c <HAL_GPIO_Init+0x2f0>)
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	3301      	adds	r3, #1
 8002164:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	fa22 f303 	lsr.w	r3, r2, r3
 8002170:	2b00      	cmp	r3, #0
 8002172:	f47f aea3 	bne.w	8001ebc <HAL_GPIO_Init+0x10>
  }
}
 8002176:	bf00      	nop
 8002178:	bf00      	nop
 800217a:	371c      	adds	r7, #28
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr
 8002184:	40021000 	.word	0x40021000
 8002188:	40010000 	.word	0x40010000
 800218c:	48000400 	.word	0x48000400
 8002190:	48000800 	.word	0x48000800
 8002194:	48000c00 	.word	0x48000c00
 8002198:	48001000 	.word	0x48001000
 800219c:	40010400 	.word	0x40010400

080021a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
 80021a8:	460b      	mov	r3, r1
 80021aa:	807b      	strh	r3, [r7, #2]
 80021ac:	4613      	mov	r3, r2
 80021ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021b0:	787b      	ldrb	r3, [r7, #1]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d003      	beq.n	80021be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80021b6:	887a      	ldrh	r2, [r7, #2]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80021bc:	e002      	b.n	80021c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80021be:	887a      	ldrh	r2, [r7, #2]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80021d4:	4b04      	ldr	r3, [pc, #16]	; (80021e8 <HAL_PWREx_GetVoltageRange+0x18>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80021dc:	4618      	mov	r0, r3
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	40007000 	.word	0x40007000

080021ec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b085      	sub	sp, #20
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021fa:	d130      	bne.n	800225e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80021fc:	4b23      	ldr	r3, [pc, #140]	; (800228c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002204:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002208:	d038      	beq.n	800227c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800220a:	4b20      	ldr	r3, [pc, #128]	; (800228c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002212:	4a1e      	ldr	r2, [pc, #120]	; (800228c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002214:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002218:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800221a:	4b1d      	ldr	r3, [pc, #116]	; (8002290 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2232      	movs	r2, #50	; 0x32
 8002220:	fb02 f303 	mul.w	r3, r2, r3
 8002224:	4a1b      	ldr	r2, [pc, #108]	; (8002294 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002226:	fba2 2303 	umull	r2, r3, r2, r3
 800222a:	0c9b      	lsrs	r3, r3, #18
 800222c:	3301      	adds	r3, #1
 800222e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002230:	e002      	b.n	8002238 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	3b01      	subs	r3, #1
 8002236:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002238:	4b14      	ldr	r3, [pc, #80]	; (800228c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800223a:	695b      	ldr	r3, [r3, #20]
 800223c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002240:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002244:	d102      	bne.n	800224c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d1f2      	bne.n	8002232 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800224c:	4b0f      	ldr	r3, [pc, #60]	; (800228c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800224e:	695b      	ldr	r3, [r3, #20]
 8002250:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002254:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002258:	d110      	bne.n	800227c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e00f      	b.n	800227e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800225e:	4b0b      	ldr	r3, [pc, #44]	; (800228c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002266:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800226a:	d007      	beq.n	800227c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800226c:	4b07      	ldr	r3, [pc, #28]	; (800228c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002274:	4a05      	ldr	r2, [pc, #20]	; (800228c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002276:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800227a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	3714      	adds	r7, #20
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	40007000 	.word	0x40007000
 8002290:	20000000 	.word	0x20000000
 8002294:	431bde83 	.word	0x431bde83

08002298 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b088      	sub	sp, #32
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d102      	bne.n	80022ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	f000 bc02 	b.w	8002ab0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022ac:	4b96      	ldr	r3, [pc, #600]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f003 030c 	and.w	r3, r3, #12
 80022b4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022b6:	4b94      	ldr	r3, [pc, #592]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 80022b8:	68db      	ldr	r3, [r3, #12]
 80022ba:	f003 0303 	and.w	r3, r3, #3
 80022be:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0310 	and.w	r3, r3, #16
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	f000 80e4 	beq.w	8002496 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022ce:	69bb      	ldr	r3, [r7, #24]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d007      	beq.n	80022e4 <HAL_RCC_OscConfig+0x4c>
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	2b0c      	cmp	r3, #12
 80022d8:	f040 808b 	bne.w	80023f2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	f040 8087 	bne.w	80023f2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022e4:	4b88      	ldr	r3, [pc, #544]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0302 	and.w	r3, r3, #2
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d005      	beq.n	80022fc <HAL_RCC_OscConfig+0x64>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d101      	bne.n	80022fc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e3d9      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a1a      	ldr	r2, [r3, #32]
 8002300:	4b81      	ldr	r3, [pc, #516]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0308 	and.w	r3, r3, #8
 8002308:	2b00      	cmp	r3, #0
 800230a:	d004      	beq.n	8002316 <HAL_RCC_OscConfig+0x7e>
 800230c:	4b7e      	ldr	r3, [pc, #504]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002314:	e005      	b.n	8002322 <HAL_RCC_OscConfig+0x8a>
 8002316:	4b7c      	ldr	r3, [pc, #496]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002318:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800231c:	091b      	lsrs	r3, r3, #4
 800231e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002322:	4293      	cmp	r3, r2
 8002324:	d223      	bcs.n	800236e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a1b      	ldr	r3, [r3, #32]
 800232a:	4618      	mov	r0, r3
 800232c:	f000 fd8c 	bl	8002e48 <RCC_SetFlashLatencyFromMSIRange>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e3ba      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800233a:	4b73      	ldr	r3, [pc, #460]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a72      	ldr	r2, [pc, #456]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002340:	f043 0308 	orr.w	r3, r3, #8
 8002344:	6013      	str	r3, [r2, #0]
 8002346:	4b70      	ldr	r3, [pc, #448]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6a1b      	ldr	r3, [r3, #32]
 8002352:	496d      	ldr	r1, [pc, #436]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002354:	4313      	orrs	r3, r2
 8002356:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002358:	4b6b      	ldr	r3, [pc, #428]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	69db      	ldr	r3, [r3, #28]
 8002364:	021b      	lsls	r3, r3, #8
 8002366:	4968      	ldr	r1, [pc, #416]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002368:	4313      	orrs	r3, r2
 800236a:	604b      	str	r3, [r1, #4]
 800236c:	e025      	b.n	80023ba <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800236e:	4b66      	ldr	r3, [pc, #408]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a65      	ldr	r2, [pc, #404]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002374:	f043 0308 	orr.w	r3, r3, #8
 8002378:	6013      	str	r3, [r2, #0]
 800237a:	4b63      	ldr	r3, [pc, #396]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a1b      	ldr	r3, [r3, #32]
 8002386:	4960      	ldr	r1, [pc, #384]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002388:	4313      	orrs	r3, r2
 800238a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800238c:	4b5e      	ldr	r3, [pc, #376]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	69db      	ldr	r3, [r3, #28]
 8002398:	021b      	lsls	r3, r3, #8
 800239a:	495b      	ldr	r1, [pc, #364]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 800239c:	4313      	orrs	r3, r2
 800239e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023a0:	69bb      	ldr	r3, [r7, #24]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d109      	bne.n	80023ba <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a1b      	ldr	r3, [r3, #32]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f000 fd4c 	bl	8002e48 <RCC_SetFlashLatencyFromMSIRange>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e37a      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023ba:	f000 fc81 	bl	8002cc0 <HAL_RCC_GetSysClockFreq>
 80023be:	4602      	mov	r2, r0
 80023c0:	4b51      	ldr	r3, [pc, #324]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	091b      	lsrs	r3, r3, #4
 80023c6:	f003 030f 	and.w	r3, r3, #15
 80023ca:	4950      	ldr	r1, [pc, #320]	; (800250c <HAL_RCC_OscConfig+0x274>)
 80023cc:	5ccb      	ldrb	r3, [r1, r3]
 80023ce:	f003 031f 	and.w	r3, r3, #31
 80023d2:	fa22 f303 	lsr.w	r3, r2, r3
 80023d6:	4a4e      	ldr	r2, [pc, #312]	; (8002510 <HAL_RCC_OscConfig+0x278>)
 80023d8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80023da:	4b4e      	ldr	r3, [pc, #312]	; (8002514 <HAL_RCC_OscConfig+0x27c>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff fbfe 	bl	8001be0 <HAL_InitTick>
 80023e4:	4603      	mov	r3, r0
 80023e6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80023e8:	7bfb      	ldrb	r3, [r7, #15]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d052      	beq.n	8002494 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80023ee:	7bfb      	ldrb	r3, [r7, #15]
 80023f0:	e35e      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	699b      	ldr	r3, [r3, #24]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d032      	beq.n	8002460 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80023fa:	4b43      	ldr	r3, [pc, #268]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a42      	ldr	r2, [pc, #264]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002400:	f043 0301 	orr.w	r3, r3, #1
 8002404:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002406:	f7ff fc3b 	bl	8001c80 <HAL_GetTick>
 800240a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800240c:	e008      	b.n	8002420 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800240e:	f7ff fc37 	bl	8001c80 <HAL_GetTick>
 8002412:	4602      	mov	r2, r0
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	2b02      	cmp	r3, #2
 800241a:	d901      	bls.n	8002420 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800241c:	2303      	movs	r3, #3
 800241e:	e347      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002420:	4b39      	ldr	r3, [pc, #228]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0302 	and.w	r3, r3, #2
 8002428:	2b00      	cmp	r3, #0
 800242a:	d0f0      	beq.n	800240e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800242c:	4b36      	ldr	r3, [pc, #216]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a35      	ldr	r2, [pc, #212]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002432:	f043 0308 	orr.w	r3, r3, #8
 8002436:	6013      	str	r3, [r2, #0]
 8002438:	4b33      	ldr	r3, [pc, #204]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a1b      	ldr	r3, [r3, #32]
 8002444:	4930      	ldr	r1, [pc, #192]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002446:	4313      	orrs	r3, r2
 8002448:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800244a:	4b2f      	ldr	r3, [pc, #188]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	69db      	ldr	r3, [r3, #28]
 8002456:	021b      	lsls	r3, r3, #8
 8002458:	492b      	ldr	r1, [pc, #172]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 800245a:	4313      	orrs	r3, r2
 800245c:	604b      	str	r3, [r1, #4]
 800245e:	e01a      	b.n	8002496 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002460:	4b29      	ldr	r3, [pc, #164]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a28      	ldr	r2, [pc, #160]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002466:	f023 0301 	bic.w	r3, r3, #1
 800246a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800246c:	f7ff fc08 	bl	8001c80 <HAL_GetTick>
 8002470:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002472:	e008      	b.n	8002486 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002474:	f7ff fc04 	bl	8001c80 <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b02      	cmp	r3, #2
 8002480:	d901      	bls.n	8002486 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e314      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002486:	4b20      	ldr	r3, [pc, #128]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	2b00      	cmp	r3, #0
 8002490:	d1f0      	bne.n	8002474 <HAL_RCC_OscConfig+0x1dc>
 8002492:	e000      	b.n	8002496 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002494:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0301 	and.w	r3, r3, #1
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d073      	beq.n	800258a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	2b08      	cmp	r3, #8
 80024a6:	d005      	beq.n	80024b4 <HAL_RCC_OscConfig+0x21c>
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	2b0c      	cmp	r3, #12
 80024ac:	d10e      	bne.n	80024cc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	2b03      	cmp	r3, #3
 80024b2:	d10b      	bne.n	80024cc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024b4:	4b14      	ldr	r3, [pc, #80]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d063      	beq.n	8002588 <HAL_RCC_OscConfig+0x2f0>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d15f      	bne.n	8002588 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	e2f1      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024d4:	d106      	bne.n	80024e4 <HAL_RCC_OscConfig+0x24c>
 80024d6:	4b0c      	ldr	r3, [pc, #48]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a0b      	ldr	r2, [pc, #44]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 80024dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024e0:	6013      	str	r3, [r2, #0]
 80024e2:	e025      	b.n	8002530 <HAL_RCC_OscConfig+0x298>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024ec:	d114      	bne.n	8002518 <HAL_RCC_OscConfig+0x280>
 80024ee:	4b06      	ldr	r3, [pc, #24]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a05      	ldr	r2, [pc, #20]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 80024f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024f8:	6013      	str	r3, [r2, #0]
 80024fa:	4b03      	ldr	r3, [pc, #12]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a02      	ldr	r2, [pc, #8]	; (8002508 <HAL_RCC_OscConfig+0x270>)
 8002500:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002504:	6013      	str	r3, [r2, #0]
 8002506:	e013      	b.n	8002530 <HAL_RCC_OscConfig+0x298>
 8002508:	40021000 	.word	0x40021000
 800250c:	080075c8 	.word	0x080075c8
 8002510:	20000000 	.word	0x20000000
 8002514:	20000004 	.word	0x20000004
 8002518:	4ba0      	ldr	r3, [pc, #640]	; (800279c <HAL_RCC_OscConfig+0x504>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a9f      	ldr	r2, [pc, #636]	; (800279c <HAL_RCC_OscConfig+0x504>)
 800251e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002522:	6013      	str	r3, [r2, #0]
 8002524:	4b9d      	ldr	r3, [pc, #628]	; (800279c <HAL_RCC_OscConfig+0x504>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a9c      	ldr	r2, [pc, #624]	; (800279c <HAL_RCC_OscConfig+0x504>)
 800252a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800252e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d013      	beq.n	8002560 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002538:	f7ff fba2 	bl	8001c80 <HAL_GetTick>
 800253c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800253e:	e008      	b.n	8002552 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002540:	f7ff fb9e 	bl	8001c80 <HAL_GetTick>
 8002544:	4602      	mov	r2, r0
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	2b64      	cmp	r3, #100	; 0x64
 800254c:	d901      	bls.n	8002552 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e2ae      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002552:	4b92      	ldr	r3, [pc, #584]	; (800279c <HAL_RCC_OscConfig+0x504>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d0f0      	beq.n	8002540 <HAL_RCC_OscConfig+0x2a8>
 800255e:	e014      	b.n	800258a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002560:	f7ff fb8e 	bl	8001c80 <HAL_GetTick>
 8002564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002566:	e008      	b.n	800257a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002568:	f7ff fb8a 	bl	8001c80 <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b64      	cmp	r3, #100	; 0x64
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e29a      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800257a:	4b88      	ldr	r3, [pc, #544]	; (800279c <HAL_RCC_OscConfig+0x504>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d1f0      	bne.n	8002568 <HAL_RCC_OscConfig+0x2d0>
 8002586:	e000      	b.n	800258a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002588:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	2b00      	cmp	r3, #0
 8002594:	d060      	beq.n	8002658 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	2b04      	cmp	r3, #4
 800259a:	d005      	beq.n	80025a8 <HAL_RCC_OscConfig+0x310>
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	2b0c      	cmp	r3, #12
 80025a0:	d119      	bne.n	80025d6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d116      	bne.n	80025d6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025a8:	4b7c      	ldr	r3, [pc, #496]	; (800279c <HAL_RCC_OscConfig+0x504>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d005      	beq.n	80025c0 <HAL_RCC_OscConfig+0x328>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d101      	bne.n	80025c0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	e277      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025c0:	4b76      	ldr	r3, [pc, #472]	; (800279c <HAL_RCC_OscConfig+0x504>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	691b      	ldr	r3, [r3, #16]
 80025cc:	061b      	lsls	r3, r3, #24
 80025ce:	4973      	ldr	r1, [pc, #460]	; (800279c <HAL_RCC_OscConfig+0x504>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025d4:	e040      	b.n	8002658 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d023      	beq.n	8002626 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025de:	4b6f      	ldr	r3, [pc, #444]	; (800279c <HAL_RCC_OscConfig+0x504>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a6e      	ldr	r2, [pc, #440]	; (800279c <HAL_RCC_OscConfig+0x504>)
 80025e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ea:	f7ff fb49 	bl	8001c80 <HAL_GetTick>
 80025ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025f0:	e008      	b.n	8002604 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025f2:	f7ff fb45 	bl	8001c80 <HAL_GetTick>
 80025f6:	4602      	mov	r2, r0
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d901      	bls.n	8002604 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002600:	2303      	movs	r3, #3
 8002602:	e255      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002604:	4b65      	ldr	r3, [pc, #404]	; (800279c <HAL_RCC_OscConfig+0x504>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800260c:	2b00      	cmp	r3, #0
 800260e:	d0f0      	beq.n	80025f2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002610:	4b62      	ldr	r3, [pc, #392]	; (800279c <HAL_RCC_OscConfig+0x504>)
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	691b      	ldr	r3, [r3, #16]
 800261c:	061b      	lsls	r3, r3, #24
 800261e:	495f      	ldr	r1, [pc, #380]	; (800279c <HAL_RCC_OscConfig+0x504>)
 8002620:	4313      	orrs	r3, r2
 8002622:	604b      	str	r3, [r1, #4]
 8002624:	e018      	b.n	8002658 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002626:	4b5d      	ldr	r3, [pc, #372]	; (800279c <HAL_RCC_OscConfig+0x504>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a5c      	ldr	r2, [pc, #368]	; (800279c <HAL_RCC_OscConfig+0x504>)
 800262c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002630:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002632:	f7ff fb25 	bl	8001c80 <HAL_GetTick>
 8002636:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002638:	e008      	b.n	800264c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800263a:	f7ff fb21 	bl	8001c80 <HAL_GetTick>
 800263e:	4602      	mov	r2, r0
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	2b02      	cmp	r3, #2
 8002646:	d901      	bls.n	800264c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e231      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800264c:	4b53      	ldr	r3, [pc, #332]	; (800279c <HAL_RCC_OscConfig+0x504>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002654:	2b00      	cmp	r3, #0
 8002656:	d1f0      	bne.n	800263a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 0308 	and.w	r3, r3, #8
 8002660:	2b00      	cmp	r3, #0
 8002662:	d03c      	beq.n	80026de <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	695b      	ldr	r3, [r3, #20]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d01c      	beq.n	80026a6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800266c:	4b4b      	ldr	r3, [pc, #300]	; (800279c <HAL_RCC_OscConfig+0x504>)
 800266e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002672:	4a4a      	ldr	r2, [pc, #296]	; (800279c <HAL_RCC_OscConfig+0x504>)
 8002674:	f043 0301 	orr.w	r3, r3, #1
 8002678:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800267c:	f7ff fb00 	bl	8001c80 <HAL_GetTick>
 8002680:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002682:	e008      	b.n	8002696 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002684:	f7ff fafc 	bl	8001c80 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	2b02      	cmp	r3, #2
 8002690:	d901      	bls.n	8002696 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e20c      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002696:	4b41      	ldr	r3, [pc, #260]	; (800279c <HAL_RCC_OscConfig+0x504>)
 8002698:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800269c:	f003 0302 	and.w	r3, r3, #2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d0ef      	beq.n	8002684 <HAL_RCC_OscConfig+0x3ec>
 80026a4:	e01b      	b.n	80026de <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026a6:	4b3d      	ldr	r3, [pc, #244]	; (800279c <HAL_RCC_OscConfig+0x504>)
 80026a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026ac:	4a3b      	ldr	r2, [pc, #236]	; (800279c <HAL_RCC_OscConfig+0x504>)
 80026ae:	f023 0301 	bic.w	r3, r3, #1
 80026b2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026b6:	f7ff fae3 	bl	8001c80 <HAL_GetTick>
 80026ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026bc:	e008      	b.n	80026d0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026be:	f7ff fadf 	bl	8001c80 <HAL_GetTick>
 80026c2:	4602      	mov	r2, r0
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d901      	bls.n	80026d0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	e1ef      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026d0:	4b32      	ldr	r3, [pc, #200]	; (800279c <HAL_RCC_OscConfig+0x504>)
 80026d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d1ef      	bne.n	80026be <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0304 	and.w	r3, r3, #4
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	f000 80a6 	beq.w	8002838 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026ec:	2300      	movs	r3, #0
 80026ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80026f0:	4b2a      	ldr	r3, [pc, #168]	; (800279c <HAL_RCC_OscConfig+0x504>)
 80026f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d10d      	bne.n	8002718 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026fc:	4b27      	ldr	r3, [pc, #156]	; (800279c <HAL_RCC_OscConfig+0x504>)
 80026fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002700:	4a26      	ldr	r2, [pc, #152]	; (800279c <HAL_RCC_OscConfig+0x504>)
 8002702:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002706:	6593      	str	r3, [r2, #88]	; 0x58
 8002708:	4b24      	ldr	r3, [pc, #144]	; (800279c <HAL_RCC_OscConfig+0x504>)
 800270a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800270c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002710:	60bb      	str	r3, [r7, #8]
 8002712:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002714:	2301      	movs	r3, #1
 8002716:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002718:	4b21      	ldr	r3, [pc, #132]	; (80027a0 <HAL_RCC_OscConfig+0x508>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002720:	2b00      	cmp	r3, #0
 8002722:	d118      	bne.n	8002756 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002724:	4b1e      	ldr	r3, [pc, #120]	; (80027a0 <HAL_RCC_OscConfig+0x508>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a1d      	ldr	r2, [pc, #116]	; (80027a0 <HAL_RCC_OscConfig+0x508>)
 800272a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800272e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002730:	f7ff faa6 	bl	8001c80 <HAL_GetTick>
 8002734:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002736:	e008      	b.n	800274a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002738:	f7ff faa2 	bl	8001c80 <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	2b02      	cmp	r3, #2
 8002744:	d901      	bls.n	800274a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e1b2      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800274a:	4b15      	ldr	r3, [pc, #84]	; (80027a0 <HAL_RCC_OscConfig+0x508>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002752:	2b00      	cmp	r3, #0
 8002754:	d0f0      	beq.n	8002738 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d108      	bne.n	8002770 <HAL_RCC_OscConfig+0x4d8>
 800275e:	4b0f      	ldr	r3, [pc, #60]	; (800279c <HAL_RCC_OscConfig+0x504>)
 8002760:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002764:	4a0d      	ldr	r2, [pc, #52]	; (800279c <HAL_RCC_OscConfig+0x504>)
 8002766:	f043 0301 	orr.w	r3, r3, #1
 800276a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800276e:	e029      	b.n	80027c4 <HAL_RCC_OscConfig+0x52c>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	2b05      	cmp	r3, #5
 8002776:	d115      	bne.n	80027a4 <HAL_RCC_OscConfig+0x50c>
 8002778:	4b08      	ldr	r3, [pc, #32]	; (800279c <HAL_RCC_OscConfig+0x504>)
 800277a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800277e:	4a07      	ldr	r2, [pc, #28]	; (800279c <HAL_RCC_OscConfig+0x504>)
 8002780:	f043 0304 	orr.w	r3, r3, #4
 8002784:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002788:	4b04      	ldr	r3, [pc, #16]	; (800279c <HAL_RCC_OscConfig+0x504>)
 800278a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800278e:	4a03      	ldr	r2, [pc, #12]	; (800279c <HAL_RCC_OscConfig+0x504>)
 8002790:	f043 0301 	orr.w	r3, r3, #1
 8002794:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002798:	e014      	b.n	80027c4 <HAL_RCC_OscConfig+0x52c>
 800279a:	bf00      	nop
 800279c:	40021000 	.word	0x40021000
 80027a0:	40007000 	.word	0x40007000
 80027a4:	4b9a      	ldr	r3, [pc, #616]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 80027a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027aa:	4a99      	ldr	r2, [pc, #612]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 80027ac:	f023 0301 	bic.w	r3, r3, #1
 80027b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80027b4:	4b96      	ldr	r3, [pc, #600]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 80027b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027ba:	4a95      	ldr	r2, [pc, #596]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 80027bc:	f023 0304 	bic.w	r3, r3, #4
 80027c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d016      	beq.n	80027fa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027cc:	f7ff fa58 	bl	8001c80 <HAL_GetTick>
 80027d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027d2:	e00a      	b.n	80027ea <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027d4:	f7ff fa54 	bl	8001c80 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	f241 3288 	movw	r2, #5000	; 0x1388
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e162      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027ea:	4b89      	ldr	r3, [pc, #548]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 80027ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027f0:	f003 0302 	and.w	r3, r3, #2
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d0ed      	beq.n	80027d4 <HAL_RCC_OscConfig+0x53c>
 80027f8:	e015      	b.n	8002826 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027fa:	f7ff fa41 	bl	8001c80 <HAL_GetTick>
 80027fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002800:	e00a      	b.n	8002818 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002802:	f7ff fa3d 	bl	8001c80 <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002810:	4293      	cmp	r3, r2
 8002812:	d901      	bls.n	8002818 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002814:	2303      	movs	r3, #3
 8002816:	e14b      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002818:	4b7d      	ldr	r3, [pc, #500]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 800281a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800281e:	f003 0302 	and.w	r3, r3, #2
 8002822:	2b00      	cmp	r3, #0
 8002824:	d1ed      	bne.n	8002802 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002826:	7ffb      	ldrb	r3, [r7, #31]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d105      	bne.n	8002838 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800282c:	4b78      	ldr	r3, [pc, #480]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 800282e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002830:	4a77      	ldr	r2, [pc, #476]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 8002832:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002836:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0320 	and.w	r3, r3, #32
 8002840:	2b00      	cmp	r3, #0
 8002842:	d03c      	beq.n	80028be <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002848:	2b00      	cmp	r3, #0
 800284a:	d01c      	beq.n	8002886 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800284c:	4b70      	ldr	r3, [pc, #448]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 800284e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002852:	4a6f      	ldr	r2, [pc, #444]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 8002854:	f043 0301 	orr.w	r3, r3, #1
 8002858:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800285c:	f7ff fa10 	bl	8001c80 <HAL_GetTick>
 8002860:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002862:	e008      	b.n	8002876 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002864:	f7ff fa0c 	bl	8001c80 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b02      	cmp	r3, #2
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e11c      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002876:	4b66      	ldr	r3, [pc, #408]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 8002878:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800287c:	f003 0302 	and.w	r3, r3, #2
 8002880:	2b00      	cmp	r3, #0
 8002882:	d0ef      	beq.n	8002864 <HAL_RCC_OscConfig+0x5cc>
 8002884:	e01b      	b.n	80028be <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002886:	4b62      	ldr	r3, [pc, #392]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 8002888:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800288c:	4a60      	ldr	r2, [pc, #384]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 800288e:	f023 0301 	bic.w	r3, r3, #1
 8002892:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002896:	f7ff f9f3 	bl	8001c80 <HAL_GetTick>
 800289a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800289c:	e008      	b.n	80028b0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800289e:	f7ff f9ef 	bl	8001c80 <HAL_GetTick>
 80028a2:	4602      	mov	r2, r0
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d901      	bls.n	80028b0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e0ff      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80028b0:	4b57      	ldr	r3, [pc, #348]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 80028b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80028b6:	f003 0302 	and.w	r3, r3, #2
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d1ef      	bne.n	800289e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	f000 80f3 	beq.w	8002aae <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	f040 80c9 	bne.w	8002a64 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80028d2:	4b4f      	ldr	r3, [pc, #316]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	f003 0203 	and.w	r2, r3, #3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d12c      	bne.n	8002940 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f0:	3b01      	subs	r3, #1
 80028f2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d123      	bne.n	8002940 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002902:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002904:	429a      	cmp	r2, r3
 8002906:	d11b      	bne.n	8002940 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002912:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002914:	429a      	cmp	r2, r3
 8002916:	d113      	bne.n	8002940 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002922:	085b      	lsrs	r3, r3, #1
 8002924:	3b01      	subs	r3, #1
 8002926:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002928:	429a      	cmp	r2, r3
 800292a:	d109      	bne.n	8002940 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002936:	085b      	lsrs	r3, r3, #1
 8002938:	3b01      	subs	r3, #1
 800293a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800293c:	429a      	cmp	r2, r3
 800293e:	d06b      	beq.n	8002a18 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	2b0c      	cmp	r3, #12
 8002944:	d062      	beq.n	8002a0c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002946:	4b32      	ldr	r3, [pc, #200]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d001      	beq.n	8002956 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e0ac      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002956:	4b2e      	ldr	r3, [pc, #184]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a2d      	ldr	r2, [pc, #180]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 800295c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002960:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002962:	f7ff f98d 	bl	8001c80 <HAL_GetTick>
 8002966:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002968:	e008      	b.n	800297c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800296a:	f7ff f989 	bl	8001c80 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d901      	bls.n	800297c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e099      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800297c:	4b24      	ldr	r3, [pc, #144]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d1f0      	bne.n	800296a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002988:	4b21      	ldr	r3, [pc, #132]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 800298a:	68da      	ldr	r2, [r3, #12]
 800298c:	4b21      	ldr	r3, [pc, #132]	; (8002a14 <HAL_RCC_OscConfig+0x77c>)
 800298e:	4013      	ands	r3, r2
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002994:	687a      	ldr	r2, [r7, #4]
 8002996:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002998:	3a01      	subs	r2, #1
 800299a:	0112      	lsls	r2, r2, #4
 800299c:	4311      	orrs	r1, r2
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80029a2:	0212      	lsls	r2, r2, #8
 80029a4:	4311      	orrs	r1, r2
 80029a6:	687a      	ldr	r2, [r7, #4]
 80029a8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80029aa:	0852      	lsrs	r2, r2, #1
 80029ac:	3a01      	subs	r2, #1
 80029ae:	0552      	lsls	r2, r2, #21
 80029b0:	4311      	orrs	r1, r2
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80029b6:	0852      	lsrs	r2, r2, #1
 80029b8:	3a01      	subs	r2, #1
 80029ba:	0652      	lsls	r2, r2, #25
 80029bc:	4311      	orrs	r1, r2
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80029c2:	06d2      	lsls	r2, r2, #27
 80029c4:	430a      	orrs	r2, r1
 80029c6:	4912      	ldr	r1, [pc, #72]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80029cc:	4b10      	ldr	r3, [pc, #64]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a0f      	ldr	r2, [pc, #60]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 80029d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029d8:	4b0d      	ldr	r3, [pc, #52]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	4a0c      	ldr	r2, [pc, #48]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 80029de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80029e4:	f7ff f94c 	bl	8001c80 <HAL_GetTick>
 80029e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ec:	f7ff f948 	bl	8001c80 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e058      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029fe:	4b04      	ldr	r3, [pc, #16]	; (8002a10 <HAL_RCC_OscConfig+0x778>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d0f0      	beq.n	80029ec <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a0a:	e050      	b.n	8002aae <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e04f      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
 8002a10:	40021000 	.word	0x40021000
 8002a14:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a18:	4b27      	ldr	r3, [pc, #156]	; (8002ab8 <HAL_RCC_OscConfig+0x820>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d144      	bne.n	8002aae <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a24:	4b24      	ldr	r3, [pc, #144]	; (8002ab8 <HAL_RCC_OscConfig+0x820>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a23      	ldr	r2, [pc, #140]	; (8002ab8 <HAL_RCC_OscConfig+0x820>)
 8002a2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a2e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a30:	4b21      	ldr	r3, [pc, #132]	; (8002ab8 <HAL_RCC_OscConfig+0x820>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	4a20      	ldr	r2, [pc, #128]	; (8002ab8 <HAL_RCC_OscConfig+0x820>)
 8002a36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a3a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a3c:	f7ff f920 	bl	8001c80 <HAL_GetTick>
 8002a40:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a44:	f7ff f91c 	bl	8001c80 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e02c      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a56:	4b18      	ldr	r3, [pc, #96]	; (8002ab8 <HAL_RCC_OscConfig+0x820>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d0f0      	beq.n	8002a44 <HAL_RCC_OscConfig+0x7ac>
 8002a62:	e024      	b.n	8002aae <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a64:	69bb      	ldr	r3, [r7, #24]
 8002a66:	2b0c      	cmp	r3, #12
 8002a68:	d01f      	beq.n	8002aaa <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a6a:	4b13      	ldr	r3, [pc, #76]	; (8002ab8 <HAL_RCC_OscConfig+0x820>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a12      	ldr	r2, [pc, #72]	; (8002ab8 <HAL_RCC_OscConfig+0x820>)
 8002a70:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a76:	f7ff f903 	bl	8001c80 <HAL_GetTick>
 8002a7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a7c:	e008      	b.n	8002a90 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a7e:	f7ff f8ff 	bl	8001c80 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d901      	bls.n	8002a90 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	e00f      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a90:	4b09      	ldr	r3, [pc, #36]	; (8002ab8 <HAL_RCC_OscConfig+0x820>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d1f0      	bne.n	8002a7e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002a9c:	4b06      	ldr	r3, [pc, #24]	; (8002ab8 <HAL_RCC_OscConfig+0x820>)
 8002a9e:	68da      	ldr	r2, [r3, #12]
 8002aa0:	4905      	ldr	r1, [pc, #20]	; (8002ab8 <HAL_RCC_OscConfig+0x820>)
 8002aa2:	4b06      	ldr	r3, [pc, #24]	; (8002abc <HAL_RCC_OscConfig+0x824>)
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	60cb      	str	r3, [r1, #12]
 8002aa8:	e001      	b.n	8002aae <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e000      	b.n	8002ab0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8002aae:	2300      	movs	r3, #0
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3720      	adds	r7, #32
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	feeefffc 	.word	0xfeeefffc

08002ac0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d101      	bne.n	8002ad4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e0e7      	b.n	8002ca4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ad4:	4b75      	ldr	r3, [pc, #468]	; (8002cac <HAL_RCC_ClockConfig+0x1ec>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0307 	and.w	r3, r3, #7
 8002adc:	683a      	ldr	r2, [r7, #0]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d910      	bls.n	8002b04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ae2:	4b72      	ldr	r3, [pc, #456]	; (8002cac <HAL_RCC_ClockConfig+0x1ec>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f023 0207 	bic.w	r2, r3, #7
 8002aea:	4970      	ldr	r1, [pc, #448]	; (8002cac <HAL_RCC_ClockConfig+0x1ec>)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002af2:	4b6e      	ldr	r3, [pc, #440]	; (8002cac <HAL_RCC_ClockConfig+0x1ec>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0307 	and.w	r3, r3, #7
 8002afa:	683a      	ldr	r2, [r7, #0]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d001      	beq.n	8002b04 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e0cf      	b.n	8002ca4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0302 	and.w	r3, r3, #2
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d010      	beq.n	8002b32 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689a      	ldr	r2, [r3, #8]
 8002b14:	4b66      	ldr	r3, [pc, #408]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d908      	bls.n	8002b32 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b20:	4b63      	ldr	r3, [pc, #396]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	4960      	ldr	r1, [pc, #384]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d04c      	beq.n	8002bd8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	2b03      	cmp	r3, #3
 8002b44:	d107      	bne.n	8002b56 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b46:	4b5a      	ldr	r3, [pc, #360]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d121      	bne.n	8002b96 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e0a6      	b.n	8002ca4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d107      	bne.n	8002b6e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b5e:	4b54      	ldr	r3, [pc, #336]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d115      	bne.n	8002b96 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e09a      	b.n	8002ca4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d107      	bne.n	8002b86 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b76:	4b4e      	ldr	r3, [pc, #312]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0302 	and.w	r3, r3, #2
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d109      	bne.n	8002b96 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e08e      	b.n	8002ca4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b86:	4b4a      	ldr	r3, [pc, #296]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d101      	bne.n	8002b96 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e086      	b.n	8002ca4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b96:	4b46      	ldr	r3, [pc, #280]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f023 0203 	bic.w	r2, r3, #3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	4943      	ldr	r1, [pc, #268]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ba8:	f7ff f86a 	bl	8001c80 <HAL_GetTick>
 8002bac:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bae:	e00a      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bb0:	f7ff f866 	bl	8001c80 <HAL_GetTick>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d901      	bls.n	8002bc6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e06e      	b.n	8002ca4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bc6:	4b3a      	ldr	r3, [pc, #232]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f003 020c 	and.w	r2, r3, #12
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d1eb      	bne.n	8002bb0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0302 	and.w	r3, r3, #2
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d010      	beq.n	8002c06 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	4b31      	ldr	r3, [pc, #196]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d208      	bcs.n	8002c06 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bf4:	4b2e      	ldr	r3, [pc, #184]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	492b      	ldr	r1, [pc, #172]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002c02:	4313      	orrs	r3, r2
 8002c04:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c06:	4b29      	ldr	r3, [pc, #164]	; (8002cac <HAL_RCC_ClockConfig+0x1ec>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0307 	and.w	r3, r3, #7
 8002c0e:	683a      	ldr	r2, [r7, #0]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d210      	bcs.n	8002c36 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c14:	4b25      	ldr	r3, [pc, #148]	; (8002cac <HAL_RCC_ClockConfig+0x1ec>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f023 0207 	bic.w	r2, r3, #7
 8002c1c:	4923      	ldr	r1, [pc, #140]	; (8002cac <HAL_RCC_ClockConfig+0x1ec>)
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c24:	4b21      	ldr	r3, [pc, #132]	; (8002cac <HAL_RCC_ClockConfig+0x1ec>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0307 	and.w	r3, r3, #7
 8002c2c:	683a      	ldr	r2, [r7, #0]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d001      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e036      	b.n	8002ca4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0304 	and.w	r3, r3, #4
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d008      	beq.n	8002c54 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c42:	4b1b      	ldr	r3, [pc, #108]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	4918      	ldr	r1, [pc, #96]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0308 	and.w	r3, r3, #8
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d009      	beq.n	8002c74 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c60:	4b13      	ldr	r3, [pc, #76]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	00db      	lsls	r3, r3, #3
 8002c6e:	4910      	ldr	r1, [pc, #64]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002c70:	4313      	orrs	r3, r2
 8002c72:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c74:	f000 f824 	bl	8002cc0 <HAL_RCC_GetSysClockFreq>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	4b0d      	ldr	r3, [pc, #52]	; (8002cb0 <HAL_RCC_ClockConfig+0x1f0>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	091b      	lsrs	r3, r3, #4
 8002c80:	f003 030f 	and.w	r3, r3, #15
 8002c84:	490b      	ldr	r1, [pc, #44]	; (8002cb4 <HAL_RCC_ClockConfig+0x1f4>)
 8002c86:	5ccb      	ldrb	r3, [r1, r3]
 8002c88:	f003 031f 	and.w	r3, r3, #31
 8002c8c:	fa22 f303 	lsr.w	r3, r2, r3
 8002c90:	4a09      	ldr	r2, [pc, #36]	; (8002cb8 <HAL_RCC_ClockConfig+0x1f8>)
 8002c92:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002c94:	4b09      	ldr	r3, [pc, #36]	; (8002cbc <HAL_RCC_ClockConfig+0x1fc>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7fe ffa1 	bl	8001be0 <HAL_InitTick>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	72fb      	strb	r3, [r7, #11]

  return status;
 8002ca2:	7afb      	ldrb	r3, [r7, #11]
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3710      	adds	r7, #16
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40022000 	.word	0x40022000
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	080075c8 	.word	0x080075c8
 8002cb8:	20000000 	.word	0x20000000
 8002cbc:	20000004 	.word	0x20000004

08002cc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b089      	sub	sp, #36	; 0x24
 8002cc4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	61fb      	str	r3, [r7, #28]
 8002cca:	2300      	movs	r3, #0
 8002ccc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cce:	4b3e      	ldr	r3, [pc, #248]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f003 030c 	and.w	r3, r3, #12
 8002cd6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cd8:	4b3b      	ldr	r3, [pc, #236]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	f003 0303 	and.w	r3, r3, #3
 8002ce0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d005      	beq.n	8002cf4 <HAL_RCC_GetSysClockFreq+0x34>
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	2b0c      	cmp	r3, #12
 8002cec:	d121      	bne.n	8002d32 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d11e      	bne.n	8002d32 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002cf4:	4b34      	ldr	r3, [pc, #208]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0308 	and.w	r3, r3, #8
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d107      	bne.n	8002d10 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d00:	4b31      	ldr	r3, [pc, #196]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d06:	0a1b      	lsrs	r3, r3, #8
 8002d08:	f003 030f 	and.w	r3, r3, #15
 8002d0c:	61fb      	str	r3, [r7, #28]
 8002d0e:	e005      	b.n	8002d1c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d10:	4b2d      	ldr	r3, [pc, #180]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	091b      	lsrs	r3, r3, #4
 8002d16:	f003 030f 	and.w	r3, r3, #15
 8002d1a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002d1c:	4a2b      	ldr	r2, [pc, #172]	; (8002dcc <HAL_RCC_GetSysClockFreq+0x10c>)
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d24:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d10d      	bne.n	8002d48 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d30:	e00a      	b.n	8002d48 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	2b04      	cmp	r3, #4
 8002d36:	d102      	bne.n	8002d3e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d38:	4b25      	ldr	r3, [pc, #148]	; (8002dd0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d3a:	61bb      	str	r3, [r7, #24]
 8002d3c:	e004      	b.n	8002d48 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	2b08      	cmp	r3, #8
 8002d42:	d101      	bne.n	8002d48 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d44:	4b23      	ldr	r3, [pc, #140]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d46:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	2b0c      	cmp	r3, #12
 8002d4c:	d134      	bne.n	8002db8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d4e:	4b1e      	ldr	r3, [pc, #120]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	f003 0303 	and.w	r3, r3, #3
 8002d56:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d003      	beq.n	8002d66 <HAL_RCC_GetSysClockFreq+0xa6>
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	2b03      	cmp	r3, #3
 8002d62:	d003      	beq.n	8002d6c <HAL_RCC_GetSysClockFreq+0xac>
 8002d64:	e005      	b.n	8002d72 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002d66:	4b1a      	ldr	r3, [pc, #104]	; (8002dd0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d68:	617b      	str	r3, [r7, #20]
      break;
 8002d6a:	e005      	b.n	8002d78 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002d6c:	4b19      	ldr	r3, [pc, #100]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d6e:	617b      	str	r3, [r7, #20]
      break;
 8002d70:	e002      	b.n	8002d78 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	617b      	str	r3, [r7, #20]
      break;
 8002d76:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d78:	4b13      	ldr	r3, [pc, #76]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	091b      	lsrs	r3, r3, #4
 8002d7e:	f003 0307 	and.w	r3, r3, #7
 8002d82:	3301      	adds	r3, #1
 8002d84:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002d86:	4b10      	ldr	r3, [pc, #64]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	0a1b      	lsrs	r3, r3, #8
 8002d8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002d90:	697a      	ldr	r2, [r7, #20]
 8002d92:	fb03 f202 	mul.w	r2, r3, r2
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d9c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d9e:	4b0a      	ldr	r3, [pc, #40]	; (8002dc8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	0e5b      	lsrs	r3, r3, #25
 8002da4:	f003 0303 	and.w	r3, r3, #3
 8002da8:	3301      	adds	r3, #1
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002dae:	697a      	ldr	r2, [r7, #20]
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002db6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002db8:	69bb      	ldr	r3, [r7, #24]
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3724      	adds	r7, #36	; 0x24
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	40021000 	.word	0x40021000
 8002dcc:	080075e0 	.word	0x080075e0
 8002dd0:	00f42400 	.word	0x00f42400
 8002dd4:	007a1200 	.word	0x007a1200

08002dd8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ddc:	4b03      	ldr	r3, [pc, #12]	; (8002dec <HAL_RCC_GetHCLKFreq+0x14>)
 8002dde:	681b      	ldr	r3, [r3, #0]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop
 8002dec:	20000000 	.word	0x20000000

08002df0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002df4:	f7ff fff0 	bl	8002dd8 <HAL_RCC_GetHCLKFreq>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	4b06      	ldr	r3, [pc, #24]	; (8002e14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	0a1b      	lsrs	r3, r3, #8
 8002e00:	f003 0307 	and.w	r3, r3, #7
 8002e04:	4904      	ldr	r1, [pc, #16]	; (8002e18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e06:	5ccb      	ldrb	r3, [r1, r3]
 8002e08:	f003 031f 	and.w	r3, r3, #31
 8002e0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	40021000 	.word	0x40021000
 8002e18:	080075d8 	.word	0x080075d8

08002e1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002e20:	f7ff ffda 	bl	8002dd8 <HAL_RCC_GetHCLKFreq>
 8002e24:	4602      	mov	r2, r0
 8002e26:	4b06      	ldr	r3, [pc, #24]	; (8002e40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	0adb      	lsrs	r3, r3, #11
 8002e2c:	f003 0307 	and.w	r3, r3, #7
 8002e30:	4904      	ldr	r1, [pc, #16]	; (8002e44 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002e32:	5ccb      	ldrb	r3, [r1, r3]
 8002e34:	f003 031f 	and.w	r3, r3, #31
 8002e38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	40021000 	.word	0x40021000
 8002e44:	080075d8 	.word	0x080075d8

08002e48 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b086      	sub	sp, #24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002e50:	2300      	movs	r3, #0
 8002e52:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002e54:	4b2a      	ldr	r3, [pc, #168]	; (8002f00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d003      	beq.n	8002e68 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002e60:	f7ff f9b6 	bl	80021d0 <HAL_PWREx_GetVoltageRange>
 8002e64:	6178      	str	r0, [r7, #20]
 8002e66:	e014      	b.n	8002e92 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e68:	4b25      	ldr	r3, [pc, #148]	; (8002f00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e6c:	4a24      	ldr	r2, [pc, #144]	; (8002f00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e72:	6593      	str	r3, [r2, #88]	; 0x58
 8002e74:	4b22      	ldr	r3, [pc, #136]	; (8002f00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e7c:	60fb      	str	r3, [r7, #12]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002e80:	f7ff f9a6 	bl	80021d0 <HAL_PWREx_GetVoltageRange>
 8002e84:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002e86:	4b1e      	ldr	r3, [pc, #120]	; (8002f00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e8a:	4a1d      	ldr	r2, [pc, #116]	; (8002f00 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002e8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e90:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e98:	d10b      	bne.n	8002eb2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2b80      	cmp	r3, #128	; 0x80
 8002e9e:	d919      	bls.n	8002ed4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2ba0      	cmp	r3, #160	; 0xa0
 8002ea4:	d902      	bls.n	8002eac <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	613b      	str	r3, [r7, #16]
 8002eaa:	e013      	b.n	8002ed4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002eac:	2301      	movs	r3, #1
 8002eae:	613b      	str	r3, [r7, #16]
 8002eb0:	e010      	b.n	8002ed4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2b80      	cmp	r3, #128	; 0x80
 8002eb6:	d902      	bls.n	8002ebe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002eb8:	2303      	movs	r3, #3
 8002eba:	613b      	str	r3, [r7, #16]
 8002ebc:	e00a      	b.n	8002ed4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2b80      	cmp	r3, #128	; 0x80
 8002ec2:	d102      	bne.n	8002eca <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ec4:	2302      	movs	r3, #2
 8002ec6:	613b      	str	r3, [r7, #16]
 8002ec8:	e004      	b.n	8002ed4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b70      	cmp	r3, #112	; 0x70
 8002ece:	d101      	bne.n	8002ed4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002ed4:	4b0b      	ldr	r3, [pc, #44]	; (8002f04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f023 0207 	bic.w	r2, r3, #7
 8002edc:	4909      	ldr	r1, [pc, #36]	; (8002f04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ee4:	4b07      	ldr	r3, [pc, #28]	; (8002f04 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0307 	and.w	r3, r3, #7
 8002eec:	693a      	ldr	r2, [r7, #16]
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d001      	beq.n	8002ef6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e000      	b.n	8002ef8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3718      	adds	r7, #24
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40021000 	.word	0x40021000
 8002f04:	40022000 	.word	0x40022000

08002f08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b086      	sub	sp, #24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002f10:	2300      	movs	r3, #0
 8002f12:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002f14:	2300      	movs	r3, #0
 8002f16:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d031      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f28:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002f2c:	d01a      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002f2e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002f32:	d814      	bhi.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d009      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002f38:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002f3c:	d10f      	bne.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002f3e:	4b5d      	ldr	r3, [pc, #372]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	4a5c      	ldr	r2, [pc, #368]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f48:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f4a:	e00c      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	3304      	adds	r3, #4
 8002f50:	2100      	movs	r1, #0
 8002f52:	4618      	mov	r0, r3
 8002f54:	f000 fa22 	bl	800339c <RCCEx_PLLSAI1_Config>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002f5c:	e003      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	74fb      	strb	r3, [r7, #19]
      break;
 8002f62:	e000      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002f64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f66:	7cfb      	ldrb	r3, [r7, #19]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d10b      	bne.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f6c:	4b51      	ldr	r3, [pc, #324]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f72:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7a:	494e      	ldr	r1, [pc, #312]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002f82:	e001      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f84:	7cfb      	ldrb	r3, [r7, #19]
 8002f86:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	f000 809e 	beq.w	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f96:	2300      	movs	r3, #0
 8002f98:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f9a:	4b46      	ldr	r3, [pc, #280]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e000      	b.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002faa:	2300      	movs	r3, #0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d00d      	beq.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fb0:	4b40      	ldr	r3, [pc, #256]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002fb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fb4:	4a3f      	ldr	r2, [pc, #252]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002fb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fba:	6593      	str	r3, [r2, #88]	; 0x58
 8002fbc:	4b3d      	ldr	r3, [pc, #244]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002fbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fc4:	60bb      	str	r3, [r7, #8]
 8002fc6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fcc:	4b3a      	ldr	r3, [pc, #232]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a39      	ldr	r2, [pc, #228]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002fd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fd6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002fd8:	f7fe fe52 	bl	8001c80 <HAL_GetTick>
 8002fdc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fde:	e009      	b.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fe0:	f7fe fe4e 	bl	8001c80 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d902      	bls.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	74fb      	strb	r3, [r7, #19]
        break;
 8002ff2:	e005      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ff4:	4b30      	ldr	r3, [pc, #192]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d0ef      	beq.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003000:	7cfb      	ldrb	r3, [r7, #19]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d15a      	bne.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003006:	4b2b      	ldr	r3, [pc, #172]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003008:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800300c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003010:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d01e      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800301c:	697a      	ldr	r2, [r7, #20]
 800301e:	429a      	cmp	r2, r3
 8003020:	d019      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003022:	4b24      	ldr	r3, [pc, #144]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003024:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003028:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800302c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800302e:	4b21      	ldr	r3, [pc, #132]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003030:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003034:	4a1f      	ldr	r2, [pc, #124]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003036:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800303a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800303e:	4b1d      	ldr	r3, [pc, #116]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003040:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003044:	4a1b      	ldr	r2, [pc, #108]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003046:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800304a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800304e:	4a19      	ldr	r2, [pc, #100]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	f003 0301 	and.w	r3, r3, #1
 800305c:	2b00      	cmp	r3, #0
 800305e:	d016      	beq.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003060:	f7fe fe0e 	bl	8001c80 <HAL_GetTick>
 8003064:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003066:	e00b      	b.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003068:	f7fe fe0a 	bl	8001c80 <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	f241 3288 	movw	r2, #5000	; 0x1388
 8003076:	4293      	cmp	r3, r2
 8003078:	d902      	bls.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800307a:	2303      	movs	r3, #3
 800307c:	74fb      	strb	r3, [r7, #19]
            break;
 800307e:	e006      	b.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003080:	4b0c      	ldr	r3, [pc, #48]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d0ec      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800308e:	7cfb      	ldrb	r3, [r7, #19]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d10b      	bne.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003094:	4b07      	ldr	r3, [pc, #28]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800309a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030a2:	4904      	ldr	r1, [pc, #16]	; (80030b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80030aa:	e009      	b.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80030ac:	7cfb      	ldrb	r3, [r7, #19]
 80030ae:	74bb      	strb	r3, [r7, #18]
 80030b0:	e006      	b.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80030b2:	bf00      	nop
 80030b4:	40021000 	.word	0x40021000
 80030b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030bc:	7cfb      	ldrb	r3, [r7, #19]
 80030be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030c0:	7c7b      	ldrb	r3, [r7, #17]
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d105      	bne.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030c6:	4b8d      	ldr	r3, [pc, #564]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80030c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ca:	4a8c      	ldr	r2, [pc, #560]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80030cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030d0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d00a      	beq.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030de:	4b87      	ldr	r3, [pc, #540]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80030e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030e4:	f023 0203 	bic.w	r2, r3, #3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a1b      	ldr	r3, [r3, #32]
 80030ec:	4983      	ldr	r1, [pc, #524]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80030ee:	4313      	orrs	r3, r2
 80030f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0302 	and.w	r3, r3, #2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d00a      	beq.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003100:	4b7e      	ldr	r3, [pc, #504]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003106:	f023 020c 	bic.w	r2, r3, #12
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800310e:	497b      	ldr	r1, [pc, #492]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003110:	4313      	orrs	r3, r2
 8003112:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0304 	and.w	r3, r3, #4
 800311e:	2b00      	cmp	r3, #0
 8003120:	d00a      	beq.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003122:	4b76      	ldr	r3, [pc, #472]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003124:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003128:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003130:	4972      	ldr	r1, [pc, #456]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003132:	4313      	orrs	r3, r2
 8003134:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0320 	and.w	r3, r3, #32
 8003140:	2b00      	cmp	r3, #0
 8003142:	d00a      	beq.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003144:	4b6d      	ldr	r3, [pc, #436]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800314a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003152:	496a      	ldr	r1, [pc, #424]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003154:	4313      	orrs	r3, r2
 8003156:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00a      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003166:	4b65      	ldr	r3, [pc, #404]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003168:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800316c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003174:	4961      	ldr	r1, [pc, #388]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003176:	4313      	orrs	r3, r2
 8003178:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00a      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003188:	4b5c      	ldr	r3, [pc, #368]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800318a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800318e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003196:	4959      	ldr	r1, [pc, #356]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003198:	4313      	orrs	r3, r2
 800319a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d00a      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031aa:	4b54      	ldr	r3, [pc, #336]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80031ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031b0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b8:	4950      	ldr	r1, [pc, #320]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d00a      	beq.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031cc:	4b4b      	ldr	r3, [pc, #300]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80031ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031d2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031da:	4948      	ldr	r1, [pc, #288]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d00a      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031ee:	4b43      	ldr	r3, [pc, #268]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80031f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031fc:	493f      	ldr	r1, [pc, #252]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d028      	beq.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003210:	4b3a      	ldr	r3, [pc, #232]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003216:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800321e:	4937      	ldr	r1, [pc, #220]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003220:	4313      	orrs	r3, r2
 8003222:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800322a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800322e:	d106      	bne.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003230:	4b32      	ldr	r3, [pc, #200]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	4a31      	ldr	r2, [pc, #196]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003236:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800323a:	60d3      	str	r3, [r2, #12]
 800323c:	e011      	b.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003242:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003246:	d10c      	bne.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	3304      	adds	r3, #4
 800324c:	2101      	movs	r1, #1
 800324e:	4618      	mov	r0, r3
 8003250:	f000 f8a4 	bl	800339c <RCCEx_PLLSAI1_Config>
 8003254:	4603      	mov	r3, r0
 8003256:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003258:	7cfb      	ldrb	r3, [r7, #19]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 800325e:	7cfb      	ldrb	r3, [r7, #19]
 8003260:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d028      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800326e:	4b23      	ldr	r3, [pc, #140]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003270:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003274:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800327c:	491f      	ldr	r1, [pc, #124]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800327e:	4313      	orrs	r3, r2
 8003280:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003288:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800328c:	d106      	bne.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800328e:	4b1b      	ldr	r3, [pc, #108]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003290:	68db      	ldr	r3, [r3, #12]
 8003292:	4a1a      	ldr	r2, [pc, #104]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003294:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003298:	60d3      	str	r3, [r2, #12]
 800329a:	e011      	b.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032a0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80032a4:	d10c      	bne.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	3304      	adds	r3, #4
 80032aa:	2101      	movs	r1, #1
 80032ac:	4618      	mov	r0, r3
 80032ae:	f000 f875 	bl	800339c <RCCEx_PLLSAI1_Config>
 80032b2:	4603      	mov	r3, r0
 80032b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032b6:	7cfb      	ldrb	r3, [r7, #19]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d001      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80032bc:	7cfb      	ldrb	r3, [r7, #19]
 80032be:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d02b      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80032cc:	4b0b      	ldr	r3, [pc, #44]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80032ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032d2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032da:	4908      	ldr	r1, [pc, #32]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80032dc:	4313      	orrs	r3, r2
 80032de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80032ea:	d109      	bne.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032ec:	4b03      	ldr	r3, [pc, #12]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	4a02      	ldr	r2, [pc, #8]	; (80032fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80032f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032f6:	60d3      	str	r3, [r2, #12]
 80032f8:	e014      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80032fa:	bf00      	nop
 80032fc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003304:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003308:	d10c      	bne.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	3304      	adds	r3, #4
 800330e:	2101      	movs	r1, #1
 8003310:	4618      	mov	r0, r3
 8003312:	f000 f843 	bl	800339c <RCCEx_PLLSAI1_Config>
 8003316:	4603      	mov	r3, r0
 8003318:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800331a:	7cfb      	ldrb	r3, [r7, #19]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d001      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8003320:	7cfb      	ldrb	r3, [r7, #19]
 8003322:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d01c      	beq.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003330:	4b19      	ldr	r3, [pc, #100]	; (8003398 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003336:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800333e:	4916      	ldr	r1, [pc, #88]	; (8003398 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003340:	4313      	orrs	r3, r2
 8003342:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800334a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800334e:	d10c      	bne.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	3304      	adds	r3, #4
 8003354:	2102      	movs	r1, #2
 8003356:	4618      	mov	r0, r3
 8003358:	f000 f820 	bl	800339c <RCCEx_PLLSAI1_Config>
 800335c:	4603      	mov	r3, r0
 800335e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003360:	7cfb      	ldrb	r3, [r7, #19]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d001      	beq.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 8003366:	7cfb      	ldrb	r3, [r7, #19]
 8003368:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00a      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003376:	4b08      	ldr	r3, [pc, #32]	; (8003398 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003378:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800337c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003384:	4904      	ldr	r1, [pc, #16]	; (8003398 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003386:	4313      	orrs	r3, r2
 8003388:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800338c:	7cbb      	ldrb	r3, [r7, #18]
}
 800338e:	4618      	mov	r0, r3
 8003390:	3718      	adds	r7, #24
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	40021000 	.word	0x40021000

0800339c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80033a6:	2300      	movs	r3, #0
 80033a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80033aa:	4b74      	ldr	r3, [pc, #464]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	f003 0303 	and.w	r3, r3, #3
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d018      	beq.n	80033e8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80033b6:	4b71      	ldr	r3, [pc, #452]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	f003 0203 	and.w	r2, r3, #3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d10d      	bne.n	80033e2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
       ||
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d009      	beq.n	80033e2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80033ce:	4b6b      	ldr	r3, [pc, #428]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	091b      	lsrs	r3, r3, #4
 80033d4:	f003 0307 	and.w	r3, r3, #7
 80033d8:	1c5a      	adds	r2, r3, #1
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
       ||
 80033de:	429a      	cmp	r2, r3
 80033e0:	d047      	beq.n	8003472 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	73fb      	strb	r3, [r7, #15]
 80033e6:	e044      	b.n	8003472 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2b03      	cmp	r3, #3
 80033ee:	d018      	beq.n	8003422 <RCCEx_PLLSAI1_Config+0x86>
 80033f0:	2b03      	cmp	r3, #3
 80033f2:	d825      	bhi.n	8003440 <RCCEx_PLLSAI1_Config+0xa4>
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d002      	beq.n	80033fe <RCCEx_PLLSAI1_Config+0x62>
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d009      	beq.n	8003410 <RCCEx_PLLSAI1_Config+0x74>
 80033fc:	e020      	b.n	8003440 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80033fe:	4b5f      	ldr	r3, [pc, #380]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 0302 	and.w	r3, r3, #2
 8003406:	2b00      	cmp	r3, #0
 8003408:	d11d      	bne.n	8003446 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800340e:	e01a      	b.n	8003446 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003410:	4b5a      	ldr	r3, [pc, #360]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003418:	2b00      	cmp	r3, #0
 800341a:	d116      	bne.n	800344a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003420:	e013      	b.n	800344a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003422:	4b56      	ldr	r3, [pc, #344]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d10f      	bne.n	800344e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800342e:	4b53      	ldr	r3, [pc, #332]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d109      	bne.n	800344e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800343e:	e006      	b.n	800344e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	73fb      	strb	r3, [r7, #15]
      break;
 8003444:	e004      	b.n	8003450 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003446:	bf00      	nop
 8003448:	e002      	b.n	8003450 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800344a:	bf00      	nop
 800344c:	e000      	b.n	8003450 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800344e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003450:	7bfb      	ldrb	r3, [r7, #15]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d10d      	bne.n	8003472 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003456:	4b49      	ldr	r3, [pc, #292]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6819      	ldr	r1, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	3b01      	subs	r3, #1
 8003468:	011b      	lsls	r3, r3, #4
 800346a:	430b      	orrs	r3, r1
 800346c:	4943      	ldr	r1, [pc, #268]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 800346e:	4313      	orrs	r3, r2
 8003470:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003472:	7bfb      	ldrb	r3, [r7, #15]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d17c      	bne.n	8003572 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003478:	4b40      	ldr	r3, [pc, #256]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a3f      	ldr	r2, [pc, #252]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 800347e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003482:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003484:	f7fe fbfc 	bl	8001c80 <HAL_GetTick>
 8003488:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800348a:	e009      	b.n	80034a0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800348c:	f7fe fbf8 	bl	8001c80 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	2b02      	cmp	r3, #2
 8003498:	d902      	bls.n	80034a0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	73fb      	strb	r3, [r7, #15]
        break;
 800349e:	e005      	b.n	80034ac <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80034a0:	4b36      	ldr	r3, [pc, #216]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1ef      	bne.n	800348c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80034ac:	7bfb      	ldrb	r3, [r7, #15]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d15f      	bne.n	8003572 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d110      	bne.n	80034da <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034b8:	4b30      	ldr	r3, [pc, #192]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80034c0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	6892      	ldr	r2, [r2, #8]
 80034c8:	0211      	lsls	r1, r2, #8
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	68d2      	ldr	r2, [r2, #12]
 80034ce:	06d2      	lsls	r2, r2, #27
 80034d0:	430a      	orrs	r2, r1
 80034d2:	492a      	ldr	r1, [pc, #168]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	610b      	str	r3, [r1, #16]
 80034d8:	e027      	b.n	800352a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d112      	bne.n	8003506 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034e0:	4b26      	ldr	r3, [pc, #152]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80034e8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	6892      	ldr	r2, [r2, #8]
 80034f0:	0211      	lsls	r1, r2, #8
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	6912      	ldr	r2, [r2, #16]
 80034f6:	0852      	lsrs	r2, r2, #1
 80034f8:	3a01      	subs	r2, #1
 80034fa:	0552      	lsls	r2, r2, #21
 80034fc:	430a      	orrs	r2, r1
 80034fe:	491f      	ldr	r1, [pc, #124]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003500:	4313      	orrs	r3, r2
 8003502:	610b      	str	r3, [r1, #16]
 8003504:	e011      	b.n	800352a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003506:	4b1d      	ldr	r3, [pc, #116]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003508:	691b      	ldr	r3, [r3, #16]
 800350a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800350e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	6892      	ldr	r2, [r2, #8]
 8003516:	0211      	lsls	r1, r2, #8
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	6952      	ldr	r2, [r2, #20]
 800351c:	0852      	lsrs	r2, r2, #1
 800351e:	3a01      	subs	r2, #1
 8003520:	0652      	lsls	r2, r2, #25
 8003522:	430a      	orrs	r2, r1
 8003524:	4915      	ldr	r1, [pc, #84]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003526:	4313      	orrs	r3, r2
 8003528:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800352a:	4b14      	ldr	r3, [pc, #80]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a13      	ldr	r2, [pc, #76]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003530:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003534:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003536:	f7fe fba3 	bl	8001c80 <HAL_GetTick>
 800353a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800353c:	e009      	b.n	8003552 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800353e:	f7fe fb9f 	bl	8001c80 <HAL_GetTick>
 8003542:	4602      	mov	r2, r0
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	2b02      	cmp	r3, #2
 800354a:	d902      	bls.n	8003552 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	73fb      	strb	r3, [r7, #15]
          break;
 8003550:	e005      	b.n	800355e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003552:	4b0a      	ldr	r3, [pc, #40]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d0ef      	beq.n	800353e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800355e:	7bfb      	ldrb	r3, [r7, #15]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d106      	bne.n	8003572 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003564:	4b05      	ldr	r3, [pc, #20]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003566:	691a      	ldr	r2, [r3, #16]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	4903      	ldr	r1, [pc, #12]	; (800357c <RCCEx_PLLSAI1_Config+0x1e0>)
 800356e:	4313      	orrs	r3, r2
 8003570:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003572:	7bfb      	ldrb	r3, [r7, #15]
}
 8003574:	4618      	mov	r0, r3
 8003576:	3710      	adds	r7, #16
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	40021000 	.word	0x40021000

08003580 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b082      	sub	sp, #8
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e049      	b.n	8003626 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b00      	cmp	r3, #0
 800359c:	d106      	bne.n	80035ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f7fe f960 	bl	800186c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2202      	movs	r2, #2
 80035b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	3304      	adds	r3, #4
 80035bc:	4619      	mov	r1, r3
 80035be:	4610      	mov	r0, r2
 80035c0:	f000 fb52 	bl	8003c68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2201      	movs	r2, #1
 80035c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2201      	movs	r2, #1
 80035d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2201      	movs	r2, #1
 80035d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2201      	movs	r2, #1
 80035e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2201      	movs	r2, #1
 80035f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2201      	movs	r2, #1
 8003608:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800362e:	b580      	push	{r7, lr}
 8003630:	b082      	sub	sp, #8
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d101      	bne.n	8003640 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e049      	b.n	80036d4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b00      	cmp	r3, #0
 800364a:	d106      	bne.n	800365a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	f000 f841 	bl	80036dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2202      	movs	r2, #2
 800365e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	3304      	adds	r3, #4
 800366a:	4619      	mov	r1, r3
 800366c:	4610      	mov	r0, r2
 800366e:	f000 fafb 	bl	8003c68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2201      	movs	r2, #1
 8003676:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2201      	movs	r2, #1
 800367e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2201      	movs	r2, #1
 8003686:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2201      	movs	r2, #1
 800368e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2201      	movs	r2, #1
 8003696:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2201      	movs	r2, #1
 80036a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2201      	movs	r2, #1
 80036ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2201      	movs	r2, #1
 80036b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2201      	movs	r2, #1
 80036be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2201      	movs	r2, #1
 80036c6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036d2:	2300      	movs	r3, #0
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3708      	adds	r7, #8
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80036e4:	bf00      	nop
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr

080036f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d109      	bne.n	8003714 <HAL_TIM_PWM_Start+0x24>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003706:	b2db      	uxtb	r3, r3
 8003708:	2b01      	cmp	r3, #1
 800370a:	bf14      	ite	ne
 800370c:	2301      	movne	r3, #1
 800370e:	2300      	moveq	r3, #0
 8003710:	b2db      	uxtb	r3, r3
 8003712:	e03c      	b.n	800378e <HAL_TIM_PWM_Start+0x9e>
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	2b04      	cmp	r3, #4
 8003718:	d109      	bne.n	800372e <HAL_TIM_PWM_Start+0x3e>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003720:	b2db      	uxtb	r3, r3
 8003722:	2b01      	cmp	r3, #1
 8003724:	bf14      	ite	ne
 8003726:	2301      	movne	r3, #1
 8003728:	2300      	moveq	r3, #0
 800372a:	b2db      	uxtb	r3, r3
 800372c:	e02f      	b.n	800378e <HAL_TIM_PWM_Start+0x9e>
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	2b08      	cmp	r3, #8
 8003732:	d109      	bne.n	8003748 <HAL_TIM_PWM_Start+0x58>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b01      	cmp	r3, #1
 800373e:	bf14      	ite	ne
 8003740:	2301      	movne	r3, #1
 8003742:	2300      	moveq	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	e022      	b.n	800378e <HAL_TIM_PWM_Start+0x9e>
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	2b0c      	cmp	r3, #12
 800374c:	d109      	bne.n	8003762 <HAL_TIM_PWM_Start+0x72>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b01      	cmp	r3, #1
 8003758:	bf14      	ite	ne
 800375a:	2301      	movne	r3, #1
 800375c:	2300      	moveq	r3, #0
 800375e:	b2db      	uxtb	r3, r3
 8003760:	e015      	b.n	800378e <HAL_TIM_PWM_Start+0x9e>
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	2b10      	cmp	r3, #16
 8003766:	d109      	bne.n	800377c <HAL_TIM_PWM_Start+0x8c>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800376e:	b2db      	uxtb	r3, r3
 8003770:	2b01      	cmp	r3, #1
 8003772:	bf14      	ite	ne
 8003774:	2301      	movne	r3, #1
 8003776:	2300      	moveq	r3, #0
 8003778:	b2db      	uxtb	r3, r3
 800377a:	e008      	b.n	800378e <HAL_TIM_PWM_Start+0x9e>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003782:	b2db      	uxtb	r3, r3
 8003784:	2b01      	cmp	r3, #1
 8003786:	bf14      	ite	ne
 8003788:	2301      	movne	r3, #1
 800378a:	2300      	moveq	r3, #0
 800378c:	b2db      	uxtb	r3, r3
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e07e      	b.n	8003894 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d104      	bne.n	80037a6 <HAL_TIM_PWM_Start+0xb6>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2202      	movs	r2, #2
 80037a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037a4:	e023      	b.n	80037ee <HAL_TIM_PWM_Start+0xfe>
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	2b04      	cmp	r3, #4
 80037aa:	d104      	bne.n	80037b6 <HAL_TIM_PWM_Start+0xc6>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2202      	movs	r2, #2
 80037b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037b4:	e01b      	b.n	80037ee <HAL_TIM_PWM_Start+0xfe>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	2b08      	cmp	r3, #8
 80037ba:	d104      	bne.n	80037c6 <HAL_TIM_PWM_Start+0xd6>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2202      	movs	r2, #2
 80037c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037c4:	e013      	b.n	80037ee <HAL_TIM_PWM_Start+0xfe>
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	2b0c      	cmp	r3, #12
 80037ca:	d104      	bne.n	80037d6 <HAL_TIM_PWM_Start+0xe6>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2202      	movs	r2, #2
 80037d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80037d4:	e00b      	b.n	80037ee <HAL_TIM_PWM_Start+0xfe>
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	2b10      	cmp	r3, #16
 80037da:	d104      	bne.n	80037e6 <HAL_TIM_PWM_Start+0xf6>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2202      	movs	r2, #2
 80037e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80037e4:	e003      	b.n	80037ee <HAL_TIM_PWM_Start+0xfe>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2202      	movs	r2, #2
 80037ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	2201      	movs	r2, #1
 80037f4:	6839      	ldr	r1, [r7, #0]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f000 fdb2 	bl	8004360 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a26      	ldr	r2, [pc, #152]	; (800389c <HAL_TIM_PWM_Start+0x1ac>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d009      	beq.n	800381a <HAL_TIM_PWM_Start+0x12a>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a25      	ldr	r2, [pc, #148]	; (80038a0 <HAL_TIM_PWM_Start+0x1b0>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d004      	beq.n	800381a <HAL_TIM_PWM_Start+0x12a>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a23      	ldr	r2, [pc, #140]	; (80038a4 <HAL_TIM_PWM_Start+0x1b4>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d101      	bne.n	800381e <HAL_TIM_PWM_Start+0x12e>
 800381a:	2301      	movs	r3, #1
 800381c:	e000      	b.n	8003820 <HAL_TIM_PWM_Start+0x130>
 800381e:	2300      	movs	r3, #0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d007      	beq.n	8003834 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003832:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a18      	ldr	r2, [pc, #96]	; (800389c <HAL_TIM_PWM_Start+0x1ac>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d009      	beq.n	8003852 <HAL_TIM_PWM_Start+0x162>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003846:	d004      	beq.n	8003852 <HAL_TIM_PWM_Start+0x162>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a14      	ldr	r2, [pc, #80]	; (80038a0 <HAL_TIM_PWM_Start+0x1b0>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d115      	bne.n	800387e <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	689a      	ldr	r2, [r3, #8]
 8003858:	4b13      	ldr	r3, [pc, #76]	; (80038a8 <HAL_TIM_PWM_Start+0x1b8>)
 800385a:	4013      	ands	r3, r2
 800385c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2b06      	cmp	r3, #6
 8003862:	d015      	beq.n	8003890 <HAL_TIM_PWM_Start+0x1a0>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800386a:	d011      	beq.n	8003890 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f042 0201 	orr.w	r2, r2, #1
 800387a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800387c:	e008      	b.n	8003890 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f042 0201 	orr.w	r2, r2, #1
 800388c:	601a      	str	r2, [r3, #0]
 800388e:	e000      	b.n	8003892 <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003890:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	3710      	adds	r7, #16
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	40012c00 	.word	0x40012c00
 80038a0:	40014000 	.word	0x40014000
 80038a4:	40014400 	.word	0x40014400
 80038a8:	00010007 	.word	0x00010007

080038ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	60b9      	str	r1, [r7, #8]
 80038b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038b8:	2300      	movs	r3, #0
 80038ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d101      	bne.n	80038ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80038c6:	2302      	movs	r3, #2
 80038c8:	e0ff      	b.n	8003aca <HAL_TIM_PWM_ConfigChannel+0x21e>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2201      	movs	r2, #1
 80038ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2b14      	cmp	r3, #20
 80038d6:	f200 80f0 	bhi.w	8003aba <HAL_TIM_PWM_ConfigChannel+0x20e>
 80038da:	a201      	add	r2, pc, #4	; (adr r2, 80038e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80038dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038e0:	08003935 	.word	0x08003935
 80038e4:	08003abb 	.word	0x08003abb
 80038e8:	08003abb 	.word	0x08003abb
 80038ec:	08003abb 	.word	0x08003abb
 80038f0:	08003975 	.word	0x08003975
 80038f4:	08003abb 	.word	0x08003abb
 80038f8:	08003abb 	.word	0x08003abb
 80038fc:	08003abb 	.word	0x08003abb
 8003900:	080039b7 	.word	0x080039b7
 8003904:	08003abb 	.word	0x08003abb
 8003908:	08003abb 	.word	0x08003abb
 800390c:	08003abb 	.word	0x08003abb
 8003910:	080039f7 	.word	0x080039f7
 8003914:	08003abb 	.word	0x08003abb
 8003918:	08003abb 	.word	0x08003abb
 800391c:	08003abb 	.word	0x08003abb
 8003920:	08003a39 	.word	0x08003a39
 8003924:	08003abb 	.word	0x08003abb
 8003928:	08003abb 	.word	0x08003abb
 800392c:	08003abb 	.word	0x08003abb
 8003930:	08003a79 	.word	0x08003a79
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68b9      	ldr	r1, [r7, #8]
 800393a:	4618      	mov	r0, r3
 800393c:	f000 f9f8 	bl	8003d30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	699a      	ldr	r2, [r3, #24]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f042 0208 	orr.w	r2, r2, #8
 800394e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	699a      	ldr	r2, [r3, #24]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f022 0204 	bic.w	r2, r2, #4
 800395e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	6999      	ldr	r1, [r3, #24]
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	691a      	ldr	r2, [r3, #16]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	430a      	orrs	r2, r1
 8003970:	619a      	str	r2, [r3, #24]
      break;
 8003972:	e0a5      	b.n	8003ac0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	68b9      	ldr	r1, [r7, #8]
 800397a:	4618      	mov	r0, r3
 800397c:	f000 fa54 	bl	8003e28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	699a      	ldr	r2, [r3, #24]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800398e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	699a      	ldr	r2, [r3, #24]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800399e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	6999      	ldr	r1, [r3, #24]
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	021a      	lsls	r2, r3, #8
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	430a      	orrs	r2, r1
 80039b2:	619a      	str	r2, [r3, #24]
      break;
 80039b4:	e084      	b.n	8003ac0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	68b9      	ldr	r1, [r7, #8]
 80039bc:	4618      	mov	r0, r3
 80039be:	f000 faad 	bl	8003f1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	69da      	ldr	r2, [r3, #28]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f042 0208 	orr.w	r2, r2, #8
 80039d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	69da      	ldr	r2, [r3, #28]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f022 0204 	bic.w	r2, r2, #4
 80039e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	69d9      	ldr	r1, [r3, #28]
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	691a      	ldr	r2, [r3, #16]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	430a      	orrs	r2, r1
 80039f2:	61da      	str	r2, [r3, #28]
      break;
 80039f4:	e064      	b.n	8003ac0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	68b9      	ldr	r1, [r7, #8]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f000 fb05 	bl	800400c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	69da      	ldr	r2, [r3, #28]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	69da      	ldr	r2, [r3, #28]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	69d9      	ldr	r1, [r3, #28]
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	691b      	ldr	r3, [r3, #16]
 8003a2c:	021a      	lsls	r2, r3, #8
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	430a      	orrs	r2, r1
 8003a34:	61da      	str	r2, [r3, #28]
      break;
 8003a36:	e043      	b.n	8003ac0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68b9      	ldr	r1, [r7, #8]
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f000 fb42 	bl	80040c8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f042 0208 	orr.w	r2, r2, #8
 8003a52:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f022 0204 	bic.w	r2, r2, #4
 8003a62:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	691a      	ldr	r2, [r3, #16]
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	430a      	orrs	r2, r1
 8003a74:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003a76:	e023      	b.n	8003ac0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	68b9      	ldr	r1, [r7, #8]
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f000 fb7a 	bl	8004178 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a92:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003aa2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	691b      	ldr	r3, [r3, #16]
 8003aae:	021a      	lsls	r2, r3, #8
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003ab8:	e002      	b.n	8003ac0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	75fb      	strb	r3, [r7, #23]
      break;
 8003abe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003ac8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3718      	adds	r7, #24
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop

08003ad4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d101      	bne.n	8003af0 <HAL_TIM_ConfigClockSource+0x1c>
 8003aec:	2302      	movs	r3, #2
 8003aee:	e0b6      	b.n	8003c5e <HAL_TIM_ConfigClockSource+0x18a>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2202      	movs	r2, #2
 8003afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b0e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003b12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	68ba      	ldr	r2, [r7, #8]
 8003b22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b2c:	d03e      	beq.n	8003bac <HAL_TIM_ConfigClockSource+0xd8>
 8003b2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b32:	f200 8087 	bhi.w	8003c44 <HAL_TIM_ConfigClockSource+0x170>
 8003b36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b3a:	f000 8086 	beq.w	8003c4a <HAL_TIM_ConfigClockSource+0x176>
 8003b3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b42:	d87f      	bhi.n	8003c44 <HAL_TIM_ConfigClockSource+0x170>
 8003b44:	2b70      	cmp	r3, #112	; 0x70
 8003b46:	d01a      	beq.n	8003b7e <HAL_TIM_ConfigClockSource+0xaa>
 8003b48:	2b70      	cmp	r3, #112	; 0x70
 8003b4a:	d87b      	bhi.n	8003c44 <HAL_TIM_ConfigClockSource+0x170>
 8003b4c:	2b60      	cmp	r3, #96	; 0x60
 8003b4e:	d050      	beq.n	8003bf2 <HAL_TIM_ConfigClockSource+0x11e>
 8003b50:	2b60      	cmp	r3, #96	; 0x60
 8003b52:	d877      	bhi.n	8003c44 <HAL_TIM_ConfigClockSource+0x170>
 8003b54:	2b50      	cmp	r3, #80	; 0x50
 8003b56:	d03c      	beq.n	8003bd2 <HAL_TIM_ConfigClockSource+0xfe>
 8003b58:	2b50      	cmp	r3, #80	; 0x50
 8003b5a:	d873      	bhi.n	8003c44 <HAL_TIM_ConfigClockSource+0x170>
 8003b5c:	2b40      	cmp	r3, #64	; 0x40
 8003b5e:	d058      	beq.n	8003c12 <HAL_TIM_ConfigClockSource+0x13e>
 8003b60:	2b40      	cmp	r3, #64	; 0x40
 8003b62:	d86f      	bhi.n	8003c44 <HAL_TIM_ConfigClockSource+0x170>
 8003b64:	2b30      	cmp	r3, #48	; 0x30
 8003b66:	d064      	beq.n	8003c32 <HAL_TIM_ConfigClockSource+0x15e>
 8003b68:	2b30      	cmp	r3, #48	; 0x30
 8003b6a:	d86b      	bhi.n	8003c44 <HAL_TIM_ConfigClockSource+0x170>
 8003b6c:	2b20      	cmp	r3, #32
 8003b6e:	d060      	beq.n	8003c32 <HAL_TIM_ConfigClockSource+0x15e>
 8003b70:	2b20      	cmp	r3, #32
 8003b72:	d867      	bhi.n	8003c44 <HAL_TIM_ConfigClockSource+0x170>
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d05c      	beq.n	8003c32 <HAL_TIM_ConfigClockSource+0x15e>
 8003b78:	2b10      	cmp	r3, #16
 8003b7a:	d05a      	beq.n	8003c32 <HAL_TIM_ConfigClockSource+0x15e>
 8003b7c:	e062      	b.n	8003c44 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b8e:	f000 fbc7 	bl	8004320 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ba0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68ba      	ldr	r2, [r7, #8]
 8003ba8:	609a      	str	r2, [r3, #8]
      break;
 8003baa:	e04f      	b.n	8003c4c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bbc:	f000 fbb0 	bl	8004320 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689a      	ldr	r2, [r3, #8]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bce:	609a      	str	r2, [r3, #8]
      break;
 8003bd0:	e03c      	b.n	8003c4c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bde:	461a      	mov	r2, r3
 8003be0:	f000 fb24 	bl	800422c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2150      	movs	r1, #80	; 0x50
 8003bea:	4618      	mov	r0, r3
 8003bec:	f000 fb7d 	bl	80042ea <TIM_ITRx_SetConfig>
      break;
 8003bf0:	e02c      	b.n	8003c4c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bfe:	461a      	mov	r2, r3
 8003c00:	f000 fb43 	bl	800428a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2160      	movs	r1, #96	; 0x60
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f000 fb6d 	bl	80042ea <TIM_ITRx_SetConfig>
      break;
 8003c10:	e01c      	b.n	8003c4c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c1e:	461a      	mov	r2, r3
 8003c20:	f000 fb04 	bl	800422c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2140      	movs	r1, #64	; 0x40
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f000 fb5d 	bl	80042ea <TIM_ITRx_SetConfig>
      break;
 8003c30:	e00c      	b.n	8003c4c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	4610      	mov	r0, r2
 8003c3e:	f000 fb54 	bl	80042ea <TIM_ITRx_SetConfig>
      break;
 8003c42:	e003      	b.n	8003c4c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	73fb      	strb	r3, [r7, #15]
      break;
 8003c48:	e000      	b.n	8003c4c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003c4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2201      	movs	r2, #1
 8003c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3710      	adds	r7, #16
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
	...

08003c68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
 8003c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	4a2a      	ldr	r2, [pc, #168]	; (8003d24 <TIM_Base_SetConfig+0xbc>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d003      	beq.n	8003c88 <TIM_Base_SetConfig+0x20>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c86:	d108      	bne.n	8003c9a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	68fa      	ldr	r2, [r7, #12]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a21      	ldr	r2, [pc, #132]	; (8003d24 <TIM_Base_SetConfig+0xbc>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d00b      	beq.n	8003cba <TIM_Base_SetConfig+0x52>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ca8:	d007      	beq.n	8003cba <TIM_Base_SetConfig+0x52>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	4a1e      	ldr	r2, [pc, #120]	; (8003d28 <TIM_Base_SetConfig+0xc0>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d003      	beq.n	8003cba <TIM_Base_SetConfig+0x52>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	4a1d      	ldr	r2, [pc, #116]	; (8003d2c <TIM_Base_SetConfig+0xc4>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d108      	bne.n	8003ccc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	68db      	ldr	r3, [r3, #12]
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	689a      	ldr	r2, [r3, #8]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	4a0c      	ldr	r2, [pc, #48]	; (8003d24 <TIM_Base_SetConfig+0xbc>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d007      	beq.n	8003d08 <TIM_Base_SetConfig+0xa0>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4a0b      	ldr	r2, [pc, #44]	; (8003d28 <TIM_Base_SetConfig+0xc0>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d003      	beq.n	8003d08 <TIM_Base_SetConfig+0xa0>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a0a      	ldr	r2, [pc, #40]	; (8003d2c <TIM_Base_SetConfig+0xc4>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d103      	bne.n	8003d10 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	691a      	ldr	r2, [r3, #16]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2201      	movs	r2, #1
 8003d14:	615a      	str	r2, [r3, #20]
}
 8003d16:	bf00      	nop
 8003d18:	3714      	adds	r7, #20
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop
 8003d24:	40012c00 	.word	0x40012c00
 8003d28:	40014000 	.word	0x40014000
 8003d2c:	40014400 	.word	0x40014400

08003d30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b087      	sub	sp, #28
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a1b      	ldr	r3, [r3, #32]
 8003d44:	f023 0201 	bic.w	r2, r3, #1
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f023 0303 	bic.w	r3, r3, #3
 8003d6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	4313      	orrs	r3, r2
 8003d74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	f023 0302 	bic.w	r3, r3, #2
 8003d7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	697a      	ldr	r2, [r7, #20]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	4a24      	ldr	r2, [pc, #144]	; (8003e1c <TIM_OC1_SetConfig+0xec>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d007      	beq.n	8003da0 <TIM_OC1_SetConfig+0x70>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	4a23      	ldr	r2, [pc, #140]	; (8003e20 <TIM_OC1_SetConfig+0xf0>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d003      	beq.n	8003da0 <TIM_OC1_SetConfig+0x70>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	4a22      	ldr	r2, [pc, #136]	; (8003e24 <TIM_OC1_SetConfig+0xf4>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d10c      	bne.n	8003dba <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	f023 0308 	bic.w	r3, r3, #8
 8003da6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	697a      	ldr	r2, [r7, #20]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	f023 0304 	bic.w	r3, r3, #4
 8003db8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a17      	ldr	r2, [pc, #92]	; (8003e1c <TIM_OC1_SetConfig+0xec>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d007      	beq.n	8003dd2 <TIM_OC1_SetConfig+0xa2>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4a16      	ldr	r2, [pc, #88]	; (8003e20 <TIM_OC1_SetConfig+0xf0>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d003      	beq.n	8003dd2 <TIM_OC1_SetConfig+0xa2>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a15      	ldr	r2, [pc, #84]	; (8003e24 <TIM_OC1_SetConfig+0xf4>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d111      	bne.n	8003df6 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003dd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003de0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	693a      	ldr	r2, [r7, #16]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	68fa      	ldr	r2, [r7, #12]
 8003e00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	685a      	ldr	r2, [r3, #4]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	697a      	ldr	r2, [r7, #20]
 8003e0e:	621a      	str	r2, [r3, #32]
}
 8003e10:	bf00      	nop
 8003e12:	371c      	adds	r7, #28
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr
 8003e1c:	40012c00 	.word	0x40012c00
 8003e20:	40014000 	.word	0x40014000
 8003e24:	40014400 	.word	0x40014400

08003e28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b087      	sub	sp, #28
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a1b      	ldr	r3, [r3, #32]
 8003e36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a1b      	ldr	r3, [r3, #32]
 8003e3c:	f023 0210 	bic.w	r2, r3, #16
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	021b      	lsls	r3, r3, #8
 8003e6a:	68fa      	ldr	r2, [r7, #12]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	f023 0320 	bic.w	r3, r3, #32
 8003e76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	011b      	lsls	r3, r3, #4
 8003e7e:	697a      	ldr	r2, [r7, #20]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	4a22      	ldr	r2, [pc, #136]	; (8003f10 <TIM_OC2_SetConfig+0xe8>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d10d      	bne.n	8003ea8 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	011b      	lsls	r3, r3, #4
 8003e9a:	697a      	ldr	r2, [r7, #20]
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ea6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	4a19      	ldr	r2, [pc, #100]	; (8003f10 <TIM_OC2_SetConfig+0xe8>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d007      	beq.n	8003ec0 <TIM_OC2_SetConfig+0x98>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a18      	ldr	r2, [pc, #96]	; (8003f14 <TIM_OC2_SetConfig+0xec>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d003      	beq.n	8003ec0 <TIM_OC2_SetConfig+0x98>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	4a17      	ldr	r2, [pc, #92]	; (8003f18 <TIM_OC2_SetConfig+0xf0>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d113      	bne.n	8003ee8 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003ec6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ece:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	695b      	ldr	r3, [r3, #20]
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	693a      	ldr	r2, [r7, #16]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	699b      	ldr	r3, [r3, #24]
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	693a      	ldr	r2, [r7, #16]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	693a      	ldr	r2, [r7, #16]
 8003eec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	68fa      	ldr	r2, [r7, #12]
 8003ef2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	697a      	ldr	r2, [r7, #20]
 8003f00:	621a      	str	r2, [r3, #32]
}
 8003f02:	bf00      	nop
 8003f04:	371c      	adds	r7, #28
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	40012c00 	.word	0x40012c00
 8003f14:	40014000 	.word	0x40014000
 8003f18:	40014400 	.word	0x40014400

08003f1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b087      	sub	sp, #28
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6a1b      	ldr	r3, [r3, #32]
 8003f2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6a1b      	ldr	r3, [r3, #32]
 8003f30:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	69db      	ldr	r3, [r3, #28]
 8003f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f023 0303 	bic.w	r3, r3, #3
 8003f56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	68fa      	ldr	r2, [r7, #12]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	021b      	lsls	r3, r3, #8
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a21      	ldr	r2, [pc, #132]	; (8004000 <TIM_OC3_SetConfig+0xe4>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d10d      	bne.n	8003f9a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	021b      	lsls	r3, r3, #8
 8003f8c:	697a      	ldr	r2, [r7, #20]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a18      	ldr	r2, [pc, #96]	; (8004000 <TIM_OC3_SetConfig+0xe4>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d007      	beq.n	8003fb2 <TIM_OC3_SetConfig+0x96>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a17      	ldr	r2, [pc, #92]	; (8004004 <TIM_OC3_SetConfig+0xe8>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d003      	beq.n	8003fb2 <TIM_OC3_SetConfig+0x96>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a16      	ldr	r2, [pc, #88]	; (8004008 <TIM_OC3_SetConfig+0xec>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d113      	bne.n	8003fda <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003fb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003fc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	011b      	lsls	r3, r3, #4
 8003fc8:	693a      	ldr	r2, [r7, #16]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	699b      	ldr	r3, [r3, #24]
 8003fd2:	011b      	lsls	r3, r3, #4
 8003fd4:	693a      	ldr	r2, [r7, #16]
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	693a      	ldr	r2, [r7, #16]
 8003fde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	68fa      	ldr	r2, [r7, #12]
 8003fe4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	685a      	ldr	r2, [r3, #4]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	697a      	ldr	r2, [r7, #20]
 8003ff2:	621a      	str	r2, [r3, #32]
}
 8003ff4:	bf00      	nop
 8003ff6:	371c      	adds	r7, #28
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr
 8004000:	40012c00 	.word	0x40012c00
 8004004:	40014000 	.word	0x40014000
 8004008:	40014400 	.word	0x40014400

0800400c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800400c:	b480      	push	{r7}
 800400e:	b087      	sub	sp, #28
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a1b      	ldr	r3, [r3, #32]
 800401a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	69db      	ldr	r3, [r3, #28]
 8004032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800403a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800403e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004046:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	021b      	lsls	r3, r3, #8
 800404e:	68fa      	ldr	r2, [r7, #12]
 8004050:	4313      	orrs	r3, r2
 8004052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800405a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	031b      	lsls	r3, r3, #12
 8004062:	693a      	ldr	r2, [r7, #16]
 8004064:	4313      	orrs	r3, r2
 8004066:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	4a14      	ldr	r2, [pc, #80]	; (80040bc <TIM_OC4_SetConfig+0xb0>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d007      	beq.n	8004080 <TIM_OC4_SetConfig+0x74>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	4a13      	ldr	r2, [pc, #76]	; (80040c0 <TIM_OC4_SetConfig+0xb4>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d003      	beq.n	8004080 <TIM_OC4_SetConfig+0x74>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	4a12      	ldr	r2, [pc, #72]	; (80040c4 <TIM_OC4_SetConfig+0xb8>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d109      	bne.n	8004094 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004086:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	695b      	ldr	r3, [r3, #20]
 800408c:	019b      	lsls	r3, r3, #6
 800408e:	697a      	ldr	r2, [r7, #20]
 8004090:	4313      	orrs	r3, r2
 8004092:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	697a      	ldr	r2, [r7, #20]
 8004098:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68fa      	ldr	r2, [r7, #12]
 800409e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	685a      	ldr	r2, [r3, #4]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	621a      	str	r2, [r3, #32]
}
 80040ae:	bf00      	nop
 80040b0:	371c      	adds	r7, #28
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop
 80040bc:	40012c00 	.word	0x40012c00
 80040c0:	40014000 	.word	0x40014000
 80040c4:	40014400 	.word	0x40014400

080040c8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b087      	sub	sp, #28
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a1b      	ldr	r3, [r3, #32]
 80040d6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6a1b      	ldr	r3, [r3, #32]
 80040dc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	4313      	orrs	r3, r2
 8004104:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800410c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	041b      	lsls	r3, r3, #16
 8004114:	693a      	ldr	r2, [r7, #16]
 8004116:	4313      	orrs	r3, r2
 8004118:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a13      	ldr	r2, [pc, #76]	; (800416c <TIM_OC5_SetConfig+0xa4>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d007      	beq.n	8004132 <TIM_OC5_SetConfig+0x6a>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	4a12      	ldr	r2, [pc, #72]	; (8004170 <TIM_OC5_SetConfig+0xa8>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d003      	beq.n	8004132 <TIM_OC5_SetConfig+0x6a>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a11      	ldr	r2, [pc, #68]	; (8004174 <TIM_OC5_SetConfig+0xac>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d109      	bne.n	8004146 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004138:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	695b      	ldr	r3, [r3, #20]
 800413e:	021b      	lsls	r3, r3, #8
 8004140:	697a      	ldr	r2, [r7, #20]
 8004142:	4313      	orrs	r3, r2
 8004144:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	697a      	ldr	r2, [r7, #20]
 800414a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	68fa      	ldr	r2, [r7, #12]
 8004150:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685a      	ldr	r2, [r3, #4]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	693a      	ldr	r2, [r7, #16]
 800415e:	621a      	str	r2, [r3, #32]
}
 8004160:	bf00      	nop
 8004162:	371c      	adds	r7, #28
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr
 800416c:	40012c00 	.word	0x40012c00
 8004170:	40014000 	.word	0x40014000
 8004174:	40014400 	.word	0x40014400

08004178 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004178:	b480      	push	{r7}
 800417a:	b087      	sub	sp, #28
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a1b      	ldr	r3, [r3, #32]
 8004186:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6a1b      	ldr	r3, [r3, #32]
 800418c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800419e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80041a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	021b      	lsls	r3, r3, #8
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80041be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	051b      	lsls	r3, r3, #20
 80041c6:	693a      	ldr	r2, [r7, #16]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	4a14      	ldr	r2, [pc, #80]	; (8004220 <TIM_OC6_SetConfig+0xa8>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d007      	beq.n	80041e4 <TIM_OC6_SetConfig+0x6c>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	4a13      	ldr	r2, [pc, #76]	; (8004224 <TIM_OC6_SetConfig+0xac>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d003      	beq.n	80041e4 <TIM_OC6_SetConfig+0x6c>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	4a12      	ldr	r2, [pc, #72]	; (8004228 <TIM_OC6_SetConfig+0xb0>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d109      	bne.n	80041f8 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041ea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	695b      	ldr	r3, [r3, #20]
 80041f0:	029b      	lsls	r3, r3, #10
 80041f2:	697a      	ldr	r2, [r7, #20]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	697a      	ldr	r2, [r7, #20]
 80041fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	68fa      	ldr	r2, [r7, #12]
 8004202:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	685a      	ldr	r2, [r3, #4]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	621a      	str	r2, [r3, #32]
}
 8004212:	bf00      	nop
 8004214:	371c      	adds	r7, #28
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop
 8004220:	40012c00 	.word	0x40012c00
 8004224:	40014000 	.word	0x40014000
 8004228:	40014400 	.word	0x40014400

0800422c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800422c:	b480      	push	{r7}
 800422e:	b087      	sub	sp, #28
 8004230:	af00      	add	r7, sp, #0
 8004232:	60f8      	str	r0, [r7, #12]
 8004234:	60b9      	str	r1, [r7, #8]
 8004236:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6a1b      	ldr	r3, [r3, #32]
 800423c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6a1b      	ldr	r3, [r3, #32]
 8004242:	f023 0201 	bic.w	r2, r3, #1
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	699b      	ldr	r3, [r3, #24]
 800424e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004256:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	011b      	lsls	r3, r3, #4
 800425c:	693a      	ldr	r2, [r7, #16]
 800425e:	4313      	orrs	r3, r2
 8004260:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	f023 030a 	bic.w	r3, r3, #10
 8004268:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	4313      	orrs	r3, r2
 8004270:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	693a      	ldr	r2, [r7, #16]
 8004276:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	697a      	ldr	r2, [r7, #20]
 800427c:	621a      	str	r2, [r3, #32]
}
 800427e:	bf00      	nop
 8004280:	371c      	adds	r7, #28
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr

0800428a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800428a:	b480      	push	{r7}
 800428c:	b087      	sub	sp, #28
 800428e:	af00      	add	r7, sp, #0
 8004290:	60f8      	str	r0, [r7, #12]
 8004292:	60b9      	str	r1, [r7, #8]
 8004294:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6a1b      	ldr	r3, [r3, #32]
 800429a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6a1b      	ldr	r3, [r3, #32]
 80042a0:	f023 0210 	bic.w	r2, r3, #16
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80042b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	031b      	lsls	r3, r3, #12
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	4313      	orrs	r3, r2
 80042be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80042c6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	011b      	lsls	r3, r3, #4
 80042cc:	697a      	ldr	r2, [r7, #20]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	693a      	ldr	r2, [r7, #16]
 80042d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	697a      	ldr	r2, [r7, #20]
 80042dc:	621a      	str	r2, [r3, #32]
}
 80042de:	bf00      	nop
 80042e0:	371c      	adds	r7, #28
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr

080042ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042ea:	b480      	push	{r7}
 80042ec:	b085      	sub	sp, #20
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	6078      	str	r0, [r7, #4]
 80042f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004300:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004302:	683a      	ldr	r2, [r7, #0]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	4313      	orrs	r3, r2
 8004308:	f043 0307 	orr.w	r3, r3, #7
 800430c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	68fa      	ldr	r2, [r7, #12]
 8004312:	609a      	str	r2, [r3, #8]
}
 8004314:	bf00      	nop
 8004316:	3714      	adds	r7, #20
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr

08004320 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004320:	b480      	push	{r7}
 8004322:	b087      	sub	sp, #28
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	607a      	str	r2, [r7, #4]
 800432c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800433a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	021a      	lsls	r2, r3, #8
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	431a      	orrs	r2, r3
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	4313      	orrs	r3, r2
 8004348:	697a      	ldr	r2, [r7, #20]
 800434a:	4313      	orrs	r3, r2
 800434c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	697a      	ldr	r2, [r7, #20]
 8004352:	609a      	str	r2, [r3, #8]
}
 8004354:	bf00      	nop
 8004356:	371c      	adds	r7, #28
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr

08004360 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004360:	b480      	push	{r7}
 8004362:	b087      	sub	sp, #28
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	f003 031f 	and.w	r3, r3, #31
 8004372:	2201      	movs	r2, #1
 8004374:	fa02 f303 	lsl.w	r3, r2, r3
 8004378:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6a1a      	ldr	r2, [r3, #32]
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	43db      	mvns	r3, r3
 8004382:	401a      	ands	r2, r3
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6a1a      	ldr	r2, [r3, #32]
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	f003 031f 	and.w	r3, r3, #31
 8004392:	6879      	ldr	r1, [r7, #4]
 8004394:	fa01 f303 	lsl.w	r3, r1, r3
 8004398:	431a      	orrs	r2, r3
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	621a      	str	r2, [r3, #32]
}
 800439e:	bf00      	nop
 80043a0:	371c      	adds	r7, #28
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr
	...

080043ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b085      	sub	sp, #20
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d101      	bne.n	80043c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043c0:	2302      	movs	r3, #2
 80043c2:	e04f      	b.n	8004464 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2202      	movs	r2, #2
 80043d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a21      	ldr	r2, [pc, #132]	; (8004470 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d108      	bne.n	8004400 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80043f4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	68fa      	ldr	r2, [r7, #12]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004406:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	4313      	orrs	r3, r2
 8004410:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	68fa      	ldr	r2, [r7, #12]
 8004418:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a14      	ldr	r2, [pc, #80]	; (8004470 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d009      	beq.n	8004438 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800442c:	d004      	beq.n	8004438 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a10      	ldr	r2, [pc, #64]	; (8004474 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d10c      	bne.n	8004452 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800443e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	68ba      	ldr	r2, [r7, #8]
 8004446:	4313      	orrs	r3, r2
 8004448:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	68ba      	ldr	r2, [r7, #8]
 8004450:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2201      	movs	r2, #1
 8004456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004462:	2300      	movs	r3, #0
}
 8004464:	4618      	mov	r0, r3
 8004466:	3714      	adds	r7, #20
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr
 8004470:	40012c00 	.word	0x40012c00
 8004474:	40014000 	.word	0x40014000

08004478 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b082      	sub	sp, #8
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d101      	bne.n	800448a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e040      	b.n	800450c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800448e:	2b00      	cmp	r3, #0
 8004490:	d106      	bne.n	80044a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f7fd fa38 	bl	8001910 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2224      	movs	r2, #36	; 0x24
 80044a4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f022 0201 	bic.w	r2, r2, #1
 80044b4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d002      	beq.n	80044c4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 fb0c 	bl	8004adc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	f000 f8af 	bl	8004628 <UART_SetConfig>
 80044ca:	4603      	mov	r3, r0
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d101      	bne.n	80044d4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e01b      	b.n	800450c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	685a      	ldr	r2, [r3, #4]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80044e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	689a      	ldr	r2, [r3, #8]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80044f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f042 0201 	orr.w	r2, r2, #1
 8004502:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 fb8b 	bl	8004c20 <UART_CheckIdleState>
 800450a:	4603      	mov	r3, r0
}
 800450c:	4618      	mov	r0, r3
 800450e:	3708      	adds	r7, #8
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}

08004514 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b08a      	sub	sp, #40	; 0x28
 8004518:	af02      	add	r7, sp, #8
 800451a:	60f8      	str	r0, [r7, #12]
 800451c:	60b9      	str	r1, [r7, #8]
 800451e:	603b      	str	r3, [r7, #0]
 8004520:	4613      	mov	r3, r2
 8004522:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004528:	2b20      	cmp	r3, #32
 800452a:	d178      	bne.n	800461e <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d002      	beq.n	8004538 <HAL_UART_Transmit+0x24>
 8004532:	88fb      	ldrh	r3, [r7, #6]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d101      	bne.n	800453c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e071      	b.n	8004620 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2200      	movs	r2, #0
 8004540:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2221      	movs	r2, #33	; 0x21
 8004548:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800454a:	f7fd fb99 	bl	8001c80 <HAL_GetTick>
 800454e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	88fa      	ldrh	r2, [r7, #6]
 8004554:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	88fa      	ldrh	r2, [r7, #6]
 800455c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004568:	d108      	bne.n	800457c <HAL_UART_Transmit+0x68>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d104      	bne.n	800457c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004572:	2300      	movs	r3, #0
 8004574:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	61bb      	str	r3, [r7, #24]
 800457a:	e003      	b.n	8004584 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004580:	2300      	movs	r3, #0
 8004582:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004584:	e030      	b.n	80045e8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	9300      	str	r3, [sp, #0]
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	2200      	movs	r2, #0
 800458e:	2180      	movs	r1, #128	; 0x80
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f000 fbed 	bl	8004d70 <UART_WaitOnFlagUntilTimeout>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d004      	beq.n	80045a6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2220      	movs	r2, #32
 80045a0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80045a2:	2303      	movs	r3, #3
 80045a4:	e03c      	b.n	8004620 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d10b      	bne.n	80045c4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	881a      	ldrh	r2, [r3, #0]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045b8:	b292      	uxth	r2, r2
 80045ba:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80045bc:	69bb      	ldr	r3, [r7, #24]
 80045be:	3302      	adds	r3, #2
 80045c0:	61bb      	str	r3, [r7, #24]
 80045c2:	e008      	b.n	80045d6 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	781a      	ldrb	r2, [r3, #0]
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	b292      	uxth	r2, r2
 80045ce:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80045d0:	69fb      	ldr	r3, [r7, #28]
 80045d2:	3301      	adds	r3, #1
 80045d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80045dc:	b29b      	uxth	r3, r3
 80045de:	3b01      	subs	r3, #1
 80045e0:	b29a      	uxth	r2, r3
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d1c8      	bne.n	8004586 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	9300      	str	r3, [sp, #0]
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	2200      	movs	r2, #0
 80045fc:	2140      	movs	r1, #64	; 0x40
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	f000 fbb6 	bl	8004d70 <UART_WaitOnFlagUntilTimeout>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	d004      	beq.n	8004614 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2220      	movs	r2, #32
 800460e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004610:	2303      	movs	r3, #3
 8004612:	e005      	b.n	8004620 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2220      	movs	r2, #32
 8004618:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800461a:	2300      	movs	r3, #0
 800461c:	e000      	b.n	8004620 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800461e:	2302      	movs	r3, #2
  }
}
 8004620:	4618      	mov	r0, r3
 8004622:	3720      	adds	r7, #32
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004628:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800462c:	b08a      	sub	sp, #40	; 0x28
 800462e:	af00      	add	r7, sp, #0
 8004630:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004632:	2300      	movs	r3, #0
 8004634:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	689a      	ldr	r2, [r3, #8]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	691b      	ldr	r3, [r3, #16]
 8004640:	431a      	orrs	r2, r3
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	695b      	ldr	r3, [r3, #20]
 8004646:	431a      	orrs	r2, r3
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	69db      	ldr	r3, [r3, #28]
 800464c:	4313      	orrs	r3, r2
 800464e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	4b9e      	ldr	r3, [pc, #632]	; (80048d0 <UART_SetConfig+0x2a8>)
 8004658:	4013      	ands	r3, r2
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	6812      	ldr	r2, [r2, #0]
 800465e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004660:	430b      	orrs	r3, r1
 8004662:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	68da      	ldr	r2, [r3, #12]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	430a      	orrs	r2, r1
 8004678:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	699b      	ldr	r3, [r3, #24]
 800467e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a93      	ldr	r2, [pc, #588]	; (80048d4 <UART_SetConfig+0x2ac>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d004      	beq.n	8004694 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6a1b      	ldr	r3, [r3, #32]
 800468e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004690:	4313      	orrs	r3, r2
 8004692:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046a4:	430a      	orrs	r2, r1
 80046a6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a8a      	ldr	r2, [pc, #552]	; (80048d8 <UART_SetConfig+0x2b0>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d126      	bne.n	8004700 <UART_SetConfig+0xd8>
 80046b2:	4b8a      	ldr	r3, [pc, #552]	; (80048dc <UART_SetConfig+0x2b4>)
 80046b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046b8:	f003 0303 	and.w	r3, r3, #3
 80046bc:	2b03      	cmp	r3, #3
 80046be:	d81b      	bhi.n	80046f8 <UART_SetConfig+0xd0>
 80046c0:	a201      	add	r2, pc, #4	; (adr r2, 80046c8 <UART_SetConfig+0xa0>)
 80046c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046c6:	bf00      	nop
 80046c8:	080046d9 	.word	0x080046d9
 80046cc:	080046e9 	.word	0x080046e9
 80046d0:	080046e1 	.word	0x080046e1
 80046d4:	080046f1 	.word	0x080046f1
 80046d8:	2301      	movs	r3, #1
 80046da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046de:	e0ab      	b.n	8004838 <UART_SetConfig+0x210>
 80046e0:	2302      	movs	r3, #2
 80046e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046e6:	e0a7      	b.n	8004838 <UART_SetConfig+0x210>
 80046e8:	2304      	movs	r3, #4
 80046ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046ee:	e0a3      	b.n	8004838 <UART_SetConfig+0x210>
 80046f0:	2308      	movs	r3, #8
 80046f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046f6:	e09f      	b.n	8004838 <UART_SetConfig+0x210>
 80046f8:	2310      	movs	r3, #16
 80046fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046fe:	e09b      	b.n	8004838 <UART_SetConfig+0x210>
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a76      	ldr	r2, [pc, #472]	; (80048e0 <UART_SetConfig+0x2b8>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d138      	bne.n	800477c <UART_SetConfig+0x154>
 800470a:	4b74      	ldr	r3, [pc, #464]	; (80048dc <UART_SetConfig+0x2b4>)
 800470c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004710:	f003 030c 	and.w	r3, r3, #12
 8004714:	2b0c      	cmp	r3, #12
 8004716:	d82d      	bhi.n	8004774 <UART_SetConfig+0x14c>
 8004718:	a201      	add	r2, pc, #4	; (adr r2, 8004720 <UART_SetConfig+0xf8>)
 800471a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800471e:	bf00      	nop
 8004720:	08004755 	.word	0x08004755
 8004724:	08004775 	.word	0x08004775
 8004728:	08004775 	.word	0x08004775
 800472c:	08004775 	.word	0x08004775
 8004730:	08004765 	.word	0x08004765
 8004734:	08004775 	.word	0x08004775
 8004738:	08004775 	.word	0x08004775
 800473c:	08004775 	.word	0x08004775
 8004740:	0800475d 	.word	0x0800475d
 8004744:	08004775 	.word	0x08004775
 8004748:	08004775 	.word	0x08004775
 800474c:	08004775 	.word	0x08004775
 8004750:	0800476d 	.word	0x0800476d
 8004754:	2300      	movs	r3, #0
 8004756:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800475a:	e06d      	b.n	8004838 <UART_SetConfig+0x210>
 800475c:	2302      	movs	r3, #2
 800475e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004762:	e069      	b.n	8004838 <UART_SetConfig+0x210>
 8004764:	2304      	movs	r3, #4
 8004766:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800476a:	e065      	b.n	8004838 <UART_SetConfig+0x210>
 800476c:	2308      	movs	r3, #8
 800476e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004772:	e061      	b.n	8004838 <UART_SetConfig+0x210>
 8004774:	2310      	movs	r3, #16
 8004776:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800477a:	e05d      	b.n	8004838 <UART_SetConfig+0x210>
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a58      	ldr	r2, [pc, #352]	; (80048e4 <UART_SetConfig+0x2bc>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d125      	bne.n	80047d2 <UART_SetConfig+0x1aa>
 8004786:	4b55      	ldr	r3, [pc, #340]	; (80048dc <UART_SetConfig+0x2b4>)
 8004788:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800478c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004790:	2b30      	cmp	r3, #48	; 0x30
 8004792:	d016      	beq.n	80047c2 <UART_SetConfig+0x19a>
 8004794:	2b30      	cmp	r3, #48	; 0x30
 8004796:	d818      	bhi.n	80047ca <UART_SetConfig+0x1a2>
 8004798:	2b20      	cmp	r3, #32
 800479a:	d00a      	beq.n	80047b2 <UART_SetConfig+0x18a>
 800479c:	2b20      	cmp	r3, #32
 800479e:	d814      	bhi.n	80047ca <UART_SetConfig+0x1a2>
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d002      	beq.n	80047aa <UART_SetConfig+0x182>
 80047a4:	2b10      	cmp	r3, #16
 80047a6:	d008      	beq.n	80047ba <UART_SetConfig+0x192>
 80047a8:	e00f      	b.n	80047ca <UART_SetConfig+0x1a2>
 80047aa:	2300      	movs	r3, #0
 80047ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047b0:	e042      	b.n	8004838 <UART_SetConfig+0x210>
 80047b2:	2302      	movs	r3, #2
 80047b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047b8:	e03e      	b.n	8004838 <UART_SetConfig+0x210>
 80047ba:	2304      	movs	r3, #4
 80047bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047c0:	e03a      	b.n	8004838 <UART_SetConfig+0x210>
 80047c2:	2308      	movs	r3, #8
 80047c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047c8:	e036      	b.n	8004838 <UART_SetConfig+0x210>
 80047ca:	2310      	movs	r3, #16
 80047cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047d0:	e032      	b.n	8004838 <UART_SetConfig+0x210>
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a3f      	ldr	r2, [pc, #252]	; (80048d4 <UART_SetConfig+0x2ac>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d12a      	bne.n	8004832 <UART_SetConfig+0x20a>
 80047dc:	4b3f      	ldr	r3, [pc, #252]	; (80048dc <UART_SetConfig+0x2b4>)
 80047de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047e2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80047e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80047ea:	d01a      	beq.n	8004822 <UART_SetConfig+0x1fa>
 80047ec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80047f0:	d81b      	bhi.n	800482a <UART_SetConfig+0x202>
 80047f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047f6:	d00c      	beq.n	8004812 <UART_SetConfig+0x1ea>
 80047f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047fc:	d815      	bhi.n	800482a <UART_SetConfig+0x202>
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d003      	beq.n	800480a <UART_SetConfig+0x1e2>
 8004802:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004806:	d008      	beq.n	800481a <UART_SetConfig+0x1f2>
 8004808:	e00f      	b.n	800482a <UART_SetConfig+0x202>
 800480a:	2300      	movs	r3, #0
 800480c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004810:	e012      	b.n	8004838 <UART_SetConfig+0x210>
 8004812:	2302      	movs	r3, #2
 8004814:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004818:	e00e      	b.n	8004838 <UART_SetConfig+0x210>
 800481a:	2304      	movs	r3, #4
 800481c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004820:	e00a      	b.n	8004838 <UART_SetConfig+0x210>
 8004822:	2308      	movs	r3, #8
 8004824:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004828:	e006      	b.n	8004838 <UART_SetConfig+0x210>
 800482a:	2310      	movs	r3, #16
 800482c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004830:	e002      	b.n	8004838 <UART_SetConfig+0x210>
 8004832:	2310      	movs	r3, #16
 8004834:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a25      	ldr	r2, [pc, #148]	; (80048d4 <UART_SetConfig+0x2ac>)
 800483e:	4293      	cmp	r3, r2
 8004840:	f040 808a 	bne.w	8004958 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004844:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004848:	2b08      	cmp	r3, #8
 800484a:	d824      	bhi.n	8004896 <UART_SetConfig+0x26e>
 800484c:	a201      	add	r2, pc, #4	; (adr r2, 8004854 <UART_SetConfig+0x22c>)
 800484e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004852:	bf00      	nop
 8004854:	08004879 	.word	0x08004879
 8004858:	08004897 	.word	0x08004897
 800485c:	08004881 	.word	0x08004881
 8004860:	08004897 	.word	0x08004897
 8004864:	08004887 	.word	0x08004887
 8004868:	08004897 	.word	0x08004897
 800486c:	08004897 	.word	0x08004897
 8004870:	08004897 	.word	0x08004897
 8004874:	0800488f 	.word	0x0800488f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004878:	f7fe faba 	bl	8002df0 <HAL_RCC_GetPCLK1Freq>
 800487c:	61f8      	str	r0, [r7, #28]
        break;
 800487e:	e010      	b.n	80048a2 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004880:	4b19      	ldr	r3, [pc, #100]	; (80048e8 <UART_SetConfig+0x2c0>)
 8004882:	61fb      	str	r3, [r7, #28]
        break;
 8004884:	e00d      	b.n	80048a2 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004886:	f7fe fa1b 	bl	8002cc0 <HAL_RCC_GetSysClockFreq>
 800488a:	61f8      	str	r0, [r7, #28]
        break;
 800488c:	e009      	b.n	80048a2 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800488e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004892:	61fb      	str	r3, [r7, #28]
        break;
 8004894:	e005      	b.n	80048a2 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8004896:	2300      	movs	r3, #0
 8004898:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80048a0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	f000 8109 	beq.w	8004abc <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	685a      	ldr	r2, [r3, #4]
 80048ae:	4613      	mov	r3, r2
 80048b0:	005b      	lsls	r3, r3, #1
 80048b2:	4413      	add	r3, r2
 80048b4:	69fa      	ldr	r2, [r7, #28]
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d305      	bcc.n	80048c6 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80048c0:	69fa      	ldr	r2, [r7, #28]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d912      	bls.n	80048ec <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80048cc:	e0f6      	b.n	8004abc <UART_SetConfig+0x494>
 80048ce:	bf00      	nop
 80048d0:	efff69f3 	.word	0xefff69f3
 80048d4:	40008000 	.word	0x40008000
 80048d8:	40013800 	.word	0x40013800
 80048dc:	40021000 	.word	0x40021000
 80048e0:	40004400 	.word	0x40004400
 80048e4:	40004800 	.word	0x40004800
 80048e8:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	2200      	movs	r2, #0
 80048f0:	461c      	mov	r4, r3
 80048f2:	4615      	mov	r5, r2
 80048f4:	f04f 0200 	mov.w	r2, #0
 80048f8:	f04f 0300 	mov.w	r3, #0
 80048fc:	022b      	lsls	r3, r5, #8
 80048fe:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004902:	0222      	lsls	r2, r4, #8
 8004904:	68f9      	ldr	r1, [r7, #12]
 8004906:	6849      	ldr	r1, [r1, #4]
 8004908:	0849      	lsrs	r1, r1, #1
 800490a:	2000      	movs	r0, #0
 800490c:	4688      	mov	r8, r1
 800490e:	4681      	mov	r9, r0
 8004910:	eb12 0a08 	adds.w	sl, r2, r8
 8004914:	eb43 0b09 	adc.w	fp, r3, r9
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	603b      	str	r3, [r7, #0]
 8004920:	607a      	str	r2, [r7, #4]
 8004922:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004926:	4650      	mov	r0, sl
 8004928:	4659      	mov	r1, fp
 800492a:	f7fc f98d 	bl	8000c48 <__aeabi_uldivmod>
 800492e:	4602      	mov	r2, r0
 8004930:	460b      	mov	r3, r1
 8004932:	4613      	mov	r3, r2
 8004934:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800493c:	d308      	bcc.n	8004950 <UART_SetConfig+0x328>
 800493e:	69bb      	ldr	r3, [r7, #24]
 8004940:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004944:	d204      	bcs.n	8004950 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	69ba      	ldr	r2, [r7, #24]
 800494c:	60da      	str	r2, [r3, #12]
 800494e:	e0b5      	b.n	8004abc <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004956:	e0b1      	b.n	8004abc <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	69db      	ldr	r3, [r3, #28]
 800495c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004960:	d15d      	bne.n	8004a1e <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8004962:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004966:	2b08      	cmp	r3, #8
 8004968:	d827      	bhi.n	80049ba <UART_SetConfig+0x392>
 800496a:	a201      	add	r2, pc, #4	; (adr r2, 8004970 <UART_SetConfig+0x348>)
 800496c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004970:	08004995 	.word	0x08004995
 8004974:	0800499d 	.word	0x0800499d
 8004978:	080049a5 	.word	0x080049a5
 800497c:	080049bb 	.word	0x080049bb
 8004980:	080049ab 	.word	0x080049ab
 8004984:	080049bb 	.word	0x080049bb
 8004988:	080049bb 	.word	0x080049bb
 800498c:	080049bb 	.word	0x080049bb
 8004990:	080049b3 	.word	0x080049b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004994:	f7fe fa2c 	bl	8002df0 <HAL_RCC_GetPCLK1Freq>
 8004998:	61f8      	str	r0, [r7, #28]
        break;
 800499a:	e014      	b.n	80049c6 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800499c:	f7fe fa3e 	bl	8002e1c <HAL_RCC_GetPCLK2Freq>
 80049a0:	61f8      	str	r0, [r7, #28]
        break;
 80049a2:	e010      	b.n	80049c6 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049a4:	4b4c      	ldr	r3, [pc, #304]	; (8004ad8 <UART_SetConfig+0x4b0>)
 80049a6:	61fb      	str	r3, [r7, #28]
        break;
 80049a8:	e00d      	b.n	80049c6 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049aa:	f7fe f989 	bl	8002cc0 <HAL_RCC_GetSysClockFreq>
 80049ae:	61f8      	str	r0, [r7, #28]
        break;
 80049b0:	e009      	b.n	80049c6 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049b6:	61fb      	str	r3, [r7, #28]
        break;
 80049b8:	e005      	b.n	80049c6 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 80049ba:	2300      	movs	r3, #0
 80049bc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80049c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d077      	beq.n	8004abc <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	005a      	lsls	r2, r3, #1
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	085b      	lsrs	r3, r3, #1
 80049d6:	441a      	add	r2, r3
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80049e0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049e2:	69bb      	ldr	r3, [r7, #24]
 80049e4:	2b0f      	cmp	r3, #15
 80049e6:	d916      	bls.n	8004a16 <UART_SetConfig+0x3ee>
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049ee:	d212      	bcs.n	8004a16 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	f023 030f 	bic.w	r3, r3, #15
 80049f8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80049fa:	69bb      	ldr	r3, [r7, #24]
 80049fc:	085b      	lsrs	r3, r3, #1
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	f003 0307 	and.w	r3, r3, #7
 8004a04:	b29a      	uxth	r2, r3
 8004a06:	8afb      	ldrh	r3, [r7, #22]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	8afa      	ldrh	r2, [r7, #22]
 8004a12:	60da      	str	r2, [r3, #12]
 8004a14:	e052      	b.n	8004abc <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004a1c:	e04e      	b.n	8004abc <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a1e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004a22:	2b08      	cmp	r3, #8
 8004a24:	d827      	bhi.n	8004a76 <UART_SetConfig+0x44e>
 8004a26:	a201      	add	r2, pc, #4	; (adr r2, 8004a2c <UART_SetConfig+0x404>)
 8004a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a2c:	08004a51 	.word	0x08004a51
 8004a30:	08004a59 	.word	0x08004a59
 8004a34:	08004a61 	.word	0x08004a61
 8004a38:	08004a77 	.word	0x08004a77
 8004a3c:	08004a67 	.word	0x08004a67
 8004a40:	08004a77 	.word	0x08004a77
 8004a44:	08004a77 	.word	0x08004a77
 8004a48:	08004a77 	.word	0x08004a77
 8004a4c:	08004a6f 	.word	0x08004a6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a50:	f7fe f9ce 	bl	8002df0 <HAL_RCC_GetPCLK1Freq>
 8004a54:	61f8      	str	r0, [r7, #28]
        break;
 8004a56:	e014      	b.n	8004a82 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a58:	f7fe f9e0 	bl	8002e1c <HAL_RCC_GetPCLK2Freq>
 8004a5c:	61f8      	str	r0, [r7, #28]
        break;
 8004a5e:	e010      	b.n	8004a82 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a60:	4b1d      	ldr	r3, [pc, #116]	; (8004ad8 <UART_SetConfig+0x4b0>)
 8004a62:	61fb      	str	r3, [r7, #28]
        break;
 8004a64:	e00d      	b.n	8004a82 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a66:	f7fe f92b 	bl	8002cc0 <HAL_RCC_GetSysClockFreq>
 8004a6a:	61f8      	str	r0, [r7, #28]
        break;
 8004a6c:	e009      	b.n	8004a82 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a72:	61fb      	str	r3, [r7, #28]
        break;
 8004a74:	e005      	b.n	8004a82 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8004a76:	2300      	movs	r3, #0
 8004a78:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004a80:	bf00      	nop
    }

    if (pclk != 0U)
 8004a82:	69fb      	ldr	r3, [r7, #28]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d019      	beq.n	8004abc <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	085a      	lsrs	r2, r3, #1
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	441a      	add	r2, r3
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a9a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	2b0f      	cmp	r3, #15
 8004aa0:	d909      	bls.n	8004ab6 <UART_SetConfig+0x48e>
 8004aa2:	69bb      	ldr	r3, [r7, #24]
 8004aa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004aa8:	d205      	bcs.n	8004ab6 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004aaa:	69bb      	ldr	r3, [r7, #24]
 8004aac:	b29a      	uxth	r2, r3
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	60da      	str	r2, [r3, #12]
 8004ab4:	e002      	b.n	8004abc <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004ac8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3728      	adds	r7, #40	; 0x28
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ad6:	bf00      	nop
 8004ad8:	00f42400 	.word	0x00f42400

08004adc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b083      	sub	sp, #12
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae8:	f003 0308 	and.w	r3, r3, #8
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d00a      	beq.n	8004b06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	430a      	orrs	r2, r1
 8004b04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00a      	beq.n	8004b28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	430a      	orrs	r2, r1
 8004b26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2c:	f003 0302 	and.w	r3, r3, #2
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d00a      	beq.n	8004b4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	430a      	orrs	r2, r1
 8004b48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b4e:	f003 0304 	and.w	r3, r3, #4
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00a      	beq.n	8004b6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b70:	f003 0310 	and.w	r3, r3, #16
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d00a      	beq.n	8004b8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	430a      	orrs	r2, r1
 8004b8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b92:	f003 0320 	and.w	r3, r3, #32
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00a      	beq.n	8004bb0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	430a      	orrs	r2, r1
 8004bae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d01a      	beq.n	8004bf2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	430a      	orrs	r2, r1
 8004bd0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004bda:	d10a      	bne.n	8004bf2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	430a      	orrs	r2, r1
 8004bf0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d00a      	beq.n	8004c14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	430a      	orrs	r2, r1
 8004c12:	605a      	str	r2, [r3, #4]
  }
}
 8004c14:	bf00      	nop
 8004c16:	370c      	adds	r7, #12
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr

08004c20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b098      	sub	sp, #96	; 0x60
 8004c24:	af02      	add	r7, sp, #8
 8004c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c30:	f7fd f826 	bl	8001c80 <HAL_GetTick>
 8004c34:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0308 	and.w	r3, r3, #8
 8004c40:	2b08      	cmp	r3, #8
 8004c42:	d12e      	bne.n	8004ca2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c44:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c48:	9300      	str	r3, [sp, #0]
 8004c4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 f88c 	bl	8004d70 <UART_WaitOnFlagUntilTimeout>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d021      	beq.n	8004ca2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c66:	e853 3f00 	ldrex	r3, [r3]
 8004c6a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004c6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c72:	653b      	str	r3, [r7, #80]	; 0x50
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	461a      	mov	r2, r3
 8004c7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c7c:	647b      	str	r3, [r7, #68]	; 0x44
 8004c7e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c80:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004c82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c84:	e841 2300 	strex	r3, r2, [r1]
 8004c88:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004c8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d1e6      	bne.n	8004c5e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2220      	movs	r2, #32
 8004c94:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	e062      	b.n	8004d68 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0304 	and.w	r3, r3, #4
 8004cac:	2b04      	cmp	r3, #4
 8004cae:	d149      	bne.n	8004d44 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cb0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004cb4:	9300      	str	r3, [sp, #0]
 8004cb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 f856 	bl	8004d70 <UART_WaitOnFlagUntilTimeout>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d03c      	beq.n	8004d44 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd2:	e853 3f00 	ldrex	r3, [r3]
 8004cd6:	623b      	str	r3, [r7, #32]
   return(result);
 8004cd8:	6a3b      	ldr	r3, [r7, #32]
 8004cda:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004cde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ce8:	633b      	str	r3, [r7, #48]	; 0x30
 8004cea:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004cee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cf0:	e841 2300 	strex	r3, r2, [r1]
 8004cf4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d1e6      	bne.n	8004cca <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	3308      	adds	r3, #8
 8004d02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	e853 3f00 	ldrex	r3, [r3]
 8004d0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f023 0301 	bic.w	r3, r3, #1
 8004d12:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	3308      	adds	r3, #8
 8004d1a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d1c:	61fa      	str	r2, [r7, #28]
 8004d1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d20:	69b9      	ldr	r1, [r7, #24]
 8004d22:	69fa      	ldr	r2, [r7, #28]
 8004d24:	e841 2300 	strex	r3, r2, [r1]
 8004d28:	617b      	str	r3, [r7, #20]
   return(result);
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d1e5      	bne.n	8004cfc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2220      	movs	r2, #32
 8004d34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d40:	2303      	movs	r3, #3
 8004d42:	e011      	b.n	8004d68 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2220      	movs	r2, #32
 8004d48:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004d66:	2300      	movs	r3, #0
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3758      	adds	r7, #88	; 0x58
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	603b      	str	r3, [r7, #0]
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d80:	e049      	b.n	8004e16 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d88:	d045      	beq.n	8004e16 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d8a:	f7fc ff79 	bl	8001c80 <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	69ba      	ldr	r2, [r7, #24]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d302      	bcc.n	8004da0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d101      	bne.n	8004da4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e048      	b.n	8004e36 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0304 	and.w	r3, r3, #4
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d031      	beq.n	8004e16 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	69db      	ldr	r3, [r3, #28]
 8004db8:	f003 0308 	and.w	r3, r3, #8
 8004dbc:	2b08      	cmp	r3, #8
 8004dbe:	d110      	bne.n	8004de2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	2208      	movs	r2, #8
 8004dc6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004dc8:	68f8      	ldr	r0, [r7, #12]
 8004dca:	f000 f838 	bl	8004e3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2208      	movs	r2, #8
 8004dd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e029      	b.n	8004e36 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	69db      	ldr	r3, [r3, #28]
 8004de8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004dec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004df0:	d111      	bne.n	8004e16 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004dfa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004dfc:	68f8      	ldr	r0, [r7, #12]
 8004dfe:	f000 f81e 	bl	8004e3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2220      	movs	r2, #32
 8004e06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e00f      	b.n	8004e36 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	69da      	ldr	r2, [r3, #28]
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	4013      	ands	r3, r2
 8004e20:	68ba      	ldr	r2, [r7, #8]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	bf0c      	ite	eq
 8004e26:	2301      	moveq	r3, #1
 8004e28:	2300      	movne	r3, #0
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	79fb      	ldrb	r3, [r7, #7]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d0a6      	beq.n	8004d82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}

08004e3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e3e:	b480      	push	{r7}
 8004e40:	b095      	sub	sp, #84	; 0x54
 8004e42:	af00      	add	r7, sp, #0
 8004e44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e4e:	e853 3f00 	ldrex	r3, [r3]
 8004e52:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e56:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	461a      	mov	r2, r3
 8004e62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e64:	643b      	str	r3, [r7, #64]	; 0x40
 8004e66:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e68:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004e6a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004e6c:	e841 2300 	strex	r3, r2, [r1]
 8004e70:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d1e6      	bne.n	8004e46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	3308      	adds	r3, #8
 8004e7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e80:	6a3b      	ldr	r3, [r7, #32]
 8004e82:	e853 3f00 	ldrex	r3, [r3]
 8004e86:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e88:	69fb      	ldr	r3, [r7, #28]
 8004e8a:	f023 0301 	bic.w	r3, r3, #1
 8004e8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	3308      	adds	r3, #8
 8004e96:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e98:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e9a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004e9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ea0:	e841 2300 	strex	r3, r2, [r1]
 8004ea4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d1e5      	bne.n	8004e78 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d118      	bne.n	8004ee6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	e853 3f00 	ldrex	r3, [r3]
 8004ec0:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	f023 0310 	bic.w	r3, r3, #16
 8004ec8:	647b      	str	r3, [r7, #68]	; 0x44
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	461a      	mov	r2, r3
 8004ed0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ed2:	61bb      	str	r3, [r7, #24]
 8004ed4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed6:	6979      	ldr	r1, [r7, #20]
 8004ed8:	69ba      	ldr	r2, [r7, #24]
 8004eda:	e841 2300 	strex	r3, r2, [r1]
 8004ede:	613b      	str	r3, [r7, #16]
   return(result);
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1e6      	bne.n	8004eb4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2220      	movs	r2, #32
 8004eea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004efa:	bf00      	nop
 8004efc:	3754      	adds	r7, #84	; 0x54
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
	...

08004f08 <acos>:
 8004f08:	b538      	push	{r3, r4, r5, lr}
 8004f0a:	ed2d 8b02 	vpush	{d8}
 8004f0e:	ec55 4b10 	vmov	r4, r5, d0
 8004f12:	f000 f9c1 	bl	8005298 <__ieee754_acos>
 8004f16:	4622      	mov	r2, r4
 8004f18:	462b      	mov	r3, r5
 8004f1a:	4620      	mov	r0, r4
 8004f1c:	4629      	mov	r1, r5
 8004f1e:	eeb0 8a40 	vmov.f32	s16, s0
 8004f22:	eef0 8a60 	vmov.f32	s17, s1
 8004f26:	f7fb fe01 	bl	8000b2c <__aeabi_dcmpun>
 8004f2a:	b9a8      	cbnz	r0, 8004f58 <acos+0x50>
 8004f2c:	ec45 4b10 	vmov	d0, r4, r5
 8004f30:	f000 f8ba 	bl	80050a8 <fabs>
 8004f34:	4b0c      	ldr	r3, [pc, #48]	; (8004f68 <acos+0x60>)
 8004f36:	ec51 0b10 	vmov	r0, r1, d0
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f7fb fdec 	bl	8000b18 <__aeabi_dcmpgt>
 8004f40:	b150      	cbz	r0, 8004f58 <acos+0x50>
 8004f42:	f001 fdcd 	bl	8006ae0 <__errno>
 8004f46:	ecbd 8b02 	vpop	{d8}
 8004f4a:	2321      	movs	r3, #33	; 0x21
 8004f4c:	6003      	str	r3, [r0, #0]
 8004f4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f52:	4806      	ldr	r0, [pc, #24]	; (8004f6c <acos+0x64>)
 8004f54:	f000 b8bc 	b.w	80050d0 <nan>
 8004f58:	eeb0 0a48 	vmov.f32	s0, s16
 8004f5c:	eef0 0a68 	vmov.f32	s1, s17
 8004f60:	ecbd 8b02 	vpop	{d8}
 8004f64:	bd38      	pop	{r3, r4, r5, pc}
 8004f66:	bf00      	nop
 8004f68:	3ff00000 	.word	0x3ff00000
 8004f6c:	08007644 	.word	0x08007644

08004f70 <pow>:
 8004f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f72:	ed2d 8b02 	vpush	{d8}
 8004f76:	eeb0 8a40 	vmov.f32	s16, s0
 8004f7a:	eef0 8a60 	vmov.f32	s17, s1
 8004f7e:	ec55 4b11 	vmov	r4, r5, d1
 8004f82:	f000 fbe9 	bl	8005758 <__ieee754_pow>
 8004f86:	4622      	mov	r2, r4
 8004f88:	462b      	mov	r3, r5
 8004f8a:	4620      	mov	r0, r4
 8004f8c:	4629      	mov	r1, r5
 8004f8e:	ec57 6b10 	vmov	r6, r7, d0
 8004f92:	f7fb fdcb 	bl	8000b2c <__aeabi_dcmpun>
 8004f96:	2800      	cmp	r0, #0
 8004f98:	d13b      	bne.n	8005012 <pow+0xa2>
 8004f9a:	ec51 0b18 	vmov	r0, r1, d8
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	f7fb fd91 	bl	8000ac8 <__aeabi_dcmpeq>
 8004fa6:	b1b8      	cbz	r0, 8004fd8 <pow+0x68>
 8004fa8:	2200      	movs	r2, #0
 8004faa:	2300      	movs	r3, #0
 8004fac:	4620      	mov	r0, r4
 8004fae:	4629      	mov	r1, r5
 8004fb0:	f7fb fd8a 	bl	8000ac8 <__aeabi_dcmpeq>
 8004fb4:	2800      	cmp	r0, #0
 8004fb6:	d146      	bne.n	8005046 <pow+0xd6>
 8004fb8:	ec45 4b10 	vmov	d0, r4, r5
 8004fbc:	f000 f87d 	bl	80050ba <finite>
 8004fc0:	b338      	cbz	r0, 8005012 <pow+0xa2>
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	4620      	mov	r0, r4
 8004fc8:	4629      	mov	r1, r5
 8004fca:	f7fb fd87 	bl	8000adc <__aeabi_dcmplt>
 8004fce:	b300      	cbz	r0, 8005012 <pow+0xa2>
 8004fd0:	f001 fd86 	bl	8006ae0 <__errno>
 8004fd4:	2322      	movs	r3, #34	; 0x22
 8004fd6:	e01b      	b.n	8005010 <pow+0xa0>
 8004fd8:	ec47 6b10 	vmov	d0, r6, r7
 8004fdc:	f000 f86d 	bl	80050ba <finite>
 8004fe0:	b9e0      	cbnz	r0, 800501c <pow+0xac>
 8004fe2:	eeb0 0a48 	vmov.f32	s0, s16
 8004fe6:	eef0 0a68 	vmov.f32	s1, s17
 8004fea:	f000 f866 	bl	80050ba <finite>
 8004fee:	b1a8      	cbz	r0, 800501c <pow+0xac>
 8004ff0:	ec45 4b10 	vmov	d0, r4, r5
 8004ff4:	f000 f861 	bl	80050ba <finite>
 8004ff8:	b180      	cbz	r0, 800501c <pow+0xac>
 8004ffa:	4632      	mov	r2, r6
 8004ffc:	463b      	mov	r3, r7
 8004ffe:	4630      	mov	r0, r6
 8005000:	4639      	mov	r1, r7
 8005002:	f7fb fd93 	bl	8000b2c <__aeabi_dcmpun>
 8005006:	2800      	cmp	r0, #0
 8005008:	d0e2      	beq.n	8004fd0 <pow+0x60>
 800500a:	f001 fd69 	bl	8006ae0 <__errno>
 800500e:	2321      	movs	r3, #33	; 0x21
 8005010:	6003      	str	r3, [r0, #0]
 8005012:	ecbd 8b02 	vpop	{d8}
 8005016:	ec47 6b10 	vmov	d0, r6, r7
 800501a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800501c:	2200      	movs	r2, #0
 800501e:	2300      	movs	r3, #0
 8005020:	4630      	mov	r0, r6
 8005022:	4639      	mov	r1, r7
 8005024:	f7fb fd50 	bl	8000ac8 <__aeabi_dcmpeq>
 8005028:	2800      	cmp	r0, #0
 800502a:	d0f2      	beq.n	8005012 <pow+0xa2>
 800502c:	eeb0 0a48 	vmov.f32	s0, s16
 8005030:	eef0 0a68 	vmov.f32	s1, s17
 8005034:	f000 f841 	bl	80050ba <finite>
 8005038:	2800      	cmp	r0, #0
 800503a:	d0ea      	beq.n	8005012 <pow+0xa2>
 800503c:	ec45 4b10 	vmov	d0, r4, r5
 8005040:	f000 f83b 	bl	80050ba <finite>
 8005044:	e7c3      	b.n	8004fce <pow+0x5e>
 8005046:	4f01      	ldr	r7, [pc, #4]	; (800504c <pow+0xdc>)
 8005048:	2600      	movs	r6, #0
 800504a:	e7e2      	b.n	8005012 <pow+0xa2>
 800504c:	3ff00000 	.word	0x3ff00000

08005050 <sqrt>:
 8005050:	b538      	push	{r3, r4, r5, lr}
 8005052:	ed2d 8b02 	vpush	{d8}
 8005056:	ec55 4b10 	vmov	r4, r5, d0
 800505a:	f000 f841 	bl	80050e0 <__ieee754_sqrt>
 800505e:	4622      	mov	r2, r4
 8005060:	462b      	mov	r3, r5
 8005062:	4620      	mov	r0, r4
 8005064:	4629      	mov	r1, r5
 8005066:	eeb0 8a40 	vmov.f32	s16, s0
 800506a:	eef0 8a60 	vmov.f32	s17, s1
 800506e:	f7fb fd5d 	bl	8000b2c <__aeabi_dcmpun>
 8005072:	b990      	cbnz	r0, 800509a <sqrt+0x4a>
 8005074:	2200      	movs	r2, #0
 8005076:	2300      	movs	r3, #0
 8005078:	4620      	mov	r0, r4
 800507a:	4629      	mov	r1, r5
 800507c:	f7fb fd2e 	bl	8000adc <__aeabi_dcmplt>
 8005080:	b158      	cbz	r0, 800509a <sqrt+0x4a>
 8005082:	f001 fd2d 	bl	8006ae0 <__errno>
 8005086:	2321      	movs	r3, #33	; 0x21
 8005088:	6003      	str	r3, [r0, #0]
 800508a:	2200      	movs	r2, #0
 800508c:	2300      	movs	r3, #0
 800508e:	4610      	mov	r0, r2
 8005090:	4619      	mov	r1, r3
 8005092:	f7fb fbdb 	bl	800084c <__aeabi_ddiv>
 8005096:	ec41 0b18 	vmov	d8, r0, r1
 800509a:	eeb0 0a48 	vmov.f32	s0, s16
 800509e:	eef0 0a68 	vmov.f32	s1, s17
 80050a2:	ecbd 8b02 	vpop	{d8}
 80050a6:	bd38      	pop	{r3, r4, r5, pc}

080050a8 <fabs>:
 80050a8:	ec51 0b10 	vmov	r0, r1, d0
 80050ac:	ee10 2a10 	vmov	r2, s0
 80050b0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80050b4:	ec43 2b10 	vmov	d0, r2, r3
 80050b8:	4770      	bx	lr

080050ba <finite>:
 80050ba:	b082      	sub	sp, #8
 80050bc:	ed8d 0b00 	vstr	d0, [sp]
 80050c0:	9801      	ldr	r0, [sp, #4]
 80050c2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80050c6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80050ca:	0fc0      	lsrs	r0, r0, #31
 80050cc:	b002      	add	sp, #8
 80050ce:	4770      	bx	lr

080050d0 <nan>:
 80050d0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80050d8 <nan+0x8>
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	00000000 	.word	0x00000000
 80050dc:	7ff80000 	.word	0x7ff80000

080050e0 <__ieee754_sqrt>:
 80050e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050e4:	ec55 4b10 	vmov	r4, r5, d0
 80050e8:	4e67      	ldr	r6, [pc, #412]	; (8005288 <__ieee754_sqrt+0x1a8>)
 80050ea:	43ae      	bics	r6, r5
 80050ec:	ee10 0a10 	vmov	r0, s0
 80050f0:	ee10 2a10 	vmov	r2, s0
 80050f4:	4629      	mov	r1, r5
 80050f6:	462b      	mov	r3, r5
 80050f8:	d10d      	bne.n	8005116 <__ieee754_sqrt+0x36>
 80050fa:	f7fb fa7d 	bl	80005f8 <__aeabi_dmul>
 80050fe:	4602      	mov	r2, r0
 8005100:	460b      	mov	r3, r1
 8005102:	4620      	mov	r0, r4
 8005104:	4629      	mov	r1, r5
 8005106:	f7fb f8c1 	bl	800028c <__adddf3>
 800510a:	4604      	mov	r4, r0
 800510c:	460d      	mov	r5, r1
 800510e:	ec45 4b10 	vmov	d0, r4, r5
 8005112:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005116:	2d00      	cmp	r5, #0
 8005118:	dc0b      	bgt.n	8005132 <__ieee754_sqrt+0x52>
 800511a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800511e:	4326      	orrs	r6, r4
 8005120:	d0f5      	beq.n	800510e <__ieee754_sqrt+0x2e>
 8005122:	b135      	cbz	r5, 8005132 <__ieee754_sqrt+0x52>
 8005124:	f7fb f8b0 	bl	8000288 <__aeabi_dsub>
 8005128:	4602      	mov	r2, r0
 800512a:	460b      	mov	r3, r1
 800512c:	f7fb fb8e 	bl	800084c <__aeabi_ddiv>
 8005130:	e7eb      	b.n	800510a <__ieee754_sqrt+0x2a>
 8005132:	1509      	asrs	r1, r1, #20
 8005134:	f000 808d 	beq.w	8005252 <__ieee754_sqrt+0x172>
 8005138:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800513c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8005140:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005144:	07c9      	lsls	r1, r1, #31
 8005146:	bf5c      	itt	pl
 8005148:	005b      	lslpl	r3, r3, #1
 800514a:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800514e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005152:	bf58      	it	pl
 8005154:	0052      	lslpl	r2, r2, #1
 8005156:	2500      	movs	r5, #0
 8005158:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800515c:	1076      	asrs	r6, r6, #1
 800515e:	0052      	lsls	r2, r2, #1
 8005160:	f04f 0e16 	mov.w	lr, #22
 8005164:	46ac      	mov	ip, r5
 8005166:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800516a:	eb0c 0001 	add.w	r0, ip, r1
 800516e:	4298      	cmp	r0, r3
 8005170:	bfde      	ittt	le
 8005172:	1a1b      	suble	r3, r3, r0
 8005174:	eb00 0c01 	addle.w	ip, r0, r1
 8005178:	186d      	addle	r5, r5, r1
 800517a:	005b      	lsls	r3, r3, #1
 800517c:	f1be 0e01 	subs.w	lr, lr, #1
 8005180:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8005184:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8005188:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800518c:	d1ed      	bne.n	800516a <__ieee754_sqrt+0x8a>
 800518e:	4674      	mov	r4, lr
 8005190:	2720      	movs	r7, #32
 8005192:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8005196:	4563      	cmp	r3, ip
 8005198:	eb01 000e 	add.w	r0, r1, lr
 800519c:	dc02      	bgt.n	80051a4 <__ieee754_sqrt+0xc4>
 800519e:	d113      	bne.n	80051c8 <__ieee754_sqrt+0xe8>
 80051a0:	4290      	cmp	r0, r2
 80051a2:	d811      	bhi.n	80051c8 <__ieee754_sqrt+0xe8>
 80051a4:	2800      	cmp	r0, #0
 80051a6:	eb00 0e01 	add.w	lr, r0, r1
 80051aa:	da57      	bge.n	800525c <__ieee754_sqrt+0x17c>
 80051ac:	f1be 0f00 	cmp.w	lr, #0
 80051b0:	db54      	blt.n	800525c <__ieee754_sqrt+0x17c>
 80051b2:	f10c 0801 	add.w	r8, ip, #1
 80051b6:	eba3 030c 	sub.w	r3, r3, ip
 80051ba:	4290      	cmp	r0, r2
 80051bc:	bf88      	it	hi
 80051be:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80051c2:	1a12      	subs	r2, r2, r0
 80051c4:	440c      	add	r4, r1
 80051c6:	46c4      	mov	ip, r8
 80051c8:	005b      	lsls	r3, r3, #1
 80051ca:	3f01      	subs	r7, #1
 80051cc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80051d0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80051d4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80051d8:	d1dd      	bne.n	8005196 <__ieee754_sqrt+0xb6>
 80051da:	4313      	orrs	r3, r2
 80051dc:	d01b      	beq.n	8005216 <__ieee754_sqrt+0x136>
 80051de:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800528c <__ieee754_sqrt+0x1ac>
 80051e2:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8005290 <__ieee754_sqrt+0x1b0>
 80051e6:	e9da 0100 	ldrd	r0, r1, [sl]
 80051ea:	e9db 2300 	ldrd	r2, r3, [fp]
 80051ee:	f7fb f84b 	bl	8000288 <__aeabi_dsub>
 80051f2:	e9da 8900 	ldrd	r8, r9, [sl]
 80051f6:	4602      	mov	r2, r0
 80051f8:	460b      	mov	r3, r1
 80051fa:	4640      	mov	r0, r8
 80051fc:	4649      	mov	r1, r9
 80051fe:	f7fb fc77 	bl	8000af0 <__aeabi_dcmple>
 8005202:	b140      	cbz	r0, 8005216 <__ieee754_sqrt+0x136>
 8005204:	f1b4 3fff 	cmp.w	r4, #4294967295
 8005208:	e9da 0100 	ldrd	r0, r1, [sl]
 800520c:	e9db 2300 	ldrd	r2, r3, [fp]
 8005210:	d126      	bne.n	8005260 <__ieee754_sqrt+0x180>
 8005212:	3501      	adds	r5, #1
 8005214:	463c      	mov	r4, r7
 8005216:	106a      	asrs	r2, r5, #1
 8005218:	0863      	lsrs	r3, r4, #1
 800521a:	07e9      	lsls	r1, r5, #31
 800521c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8005220:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8005224:	bf48      	it	mi
 8005226:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800522a:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800522e:	461c      	mov	r4, r3
 8005230:	e76d      	b.n	800510e <__ieee754_sqrt+0x2e>
 8005232:	0ad3      	lsrs	r3, r2, #11
 8005234:	3815      	subs	r0, #21
 8005236:	0552      	lsls	r2, r2, #21
 8005238:	2b00      	cmp	r3, #0
 800523a:	d0fa      	beq.n	8005232 <__ieee754_sqrt+0x152>
 800523c:	02dc      	lsls	r4, r3, #11
 800523e:	d50a      	bpl.n	8005256 <__ieee754_sqrt+0x176>
 8005240:	f1c1 0420 	rsb	r4, r1, #32
 8005244:	fa22 f404 	lsr.w	r4, r2, r4
 8005248:	1e4d      	subs	r5, r1, #1
 800524a:	408a      	lsls	r2, r1
 800524c:	4323      	orrs	r3, r4
 800524e:	1b41      	subs	r1, r0, r5
 8005250:	e772      	b.n	8005138 <__ieee754_sqrt+0x58>
 8005252:	4608      	mov	r0, r1
 8005254:	e7f0      	b.n	8005238 <__ieee754_sqrt+0x158>
 8005256:	005b      	lsls	r3, r3, #1
 8005258:	3101      	adds	r1, #1
 800525a:	e7ef      	b.n	800523c <__ieee754_sqrt+0x15c>
 800525c:	46e0      	mov	r8, ip
 800525e:	e7aa      	b.n	80051b6 <__ieee754_sqrt+0xd6>
 8005260:	f7fb f814 	bl	800028c <__adddf3>
 8005264:	e9da 8900 	ldrd	r8, r9, [sl]
 8005268:	4602      	mov	r2, r0
 800526a:	460b      	mov	r3, r1
 800526c:	4640      	mov	r0, r8
 800526e:	4649      	mov	r1, r9
 8005270:	f7fb fc34 	bl	8000adc <__aeabi_dcmplt>
 8005274:	b120      	cbz	r0, 8005280 <__ieee754_sqrt+0x1a0>
 8005276:	1ca0      	adds	r0, r4, #2
 8005278:	bf08      	it	eq
 800527a:	3501      	addeq	r5, #1
 800527c:	3402      	adds	r4, #2
 800527e:	e7ca      	b.n	8005216 <__ieee754_sqrt+0x136>
 8005280:	3401      	adds	r4, #1
 8005282:	f024 0401 	bic.w	r4, r4, #1
 8005286:	e7c6      	b.n	8005216 <__ieee754_sqrt+0x136>
 8005288:	7ff00000 	.word	0x7ff00000
 800528c:	20000010 	.word	0x20000010
 8005290:	20000018 	.word	0x20000018
 8005294:	00000000 	.word	0x00000000

08005298 <__ieee754_acos>:
 8005298:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800529c:	ec55 4b10 	vmov	r4, r5, d0
 80052a0:	49b7      	ldr	r1, [pc, #732]	; (8005580 <__ieee754_acos+0x2e8>)
 80052a2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80052a6:	428b      	cmp	r3, r1
 80052a8:	dd1b      	ble.n	80052e2 <__ieee754_acos+0x4a>
 80052aa:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 80052ae:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80052b2:	4323      	orrs	r3, r4
 80052b4:	d106      	bne.n	80052c4 <__ieee754_acos+0x2c>
 80052b6:	2d00      	cmp	r5, #0
 80052b8:	f300 8211 	bgt.w	80056de <__ieee754_acos+0x446>
 80052bc:	ed9f 0b96 	vldr	d0, [pc, #600]	; 8005518 <__ieee754_acos+0x280>
 80052c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052c4:	ee10 2a10 	vmov	r2, s0
 80052c8:	462b      	mov	r3, r5
 80052ca:	ee10 0a10 	vmov	r0, s0
 80052ce:	4629      	mov	r1, r5
 80052d0:	f7fa ffda 	bl	8000288 <__aeabi_dsub>
 80052d4:	4602      	mov	r2, r0
 80052d6:	460b      	mov	r3, r1
 80052d8:	f7fb fab8 	bl	800084c <__aeabi_ddiv>
 80052dc:	ec41 0b10 	vmov	d0, r0, r1
 80052e0:	e7ee      	b.n	80052c0 <__ieee754_acos+0x28>
 80052e2:	49a8      	ldr	r1, [pc, #672]	; (8005584 <__ieee754_acos+0x2ec>)
 80052e4:	428b      	cmp	r3, r1
 80052e6:	f300 8087 	bgt.w	80053f8 <__ieee754_acos+0x160>
 80052ea:	4aa7      	ldr	r2, [pc, #668]	; (8005588 <__ieee754_acos+0x2f0>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	f340 81f9 	ble.w	80056e4 <__ieee754_acos+0x44c>
 80052f2:	ee10 2a10 	vmov	r2, s0
 80052f6:	ee10 0a10 	vmov	r0, s0
 80052fa:	462b      	mov	r3, r5
 80052fc:	4629      	mov	r1, r5
 80052fe:	f7fb f97b 	bl	80005f8 <__aeabi_dmul>
 8005302:	a387      	add	r3, pc, #540	; (adr r3, 8005520 <__ieee754_acos+0x288>)
 8005304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005308:	4606      	mov	r6, r0
 800530a:	460f      	mov	r7, r1
 800530c:	f7fb f974 	bl	80005f8 <__aeabi_dmul>
 8005310:	a385      	add	r3, pc, #532	; (adr r3, 8005528 <__ieee754_acos+0x290>)
 8005312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005316:	f7fa ffb9 	bl	800028c <__adddf3>
 800531a:	4632      	mov	r2, r6
 800531c:	463b      	mov	r3, r7
 800531e:	f7fb f96b 	bl	80005f8 <__aeabi_dmul>
 8005322:	a383      	add	r3, pc, #524	; (adr r3, 8005530 <__ieee754_acos+0x298>)
 8005324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005328:	f7fa ffae 	bl	8000288 <__aeabi_dsub>
 800532c:	4632      	mov	r2, r6
 800532e:	463b      	mov	r3, r7
 8005330:	f7fb f962 	bl	80005f8 <__aeabi_dmul>
 8005334:	a380      	add	r3, pc, #512	; (adr r3, 8005538 <__ieee754_acos+0x2a0>)
 8005336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800533a:	f7fa ffa7 	bl	800028c <__adddf3>
 800533e:	4632      	mov	r2, r6
 8005340:	463b      	mov	r3, r7
 8005342:	f7fb f959 	bl	80005f8 <__aeabi_dmul>
 8005346:	a37e      	add	r3, pc, #504	; (adr r3, 8005540 <__ieee754_acos+0x2a8>)
 8005348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800534c:	f7fa ff9c 	bl	8000288 <__aeabi_dsub>
 8005350:	4632      	mov	r2, r6
 8005352:	463b      	mov	r3, r7
 8005354:	f7fb f950 	bl	80005f8 <__aeabi_dmul>
 8005358:	a37b      	add	r3, pc, #492	; (adr r3, 8005548 <__ieee754_acos+0x2b0>)
 800535a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800535e:	f7fa ff95 	bl	800028c <__adddf3>
 8005362:	4632      	mov	r2, r6
 8005364:	463b      	mov	r3, r7
 8005366:	f7fb f947 	bl	80005f8 <__aeabi_dmul>
 800536a:	a379      	add	r3, pc, #484	; (adr r3, 8005550 <__ieee754_acos+0x2b8>)
 800536c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005370:	4680      	mov	r8, r0
 8005372:	4689      	mov	r9, r1
 8005374:	4630      	mov	r0, r6
 8005376:	4639      	mov	r1, r7
 8005378:	f7fb f93e 	bl	80005f8 <__aeabi_dmul>
 800537c:	a376      	add	r3, pc, #472	; (adr r3, 8005558 <__ieee754_acos+0x2c0>)
 800537e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005382:	f7fa ff81 	bl	8000288 <__aeabi_dsub>
 8005386:	4632      	mov	r2, r6
 8005388:	463b      	mov	r3, r7
 800538a:	f7fb f935 	bl	80005f8 <__aeabi_dmul>
 800538e:	a374      	add	r3, pc, #464	; (adr r3, 8005560 <__ieee754_acos+0x2c8>)
 8005390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005394:	f7fa ff7a 	bl	800028c <__adddf3>
 8005398:	4632      	mov	r2, r6
 800539a:	463b      	mov	r3, r7
 800539c:	f7fb f92c 	bl	80005f8 <__aeabi_dmul>
 80053a0:	a371      	add	r3, pc, #452	; (adr r3, 8005568 <__ieee754_acos+0x2d0>)
 80053a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a6:	f7fa ff6f 	bl	8000288 <__aeabi_dsub>
 80053aa:	4632      	mov	r2, r6
 80053ac:	463b      	mov	r3, r7
 80053ae:	f7fb f923 	bl	80005f8 <__aeabi_dmul>
 80053b2:	4b76      	ldr	r3, [pc, #472]	; (800558c <__ieee754_acos+0x2f4>)
 80053b4:	2200      	movs	r2, #0
 80053b6:	f7fa ff69 	bl	800028c <__adddf3>
 80053ba:	4602      	mov	r2, r0
 80053bc:	460b      	mov	r3, r1
 80053be:	4640      	mov	r0, r8
 80053c0:	4649      	mov	r1, r9
 80053c2:	f7fb fa43 	bl	800084c <__aeabi_ddiv>
 80053c6:	4622      	mov	r2, r4
 80053c8:	462b      	mov	r3, r5
 80053ca:	f7fb f915 	bl	80005f8 <__aeabi_dmul>
 80053ce:	4602      	mov	r2, r0
 80053d0:	460b      	mov	r3, r1
 80053d2:	a167      	add	r1, pc, #412	; (adr r1, 8005570 <__ieee754_acos+0x2d8>)
 80053d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80053d8:	f7fa ff56 	bl	8000288 <__aeabi_dsub>
 80053dc:	4602      	mov	r2, r0
 80053de:	460b      	mov	r3, r1
 80053e0:	4620      	mov	r0, r4
 80053e2:	4629      	mov	r1, r5
 80053e4:	f7fa ff50 	bl	8000288 <__aeabi_dsub>
 80053e8:	4602      	mov	r2, r0
 80053ea:	460b      	mov	r3, r1
 80053ec:	a162      	add	r1, pc, #392	; (adr r1, 8005578 <__ieee754_acos+0x2e0>)
 80053ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80053f2:	f7fa ff49 	bl	8000288 <__aeabi_dsub>
 80053f6:	e771      	b.n	80052dc <__ieee754_acos+0x44>
 80053f8:	2d00      	cmp	r5, #0
 80053fa:	f280 80cb 	bge.w	8005594 <__ieee754_acos+0x2fc>
 80053fe:	ee10 0a10 	vmov	r0, s0
 8005402:	4b62      	ldr	r3, [pc, #392]	; (800558c <__ieee754_acos+0x2f4>)
 8005404:	2200      	movs	r2, #0
 8005406:	4629      	mov	r1, r5
 8005408:	f7fa ff40 	bl	800028c <__adddf3>
 800540c:	4b60      	ldr	r3, [pc, #384]	; (8005590 <__ieee754_acos+0x2f8>)
 800540e:	2200      	movs	r2, #0
 8005410:	f7fb f8f2 	bl	80005f8 <__aeabi_dmul>
 8005414:	a342      	add	r3, pc, #264	; (adr r3, 8005520 <__ieee754_acos+0x288>)
 8005416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800541a:	4604      	mov	r4, r0
 800541c:	460d      	mov	r5, r1
 800541e:	f7fb f8eb 	bl	80005f8 <__aeabi_dmul>
 8005422:	a341      	add	r3, pc, #260	; (adr r3, 8005528 <__ieee754_acos+0x290>)
 8005424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005428:	f7fa ff30 	bl	800028c <__adddf3>
 800542c:	4622      	mov	r2, r4
 800542e:	462b      	mov	r3, r5
 8005430:	f7fb f8e2 	bl	80005f8 <__aeabi_dmul>
 8005434:	a33e      	add	r3, pc, #248	; (adr r3, 8005530 <__ieee754_acos+0x298>)
 8005436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800543a:	f7fa ff25 	bl	8000288 <__aeabi_dsub>
 800543e:	4622      	mov	r2, r4
 8005440:	462b      	mov	r3, r5
 8005442:	f7fb f8d9 	bl	80005f8 <__aeabi_dmul>
 8005446:	a33c      	add	r3, pc, #240	; (adr r3, 8005538 <__ieee754_acos+0x2a0>)
 8005448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544c:	f7fa ff1e 	bl	800028c <__adddf3>
 8005450:	4622      	mov	r2, r4
 8005452:	462b      	mov	r3, r5
 8005454:	f7fb f8d0 	bl	80005f8 <__aeabi_dmul>
 8005458:	a339      	add	r3, pc, #228	; (adr r3, 8005540 <__ieee754_acos+0x2a8>)
 800545a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800545e:	f7fa ff13 	bl	8000288 <__aeabi_dsub>
 8005462:	4622      	mov	r2, r4
 8005464:	462b      	mov	r3, r5
 8005466:	f7fb f8c7 	bl	80005f8 <__aeabi_dmul>
 800546a:	a337      	add	r3, pc, #220	; (adr r3, 8005548 <__ieee754_acos+0x2b0>)
 800546c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005470:	f7fa ff0c 	bl	800028c <__adddf3>
 8005474:	4622      	mov	r2, r4
 8005476:	462b      	mov	r3, r5
 8005478:	f7fb f8be 	bl	80005f8 <__aeabi_dmul>
 800547c:	ec45 4b10 	vmov	d0, r4, r5
 8005480:	4680      	mov	r8, r0
 8005482:	4689      	mov	r9, r1
 8005484:	f7ff fe2c 	bl	80050e0 <__ieee754_sqrt>
 8005488:	a331      	add	r3, pc, #196	; (adr r3, 8005550 <__ieee754_acos+0x2b8>)
 800548a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800548e:	4620      	mov	r0, r4
 8005490:	4629      	mov	r1, r5
 8005492:	ec57 6b10 	vmov	r6, r7, d0
 8005496:	f7fb f8af 	bl	80005f8 <__aeabi_dmul>
 800549a:	a32f      	add	r3, pc, #188	; (adr r3, 8005558 <__ieee754_acos+0x2c0>)
 800549c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a0:	f7fa fef2 	bl	8000288 <__aeabi_dsub>
 80054a4:	4622      	mov	r2, r4
 80054a6:	462b      	mov	r3, r5
 80054a8:	f7fb f8a6 	bl	80005f8 <__aeabi_dmul>
 80054ac:	a32c      	add	r3, pc, #176	; (adr r3, 8005560 <__ieee754_acos+0x2c8>)
 80054ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b2:	f7fa feeb 	bl	800028c <__adddf3>
 80054b6:	4622      	mov	r2, r4
 80054b8:	462b      	mov	r3, r5
 80054ba:	f7fb f89d 	bl	80005f8 <__aeabi_dmul>
 80054be:	a32a      	add	r3, pc, #168	; (adr r3, 8005568 <__ieee754_acos+0x2d0>)
 80054c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c4:	f7fa fee0 	bl	8000288 <__aeabi_dsub>
 80054c8:	4622      	mov	r2, r4
 80054ca:	462b      	mov	r3, r5
 80054cc:	f7fb f894 	bl	80005f8 <__aeabi_dmul>
 80054d0:	4b2e      	ldr	r3, [pc, #184]	; (800558c <__ieee754_acos+0x2f4>)
 80054d2:	2200      	movs	r2, #0
 80054d4:	f7fa feda 	bl	800028c <__adddf3>
 80054d8:	4602      	mov	r2, r0
 80054da:	460b      	mov	r3, r1
 80054dc:	4640      	mov	r0, r8
 80054de:	4649      	mov	r1, r9
 80054e0:	f7fb f9b4 	bl	800084c <__aeabi_ddiv>
 80054e4:	4632      	mov	r2, r6
 80054e6:	463b      	mov	r3, r7
 80054e8:	f7fb f886 	bl	80005f8 <__aeabi_dmul>
 80054ec:	a320      	add	r3, pc, #128	; (adr r3, 8005570 <__ieee754_acos+0x2d8>)
 80054ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f2:	f7fa fec9 	bl	8000288 <__aeabi_dsub>
 80054f6:	4632      	mov	r2, r6
 80054f8:	463b      	mov	r3, r7
 80054fa:	f7fa fec7 	bl	800028c <__adddf3>
 80054fe:	4602      	mov	r2, r0
 8005500:	460b      	mov	r3, r1
 8005502:	f7fa fec3 	bl	800028c <__adddf3>
 8005506:	4602      	mov	r2, r0
 8005508:	460b      	mov	r3, r1
 800550a:	a103      	add	r1, pc, #12	; (adr r1, 8005518 <__ieee754_acos+0x280>)
 800550c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005510:	e76f      	b.n	80053f2 <__ieee754_acos+0x15a>
 8005512:	bf00      	nop
 8005514:	f3af 8000 	nop.w
 8005518:	54442d18 	.word	0x54442d18
 800551c:	400921fb 	.word	0x400921fb
 8005520:	0dfdf709 	.word	0x0dfdf709
 8005524:	3f023de1 	.word	0x3f023de1
 8005528:	7501b288 	.word	0x7501b288
 800552c:	3f49efe0 	.word	0x3f49efe0
 8005530:	b5688f3b 	.word	0xb5688f3b
 8005534:	3fa48228 	.word	0x3fa48228
 8005538:	0e884455 	.word	0x0e884455
 800553c:	3fc9c155 	.word	0x3fc9c155
 8005540:	03eb6f7d 	.word	0x03eb6f7d
 8005544:	3fd4d612 	.word	0x3fd4d612
 8005548:	55555555 	.word	0x55555555
 800554c:	3fc55555 	.word	0x3fc55555
 8005550:	b12e9282 	.word	0xb12e9282
 8005554:	3fb3b8c5 	.word	0x3fb3b8c5
 8005558:	1b8d0159 	.word	0x1b8d0159
 800555c:	3fe6066c 	.word	0x3fe6066c
 8005560:	9c598ac8 	.word	0x9c598ac8
 8005564:	40002ae5 	.word	0x40002ae5
 8005568:	1c8a2d4b 	.word	0x1c8a2d4b
 800556c:	40033a27 	.word	0x40033a27
 8005570:	33145c07 	.word	0x33145c07
 8005574:	3c91a626 	.word	0x3c91a626
 8005578:	54442d18 	.word	0x54442d18
 800557c:	3ff921fb 	.word	0x3ff921fb
 8005580:	3fefffff 	.word	0x3fefffff
 8005584:	3fdfffff 	.word	0x3fdfffff
 8005588:	3c600000 	.word	0x3c600000
 800558c:	3ff00000 	.word	0x3ff00000
 8005590:	3fe00000 	.word	0x3fe00000
 8005594:	ee10 2a10 	vmov	r2, s0
 8005598:	462b      	mov	r3, r5
 800559a:	496d      	ldr	r1, [pc, #436]	; (8005750 <__ieee754_acos+0x4b8>)
 800559c:	2000      	movs	r0, #0
 800559e:	f7fa fe73 	bl	8000288 <__aeabi_dsub>
 80055a2:	4b6c      	ldr	r3, [pc, #432]	; (8005754 <__ieee754_acos+0x4bc>)
 80055a4:	2200      	movs	r2, #0
 80055a6:	f7fb f827 	bl	80005f8 <__aeabi_dmul>
 80055aa:	4604      	mov	r4, r0
 80055ac:	460d      	mov	r5, r1
 80055ae:	ec45 4b10 	vmov	d0, r4, r5
 80055b2:	f7ff fd95 	bl	80050e0 <__ieee754_sqrt>
 80055b6:	a34e      	add	r3, pc, #312	; (adr r3, 80056f0 <__ieee754_acos+0x458>)
 80055b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055bc:	4620      	mov	r0, r4
 80055be:	4629      	mov	r1, r5
 80055c0:	ec59 8b10 	vmov	r8, r9, d0
 80055c4:	f7fb f818 	bl	80005f8 <__aeabi_dmul>
 80055c8:	a34b      	add	r3, pc, #300	; (adr r3, 80056f8 <__ieee754_acos+0x460>)
 80055ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ce:	f7fa fe5d 	bl	800028c <__adddf3>
 80055d2:	4622      	mov	r2, r4
 80055d4:	462b      	mov	r3, r5
 80055d6:	f7fb f80f 	bl	80005f8 <__aeabi_dmul>
 80055da:	a349      	add	r3, pc, #292	; (adr r3, 8005700 <__ieee754_acos+0x468>)
 80055dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e0:	f7fa fe52 	bl	8000288 <__aeabi_dsub>
 80055e4:	4622      	mov	r2, r4
 80055e6:	462b      	mov	r3, r5
 80055e8:	f7fb f806 	bl	80005f8 <__aeabi_dmul>
 80055ec:	a346      	add	r3, pc, #280	; (adr r3, 8005708 <__ieee754_acos+0x470>)
 80055ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055f2:	f7fa fe4b 	bl	800028c <__adddf3>
 80055f6:	4622      	mov	r2, r4
 80055f8:	462b      	mov	r3, r5
 80055fa:	f7fa fffd 	bl	80005f8 <__aeabi_dmul>
 80055fe:	a344      	add	r3, pc, #272	; (adr r3, 8005710 <__ieee754_acos+0x478>)
 8005600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005604:	f7fa fe40 	bl	8000288 <__aeabi_dsub>
 8005608:	4622      	mov	r2, r4
 800560a:	462b      	mov	r3, r5
 800560c:	f7fa fff4 	bl	80005f8 <__aeabi_dmul>
 8005610:	a341      	add	r3, pc, #260	; (adr r3, 8005718 <__ieee754_acos+0x480>)
 8005612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005616:	f7fa fe39 	bl	800028c <__adddf3>
 800561a:	4622      	mov	r2, r4
 800561c:	462b      	mov	r3, r5
 800561e:	f7fa ffeb 	bl	80005f8 <__aeabi_dmul>
 8005622:	a33f      	add	r3, pc, #252	; (adr r3, 8005720 <__ieee754_acos+0x488>)
 8005624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005628:	4682      	mov	sl, r0
 800562a:	468b      	mov	fp, r1
 800562c:	4620      	mov	r0, r4
 800562e:	4629      	mov	r1, r5
 8005630:	f7fa ffe2 	bl	80005f8 <__aeabi_dmul>
 8005634:	a33c      	add	r3, pc, #240	; (adr r3, 8005728 <__ieee754_acos+0x490>)
 8005636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800563a:	f7fa fe25 	bl	8000288 <__aeabi_dsub>
 800563e:	4622      	mov	r2, r4
 8005640:	462b      	mov	r3, r5
 8005642:	f7fa ffd9 	bl	80005f8 <__aeabi_dmul>
 8005646:	a33a      	add	r3, pc, #232	; (adr r3, 8005730 <__ieee754_acos+0x498>)
 8005648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800564c:	f7fa fe1e 	bl	800028c <__adddf3>
 8005650:	4622      	mov	r2, r4
 8005652:	462b      	mov	r3, r5
 8005654:	f7fa ffd0 	bl	80005f8 <__aeabi_dmul>
 8005658:	a337      	add	r3, pc, #220	; (adr r3, 8005738 <__ieee754_acos+0x4a0>)
 800565a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800565e:	f7fa fe13 	bl	8000288 <__aeabi_dsub>
 8005662:	4622      	mov	r2, r4
 8005664:	462b      	mov	r3, r5
 8005666:	f7fa ffc7 	bl	80005f8 <__aeabi_dmul>
 800566a:	4b39      	ldr	r3, [pc, #228]	; (8005750 <__ieee754_acos+0x4b8>)
 800566c:	2200      	movs	r2, #0
 800566e:	f7fa fe0d 	bl	800028c <__adddf3>
 8005672:	4602      	mov	r2, r0
 8005674:	460b      	mov	r3, r1
 8005676:	4650      	mov	r0, sl
 8005678:	4659      	mov	r1, fp
 800567a:	f7fb f8e7 	bl	800084c <__aeabi_ddiv>
 800567e:	4642      	mov	r2, r8
 8005680:	464b      	mov	r3, r9
 8005682:	f7fa ffb9 	bl	80005f8 <__aeabi_dmul>
 8005686:	2600      	movs	r6, #0
 8005688:	4682      	mov	sl, r0
 800568a:	468b      	mov	fp, r1
 800568c:	4632      	mov	r2, r6
 800568e:	464b      	mov	r3, r9
 8005690:	4630      	mov	r0, r6
 8005692:	4649      	mov	r1, r9
 8005694:	f7fa ffb0 	bl	80005f8 <__aeabi_dmul>
 8005698:	4602      	mov	r2, r0
 800569a:	460b      	mov	r3, r1
 800569c:	4620      	mov	r0, r4
 800569e:	4629      	mov	r1, r5
 80056a0:	f7fa fdf2 	bl	8000288 <__aeabi_dsub>
 80056a4:	4632      	mov	r2, r6
 80056a6:	4604      	mov	r4, r0
 80056a8:	460d      	mov	r5, r1
 80056aa:	464b      	mov	r3, r9
 80056ac:	4640      	mov	r0, r8
 80056ae:	4649      	mov	r1, r9
 80056b0:	f7fa fdec 	bl	800028c <__adddf3>
 80056b4:	4602      	mov	r2, r0
 80056b6:	460b      	mov	r3, r1
 80056b8:	4620      	mov	r0, r4
 80056ba:	4629      	mov	r1, r5
 80056bc:	f7fb f8c6 	bl	800084c <__aeabi_ddiv>
 80056c0:	4602      	mov	r2, r0
 80056c2:	460b      	mov	r3, r1
 80056c4:	4650      	mov	r0, sl
 80056c6:	4659      	mov	r1, fp
 80056c8:	f7fa fde0 	bl	800028c <__adddf3>
 80056cc:	4632      	mov	r2, r6
 80056ce:	464b      	mov	r3, r9
 80056d0:	f7fa fddc 	bl	800028c <__adddf3>
 80056d4:	4602      	mov	r2, r0
 80056d6:	460b      	mov	r3, r1
 80056d8:	f7fa fdd8 	bl	800028c <__adddf3>
 80056dc:	e5fe      	b.n	80052dc <__ieee754_acos+0x44>
 80056de:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8005740 <__ieee754_acos+0x4a8>
 80056e2:	e5ed      	b.n	80052c0 <__ieee754_acos+0x28>
 80056e4:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8005748 <__ieee754_acos+0x4b0>
 80056e8:	e5ea      	b.n	80052c0 <__ieee754_acos+0x28>
 80056ea:	bf00      	nop
 80056ec:	f3af 8000 	nop.w
 80056f0:	0dfdf709 	.word	0x0dfdf709
 80056f4:	3f023de1 	.word	0x3f023de1
 80056f8:	7501b288 	.word	0x7501b288
 80056fc:	3f49efe0 	.word	0x3f49efe0
 8005700:	b5688f3b 	.word	0xb5688f3b
 8005704:	3fa48228 	.word	0x3fa48228
 8005708:	0e884455 	.word	0x0e884455
 800570c:	3fc9c155 	.word	0x3fc9c155
 8005710:	03eb6f7d 	.word	0x03eb6f7d
 8005714:	3fd4d612 	.word	0x3fd4d612
 8005718:	55555555 	.word	0x55555555
 800571c:	3fc55555 	.word	0x3fc55555
 8005720:	b12e9282 	.word	0xb12e9282
 8005724:	3fb3b8c5 	.word	0x3fb3b8c5
 8005728:	1b8d0159 	.word	0x1b8d0159
 800572c:	3fe6066c 	.word	0x3fe6066c
 8005730:	9c598ac8 	.word	0x9c598ac8
 8005734:	40002ae5 	.word	0x40002ae5
 8005738:	1c8a2d4b 	.word	0x1c8a2d4b
 800573c:	40033a27 	.word	0x40033a27
	...
 8005748:	54442d18 	.word	0x54442d18
 800574c:	3ff921fb 	.word	0x3ff921fb
 8005750:	3ff00000 	.word	0x3ff00000
 8005754:	3fe00000 	.word	0x3fe00000

08005758 <__ieee754_pow>:
 8005758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800575c:	ed2d 8b06 	vpush	{d8-d10}
 8005760:	b089      	sub	sp, #36	; 0x24
 8005762:	ed8d 1b00 	vstr	d1, [sp]
 8005766:	e9dd 2900 	ldrd	r2, r9, [sp]
 800576a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800576e:	ea58 0102 	orrs.w	r1, r8, r2
 8005772:	ec57 6b10 	vmov	r6, r7, d0
 8005776:	d115      	bne.n	80057a4 <__ieee754_pow+0x4c>
 8005778:	19b3      	adds	r3, r6, r6
 800577a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800577e:	4152      	adcs	r2, r2
 8005780:	4299      	cmp	r1, r3
 8005782:	4b89      	ldr	r3, [pc, #548]	; (80059a8 <__ieee754_pow+0x250>)
 8005784:	4193      	sbcs	r3, r2
 8005786:	f080 84d1 	bcs.w	800612c <__ieee754_pow+0x9d4>
 800578a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800578e:	4630      	mov	r0, r6
 8005790:	4639      	mov	r1, r7
 8005792:	f7fa fd7b 	bl	800028c <__adddf3>
 8005796:	ec41 0b10 	vmov	d0, r0, r1
 800579a:	b009      	add	sp, #36	; 0x24
 800579c:	ecbd 8b06 	vpop	{d8-d10}
 80057a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057a4:	4b81      	ldr	r3, [pc, #516]	; (80059ac <__ieee754_pow+0x254>)
 80057a6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80057aa:	429c      	cmp	r4, r3
 80057ac:	ee10 aa10 	vmov	sl, s0
 80057b0:	463d      	mov	r5, r7
 80057b2:	dc06      	bgt.n	80057c2 <__ieee754_pow+0x6a>
 80057b4:	d101      	bne.n	80057ba <__ieee754_pow+0x62>
 80057b6:	2e00      	cmp	r6, #0
 80057b8:	d1e7      	bne.n	800578a <__ieee754_pow+0x32>
 80057ba:	4598      	cmp	r8, r3
 80057bc:	dc01      	bgt.n	80057c2 <__ieee754_pow+0x6a>
 80057be:	d10f      	bne.n	80057e0 <__ieee754_pow+0x88>
 80057c0:	b172      	cbz	r2, 80057e0 <__ieee754_pow+0x88>
 80057c2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80057c6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80057ca:	ea55 050a 	orrs.w	r5, r5, sl
 80057ce:	d1dc      	bne.n	800578a <__ieee754_pow+0x32>
 80057d0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80057d4:	18db      	adds	r3, r3, r3
 80057d6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80057da:	4152      	adcs	r2, r2
 80057dc:	429d      	cmp	r5, r3
 80057de:	e7d0      	b.n	8005782 <__ieee754_pow+0x2a>
 80057e0:	2d00      	cmp	r5, #0
 80057e2:	da3b      	bge.n	800585c <__ieee754_pow+0x104>
 80057e4:	4b72      	ldr	r3, [pc, #456]	; (80059b0 <__ieee754_pow+0x258>)
 80057e6:	4598      	cmp	r8, r3
 80057e8:	dc51      	bgt.n	800588e <__ieee754_pow+0x136>
 80057ea:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80057ee:	4598      	cmp	r8, r3
 80057f0:	f340 84ab 	ble.w	800614a <__ieee754_pow+0x9f2>
 80057f4:	ea4f 5328 	mov.w	r3, r8, asr #20
 80057f8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80057fc:	2b14      	cmp	r3, #20
 80057fe:	dd0f      	ble.n	8005820 <__ieee754_pow+0xc8>
 8005800:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8005804:	fa22 f103 	lsr.w	r1, r2, r3
 8005808:	fa01 f303 	lsl.w	r3, r1, r3
 800580c:	4293      	cmp	r3, r2
 800580e:	f040 849c 	bne.w	800614a <__ieee754_pow+0x9f2>
 8005812:	f001 0101 	and.w	r1, r1, #1
 8005816:	f1c1 0302 	rsb	r3, r1, #2
 800581a:	9304      	str	r3, [sp, #16]
 800581c:	b182      	cbz	r2, 8005840 <__ieee754_pow+0xe8>
 800581e:	e05f      	b.n	80058e0 <__ieee754_pow+0x188>
 8005820:	2a00      	cmp	r2, #0
 8005822:	d15b      	bne.n	80058dc <__ieee754_pow+0x184>
 8005824:	f1c3 0314 	rsb	r3, r3, #20
 8005828:	fa48 f103 	asr.w	r1, r8, r3
 800582c:	fa01 f303 	lsl.w	r3, r1, r3
 8005830:	4543      	cmp	r3, r8
 8005832:	f040 8487 	bne.w	8006144 <__ieee754_pow+0x9ec>
 8005836:	f001 0101 	and.w	r1, r1, #1
 800583a:	f1c1 0302 	rsb	r3, r1, #2
 800583e:	9304      	str	r3, [sp, #16]
 8005840:	4b5c      	ldr	r3, [pc, #368]	; (80059b4 <__ieee754_pow+0x25c>)
 8005842:	4598      	cmp	r8, r3
 8005844:	d132      	bne.n	80058ac <__ieee754_pow+0x154>
 8005846:	f1b9 0f00 	cmp.w	r9, #0
 800584a:	f280 8477 	bge.w	800613c <__ieee754_pow+0x9e4>
 800584e:	4959      	ldr	r1, [pc, #356]	; (80059b4 <__ieee754_pow+0x25c>)
 8005850:	4632      	mov	r2, r6
 8005852:	463b      	mov	r3, r7
 8005854:	2000      	movs	r0, #0
 8005856:	f7fa fff9 	bl	800084c <__aeabi_ddiv>
 800585a:	e79c      	b.n	8005796 <__ieee754_pow+0x3e>
 800585c:	2300      	movs	r3, #0
 800585e:	9304      	str	r3, [sp, #16]
 8005860:	2a00      	cmp	r2, #0
 8005862:	d13d      	bne.n	80058e0 <__ieee754_pow+0x188>
 8005864:	4b51      	ldr	r3, [pc, #324]	; (80059ac <__ieee754_pow+0x254>)
 8005866:	4598      	cmp	r8, r3
 8005868:	d1ea      	bne.n	8005840 <__ieee754_pow+0xe8>
 800586a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800586e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005872:	ea53 030a 	orrs.w	r3, r3, sl
 8005876:	f000 8459 	beq.w	800612c <__ieee754_pow+0x9d4>
 800587a:	4b4f      	ldr	r3, [pc, #316]	; (80059b8 <__ieee754_pow+0x260>)
 800587c:	429c      	cmp	r4, r3
 800587e:	dd08      	ble.n	8005892 <__ieee754_pow+0x13a>
 8005880:	f1b9 0f00 	cmp.w	r9, #0
 8005884:	f2c0 8456 	blt.w	8006134 <__ieee754_pow+0x9dc>
 8005888:	e9dd 0100 	ldrd	r0, r1, [sp]
 800588c:	e783      	b.n	8005796 <__ieee754_pow+0x3e>
 800588e:	2302      	movs	r3, #2
 8005890:	e7e5      	b.n	800585e <__ieee754_pow+0x106>
 8005892:	f1b9 0f00 	cmp.w	r9, #0
 8005896:	f04f 0000 	mov.w	r0, #0
 800589a:	f04f 0100 	mov.w	r1, #0
 800589e:	f6bf af7a 	bge.w	8005796 <__ieee754_pow+0x3e>
 80058a2:	e9dd 0300 	ldrd	r0, r3, [sp]
 80058a6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80058aa:	e774      	b.n	8005796 <__ieee754_pow+0x3e>
 80058ac:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80058b0:	d106      	bne.n	80058c0 <__ieee754_pow+0x168>
 80058b2:	4632      	mov	r2, r6
 80058b4:	463b      	mov	r3, r7
 80058b6:	4630      	mov	r0, r6
 80058b8:	4639      	mov	r1, r7
 80058ba:	f7fa fe9d 	bl	80005f8 <__aeabi_dmul>
 80058be:	e76a      	b.n	8005796 <__ieee754_pow+0x3e>
 80058c0:	4b3e      	ldr	r3, [pc, #248]	; (80059bc <__ieee754_pow+0x264>)
 80058c2:	4599      	cmp	r9, r3
 80058c4:	d10c      	bne.n	80058e0 <__ieee754_pow+0x188>
 80058c6:	2d00      	cmp	r5, #0
 80058c8:	db0a      	blt.n	80058e0 <__ieee754_pow+0x188>
 80058ca:	ec47 6b10 	vmov	d0, r6, r7
 80058ce:	b009      	add	sp, #36	; 0x24
 80058d0:	ecbd 8b06 	vpop	{d8-d10}
 80058d4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058d8:	f7ff bc02 	b.w	80050e0 <__ieee754_sqrt>
 80058dc:	2300      	movs	r3, #0
 80058de:	9304      	str	r3, [sp, #16]
 80058e0:	ec47 6b10 	vmov	d0, r6, r7
 80058e4:	f7ff fbe0 	bl	80050a8 <fabs>
 80058e8:	ec51 0b10 	vmov	r0, r1, d0
 80058ec:	f1ba 0f00 	cmp.w	sl, #0
 80058f0:	d129      	bne.n	8005946 <__ieee754_pow+0x1ee>
 80058f2:	b124      	cbz	r4, 80058fe <__ieee754_pow+0x1a6>
 80058f4:	4b2f      	ldr	r3, [pc, #188]	; (80059b4 <__ieee754_pow+0x25c>)
 80058f6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d123      	bne.n	8005946 <__ieee754_pow+0x1ee>
 80058fe:	f1b9 0f00 	cmp.w	r9, #0
 8005902:	da05      	bge.n	8005910 <__ieee754_pow+0x1b8>
 8005904:	4602      	mov	r2, r0
 8005906:	460b      	mov	r3, r1
 8005908:	2000      	movs	r0, #0
 800590a:	492a      	ldr	r1, [pc, #168]	; (80059b4 <__ieee754_pow+0x25c>)
 800590c:	f7fa ff9e 	bl	800084c <__aeabi_ddiv>
 8005910:	2d00      	cmp	r5, #0
 8005912:	f6bf af40 	bge.w	8005796 <__ieee754_pow+0x3e>
 8005916:	9b04      	ldr	r3, [sp, #16]
 8005918:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800591c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005920:	431c      	orrs	r4, r3
 8005922:	d108      	bne.n	8005936 <__ieee754_pow+0x1de>
 8005924:	4602      	mov	r2, r0
 8005926:	460b      	mov	r3, r1
 8005928:	4610      	mov	r0, r2
 800592a:	4619      	mov	r1, r3
 800592c:	f7fa fcac 	bl	8000288 <__aeabi_dsub>
 8005930:	4602      	mov	r2, r0
 8005932:	460b      	mov	r3, r1
 8005934:	e78f      	b.n	8005856 <__ieee754_pow+0xfe>
 8005936:	9b04      	ldr	r3, [sp, #16]
 8005938:	2b01      	cmp	r3, #1
 800593a:	f47f af2c 	bne.w	8005796 <__ieee754_pow+0x3e>
 800593e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005942:	4619      	mov	r1, r3
 8005944:	e727      	b.n	8005796 <__ieee754_pow+0x3e>
 8005946:	0feb      	lsrs	r3, r5, #31
 8005948:	3b01      	subs	r3, #1
 800594a:	9306      	str	r3, [sp, #24]
 800594c:	9a06      	ldr	r2, [sp, #24]
 800594e:	9b04      	ldr	r3, [sp, #16]
 8005950:	4313      	orrs	r3, r2
 8005952:	d102      	bne.n	800595a <__ieee754_pow+0x202>
 8005954:	4632      	mov	r2, r6
 8005956:	463b      	mov	r3, r7
 8005958:	e7e6      	b.n	8005928 <__ieee754_pow+0x1d0>
 800595a:	4b19      	ldr	r3, [pc, #100]	; (80059c0 <__ieee754_pow+0x268>)
 800595c:	4598      	cmp	r8, r3
 800595e:	f340 80fb 	ble.w	8005b58 <__ieee754_pow+0x400>
 8005962:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005966:	4598      	cmp	r8, r3
 8005968:	4b13      	ldr	r3, [pc, #76]	; (80059b8 <__ieee754_pow+0x260>)
 800596a:	dd0c      	ble.n	8005986 <__ieee754_pow+0x22e>
 800596c:	429c      	cmp	r4, r3
 800596e:	dc0f      	bgt.n	8005990 <__ieee754_pow+0x238>
 8005970:	f1b9 0f00 	cmp.w	r9, #0
 8005974:	da0f      	bge.n	8005996 <__ieee754_pow+0x23e>
 8005976:	2000      	movs	r0, #0
 8005978:	b009      	add	sp, #36	; 0x24
 800597a:	ecbd 8b06 	vpop	{d8-d10}
 800597e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005982:	f000 bcba 	b.w	80062fa <__math_oflow>
 8005986:	429c      	cmp	r4, r3
 8005988:	dbf2      	blt.n	8005970 <__ieee754_pow+0x218>
 800598a:	4b0a      	ldr	r3, [pc, #40]	; (80059b4 <__ieee754_pow+0x25c>)
 800598c:	429c      	cmp	r4, r3
 800598e:	dd19      	ble.n	80059c4 <__ieee754_pow+0x26c>
 8005990:	f1b9 0f00 	cmp.w	r9, #0
 8005994:	dcef      	bgt.n	8005976 <__ieee754_pow+0x21e>
 8005996:	2000      	movs	r0, #0
 8005998:	b009      	add	sp, #36	; 0x24
 800599a:	ecbd 8b06 	vpop	{d8-d10}
 800599e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059a2:	f000 bca1 	b.w	80062e8 <__math_uflow>
 80059a6:	bf00      	nop
 80059a8:	fff00000 	.word	0xfff00000
 80059ac:	7ff00000 	.word	0x7ff00000
 80059b0:	433fffff 	.word	0x433fffff
 80059b4:	3ff00000 	.word	0x3ff00000
 80059b8:	3fefffff 	.word	0x3fefffff
 80059bc:	3fe00000 	.word	0x3fe00000
 80059c0:	41e00000 	.word	0x41e00000
 80059c4:	4b60      	ldr	r3, [pc, #384]	; (8005b48 <__ieee754_pow+0x3f0>)
 80059c6:	2200      	movs	r2, #0
 80059c8:	f7fa fc5e 	bl	8000288 <__aeabi_dsub>
 80059cc:	a354      	add	r3, pc, #336	; (adr r3, 8005b20 <__ieee754_pow+0x3c8>)
 80059ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d2:	4604      	mov	r4, r0
 80059d4:	460d      	mov	r5, r1
 80059d6:	f7fa fe0f 	bl	80005f8 <__aeabi_dmul>
 80059da:	a353      	add	r3, pc, #332	; (adr r3, 8005b28 <__ieee754_pow+0x3d0>)
 80059dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e0:	4606      	mov	r6, r0
 80059e2:	460f      	mov	r7, r1
 80059e4:	4620      	mov	r0, r4
 80059e6:	4629      	mov	r1, r5
 80059e8:	f7fa fe06 	bl	80005f8 <__aeabi_dmul>
 80059ec:	4b57      	ldr	r3, [pc, #348]	; (8005b4c <__ieee754_pow+0x3f4>)
 80059ee:	4682      	mov	sl, r0
 80059f0:	468b      	mov	fp, r1
 80059f2:	2200      	movs	r2, #0
 80059f4:	4620      	mov	r0, r4
 80059f6:	4629      	mov	r1, r5
 80059f8:	f7fa fdfe 	bl	80005f8 <__aeabi_dmul>
 80059fc:	4602      	mov	r2, r0
 80059fe:	460b      	mov	r3, r1
 8005a00:	a14b      	add	r1, pc, #300	; (adr r1, 8005b30 <__ieee754_pow+0x3d8>)
 8005a02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a06:	f7fa fc3f 	bl	8000288 <__aeabi_dsub>
 8005a0a:	4622      	mov	r2, r4
 8005a0c:	462b      	mov	r3, r5
 8005a0e:	f7fa fdf3 	bl	80005f8 <__aeabi_dmul>
 8005a12:	4602      	mov	r2, r0
 8005a14:	460b      	mov	r3, r1
 8005a16:	2000      	movs	r0, #0
 8005a18:	494d      	ldr	r1, [pc, #308]	; (8005b50 <__ieee754_pow+0x3f8>)
 8005a1a:	f7fa fc35 	bl	8000288 <__aeabi_dsub>
 8005a1e:	4622      	mov	r2, r4
 8005a20:	4680      	mov	r8, r0
 8005a22:	4689      	mov	r9, r1
 8005a24:	462b      	mov	r3, r5
 8005a26:	4620      	mov	r0, r4
 8005a28:	4629      	mov	r1, r5
 8005a2a:	f7fa fde5 	bl	80005f8 <__aeabi_dmul>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	460b      	mov	r3, r1
 8005a32:	4640      	mov	r0, r8
 8005a34:	4649      	mov	r1, r9
 8005a36:	f7fa fddf 	bl	80005f8 <__aeabi_dmul>
 8005a3a:	a33f      	add	r3, pc, #252	; (adr r3, 8005b38 <__ieee754_pow+0x3e0>)
 8005a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a40:	f7fa fdda 	bl	80005f8 <__aeabi_dmul>
 8005a44:	4602      	mov	r2, r0
 8005a46:	460b      	mov	r3, r1
 8005a48:	4650      	mov	r0, sl
 8005a4a:	4659      	mov	r1, fp
 8005a4c:	f7fa fc1c 	bl	8000288 <__aeabi_dsub>
 8005a50:	4602      	mov	r2, r0
 8005a52:	460b      	mov	r3, r1
 8005a54:	4680      	mov	r8, r0
 8005a56:	4689      	mov	r9, r1
 8005a58:	4630      	mov	r0, r6
 8005a5a:	4639      	mov	r1, r7
 8005a5c:	f7fa fc16 	bl	800028c <__adddf3>
 8005a60:	2000      	movs	r0, #0
 8005a62:	4632      	mov	r2, r6
 8005a64:	463b      	mov	r3, r7
 8005a66:	4604      	mov	r4, r0
 8005a68:	460d      	mov	r5, r1
 8005a6a:	f7fa fc0d 	bl	8000288 <__aeabi_dsub>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	460b      	mov	r3, r1
 8005a72:	4640      	mov	r0, r8
 8005a74:	4649      	mov	r1, r9
 8005a76:	f7fa fc07 	bl	8000288 <__aeabi_dsub>
 8005a7a:	9b04      	ldr	r3, [sp, #16]
 8005a7c:	9a06      	ldr	r2, [sp, #24]
 8005a7e:	3b01      	subs	r3, #1
 8005a80:	4313      	orrs	r3, r2
 8005a82:	4682      	mov	sl, r0
 8005a84:	468b      	mov	fp, r1
 8005a86:	f040 81e7 	bne.w	8005e58 <__ieee754_pow+0x700>
 8005a8a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8005b40 <__ieee754_pow+0x3e8>
 8005a8e:	eeb0 8a47 	vmov.f32	s16, s14
 8005a92:	eef0 8a67 	vmov.f32	s17, s15
 8005a96:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005a9a:	2600      	movs	r6, #0
 8005a9c:	4632      	mov	r2, r6
 8005a9e:	463b      	mov	r3, r7
 8005aa0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005aa4:	f7fa fbf0 	bl	8000288 <__aeabi_dsub>
 8005aa8:	4622      	mov	r2, r4
 8005aaa:	462b      	mov	r3, r5
 8005aac:	f7fa fda4 	bl	80005f8 <__aeabi_dmul>
 8005ab0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ab4:	4680      	mov	r8, r0
 8005ab6:	4689      	mov	r9, r1
 8005ab8:	4650      	mov	r0, sl
 8005aba:	4659      	mov	r1, fp
 8005abc:	f7fa fd9c 	bl	80005f8 <__aeabi_dmul>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	460b      	mov	r3, r1
 8005ac4:	4640      	mov	r0, r8
 8005ac6:	4649      	mov	r1, r9
 8005ac8:	f7fa fbe0 	bl	800028c <__adddf3>
 8005acc:	4632      	mov	r2, r6
 8005ace:	463b      	mov	r3, r7
 8005ad0:	4680      	mov	r8, r0
 8005ad2:	4689      	mov	r9, r1
 8005ad4:	4620      	mov	r0, r4
 8005ad6:	4629      	mov	r1, r5
 8005ad8:	f7fa fd8e 	bl	80005f8 <__aeabi_dmul>
 8005adc:	460b      	mov	r3, r1
 8005ade:	4604      	mov	r4, r0
 8005ae0:	460d      	mov	r5, r1
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	4649      	mov	r1, r9
 8005ae6:	4640      	mov	r0, r8
 8005ae8:	f7fa fbd0 	bl	800028c <__adddf3>
 8005aec:	4b19      	ldr	r3, [pc, #100]	; (8005b54 <__ieee754_pow+0x3fc>)
 8005aee:	4299      	cmp	r1, r3
 8005af0:	ec45 4b19 	vmov	d9, r4, r5
 8005af4:	4606      	mov	r6, r0
 8005af6:	460f      	mov	r7, r1
 8005af8:	468b      	mov	fp, r1
 8005afa:	f340 82f0 	ble.w	80060de <__ieee754_pow+0x986>
 8005afe:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8005b02:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8005b06:	4303      	orrs	r3, r0
 8005b08:	f000 81e4 	beq.w	8005ed4 <__ieee754_pow+0x77c>
 8005b0c:	ec51 0b18 	vmov	r0, r1, d8
 8005b10:	2200      	movs	r2, #0
 8005b12:	2300      	movs	r3, #0
 8005b14:	f7fa ffe2 	bl	8000adc <__aeabi_dcmplt>
 8005b18:	3800      	subs	r0, #0
 8005b1a:	bf18      	it	ne
 8005b1c:	2001      	movne	r0, #1
 8005b1e:	e72b      	b.n	8005978 <__ieee754_pow+0x220>
 8005b20:	60000000 	.word	0x60000000
 8005b24:	3ff71547 	.word	0x3ff71547
 8005b28:	f85ddf44 	.word	0xf85ddf44
 8005b2c:	3e54ae0b 	.word	0x3e54ae0b
 8005b30:	55555555 	.word	0x55555555
 8005b34:	3fd55555 	.word	0x3fd55555
 8005b38:	652b82fe 	.word	0x652b82fe
 8005b3c:	3ff71547 	.word	0x3ff71547
 8005b40:	00000000 	.word	0x00000000
 8005b44:	bff00000 	.word	0xbff00000
 8005b48:	3ff00000 	.word	0x3ff00000
 8005b4c:	3fd00000 	.word	0x3fd00000
 8005b50:	3fe00000 	.word	0x3fe00000
 8005b54:	408fffff 	.word	0x408fffff
 8005b58:	4bd5      	ldr	r3, [pc, #852]	; (8005eb0 <__ieee754_pow+0x758>)
 8005b5a:	402b      	ands	r3, r5
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	b92b      	cbnz	r3, 8005b6c <__ieee754_pow+0x414>
 8005b60:	4bd4      	ldr	r3, [pc, #848]	; (8005eb4 <__ieee754_pow+0x75c>)
 8005b62:	f7fa fd49 	bl	80005f8 <__aeabi_dmul>
 8005b66:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005b6a:	460c      	mov	r4, r1
 8005b6c:	1523      	asrs	r3, r4, #20
 8005b6e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005b72:	4413      	add	r3, r2
 8005b74:	9305      	str	r3, [sp, #20]
 8005b76:	4bd0      	ldr	r3, [pc, #832]	; (8005eb8 <__ieee754_pow+0x760>)
 8005b78:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005b7c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8005b80:	429c      	cmp	r4, r3
 8005b82:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005b86:	dd08      	ble.n	8005b9a <__ieee754_pow+0x442>
 8005b88:	4bcc      	ldr	r3, [pc, #816]	; (8005ebc <__ieee754_pow+0x764>)
 8005b8a:	429c      	cmp	r4, r3
 8005b8c:	f340 8162 	ble.w	8005e54 <__ieee754_pow+0x6fc>
 8005b90:	9b05      	ldr	r3, [sp, #20]
 8005b92:	3301      	adds	r3, #1
 8005b94:	9305      	str	r3, [sp, #20]
 8005b96:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005b9a:	2400      	movs	r4, #0
 8005b9c:	00e3      	lsls	r3, r4, #3
 8005b9e:	9307      	str	r3, [sp, #28]
 8005ba0:	4bc7      	ldr	r3, [pc, #796]	; (8005ec0 <__ieee754_pow+0x768>)
 8005ba2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005ba6:	ed93 7b00 	vldr	d7, [r3]
 8005baa:	4629      	mov	r1, r5
 8005bac:	ec53 2b17 	vmov	r2, r3, d7
 8005bb0:	eeb0 9a47 	vmov.f32	s18, s14
 8005bb4:	eef0 9a67 	vmov.f32	s19, s15
 8005bb8:	4682      	mov	sl, r0
 8005bba:	f7fa fb65 	bl	8000288 <__aeabi_dsub>
 8005bbe:	4652      	mov	r2, sl
 8005bc0:	4606      	mov	r6, r0
 8005bc2:	460f      	mov	r7, r1
 8005bc4:	462b      	mov	r3, r5
 8005bc6:	ec51 0b19 	vmov	r0, r1, d9
 8005bca:	f7fa fb5f 	bl	800028c <__adddf3>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	460b      	mov	r3, r1
 8005bd2:	2000      	movs	r0, #0
 8005bd4:	49bb      	ldr	r1, [pc, #748]	; (8005ec4 <__ieee754_pow+0x76c>)
 8005bd6:	f7fa fe39 	bl	800084c <__aeabi_ddiv>
 8005bda:	ec41 0b1a 	vmov	d10, r0, r1
 8005bde:	4602      	mov	r2, r0
 8005be0:	460b      	mov	r3, r1
 8005be2:	4630      	mov	r0, r6
 8005be4:	4639      	mov	r1, r7
 8005be6:	f7fa fd07 	bl	80005f8 <__aeabi_dmul>
 8005bea:	2300      	movs	r3, #0
 8005bec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bf0:	9302      	str	r3, [sp, #8]
 8005bf2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005bf6:	46ab      	mov	fp, r5
 8005bf8:	106d      	asrs	r5, r5, #1
 8005bfa:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8005bfe:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8005c02:	ec41 0b18 	vmov	d8, r0, r1
 8005c06:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	4640      	mov	r0, r8
 8005c0e:	4649      	mov	r1, r9
 8005c10:	4614      	mov	r4, r2
 8005c12:	461d      	mov	r5, r3
 8005c14:	f7fa fcf0 	bl	80005f8 <__aeabi_dmul>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	460b      	mov	r3, r1
 8005c1c:	4630      	mov	r0, r6
 8005c1e:	4639      	mov	r1, r7
 8005c20:	f7fa fb32 	bl	8000288 <__aeabi_dsub>
 8005c24:	ec53 2b19 	vmov	r2, r3, d9
 8005c28:	4606      	mov	r6, r0
 8005c2a:	460f      	mov	r7, r1
 8005c2c:	4620      	mov	r0, r4
 8005c2e:	4629      	mov	r1, r5
 8005c30:	f7fa fb2a 	bl	8000288 <__aeabi_dsub>
 8005c34:	4602      	mov	r2, r0
 8005c36:	460b      	mov	r3, r1
 8005c38:	4650      	mov	r0, sl
 8005c3a:	4659      	mov	r1, fp
 8005c3c:	f7fa fb24 	bl	8000288 <__aeabi_dsub>
 8005c40:	4642      	mov	r2, r8
 8005c42:	464b      	mov	r3, r9
 8005c44:	f7fa fcd8 	bl	80005f8 <__aeabi_dmul>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	460b      	mov	r3, r1
 8005c4c:	4630      	mov	r0, r6
 8005c4e:	4639      	mov	r1, r7
 8005c50:	f7fa fb1a 	bl	8000288 <__aeabi_dsub>
 8005c54:	ec53 2b1a 	vmov	r2, r3, d10
 8005c58:	f7fa fcce 	bl	80005f8 <__aeabi_dmul>
 8005c5c:	ec53 2b18 	vmov	r2, r3, d8
 8005c60:	ec41 0b19 	vmov	d9, r0, r1
 8005c64:	ec51 0b18 	vmov	r0, r1, d8
 8005c68:	f7fa fcc6 	bl	80005f8 <__aeabi_dmul>
 8005c6c:	a37c      	add	r3, pc, #496	; (adr r3, 8005e60 <__ieee754_pow+0x708>)
 8005c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c72:	4604      	mov	r4, r0
 8005c74:	460d      	mov	r5, r1
 8005c76:	f7fa fcbf 	bl	80005f8 <__aeabi_dmul>
 8005c7a:	a37b      	add	r3, pc, #492	; (adr r3, 8005e68 <__ieee754_pow+0x710>)
 8005c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c80:	f7fa fb04 	bl	800028c <__adddf3>
 8005c84:	4622      	mov	r2, r4
 8005c86:	462b      	mov	r3, r5
 8005c88:	f7fa fcb6 	bl	80005f8 <__aeabi_dmul>
 8005c8c:	a378      	add	r3, pc, #480	; (adr r3, 8005e70 <__ieee754_pow+0x718>)
 8005c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c92:	f7fa fafb 	bl	800028c <__adddf3>
 8005c96:	4622      	mov	r2, r4
 8005c98:	462b      	mov	r3, r5
 8005c9a:	f7fa fcad 	bl	80005f8 <__aeabi_dmul>
 8005c9e:	a376      	add	r3, pc, #472	; (adr r3, 8005e78 <__ieee754_pow+0x720>)
 8005ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca4:	f7fa faf2 	bl	800028c <__adddf3>
 8005ca8:	4622      	mov	r2, r4
 8005caa:	462b      	mov	r3, r5
 8005cac:	f7fa fca4 	bl	80005f8 <__aeabi_dmul>
 8005cb0:	a373      	add	r3, pc, #460	; (adr r3, 8005e80 <__ieee754_pow+0x728>)
 8005cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb6:	f7fa fae9 	bl	800028c <__adddf3>
 8005cba:	4622      	mov	r2, r4
 8005cbc:	462b      	mov	r3, r5
 8005cbe:	f7fa fc9b 	bl	80005f8 <__aeabi_dmul>
 8005cc2:	a371      	add	r3, pc, #452	; (adr r3, 8005e88 <__ieee754_pow+0x730>)
 8005cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc8:	f7fa fae0 	bl	800028c <__adddf3>
 8005ccc:	4622      	mov	r2, r4
 8005cce:	4606      	mov	r6, r0
 8005cd0:	460f      	mov	r7, r1
 8005cd2:	462b      	mov	r3, r5
 8005cd4:	4620      	mov	r0, r4
 8005cd6:	4629      	mov	r1, r5
 8005cd8:	f7fa fc8e 	bl	80005f8 <__aeabi_dmul>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	460b      	mov	r3, r1
 8005ce0:	4630      	mov	r0, r6
 8005ce2:	4639      	mov	r1, r7
 8005ce4:	f7fa fc88 	bl	80005f8 <__aeabi_dmul>
 8005ce8:	4642      	mov	r2, r8
 8005cea:	4604      	mov	r4, r0
 8005cec:	460d      	mov	r5, r1
 8005cee:	464b      	mov	r3, r9
 8005cf0:	ec51 0b18 	vmov	r0, r1, d8
 8005cf4:	f7fa faca 	bl	800028c <__adddf3>
 8005cf8:	ec53 2b19 	vmov	r2, r3, d9
 8005cfc:	f7fa fc7c 	bl	80005f8 <__aeabi_dmul>
 8005d00:	4622      	mov	r2, r4
 8005d02:	462b      	mov	r3, r5
 8005d04:	f7fa fac2 	bl	800028c <__adddf3>
 8005d08:	4642      	mov	r2, r8
 8005d0a:	4682      	mov	sl, r0
 8005d0c:	468b      	mov	fp, r1
 8005d0e:	464b      	mov	r3, r9
 8005d10:	4640      	mov	r0, r8
 8005d12:	4649      	mov	r1, r9
 8005d14:	f7fa fc70 	bl	80005f8 <__aeabi_dmul>
 8005d18:	4b6b      	ldr	r3, [pc, #428]	; (8005ec8 <__ieee754_pow+0x770>)
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	4606      	mov	r6, r0
 8005d1e:	460f      	mov	r7, r1
 8005d20:	f7fa fab4 	bl	800028c <__adddf3>
 8005d24:	4652      	mov	r2, sl
 8005d26:	465b      	mov	r3, fp
 8005d28:	f7fa fab0 	bl	800028c <__adddf3>
 8005d2c:	2000      	movs	r0, #0
 8005d2e:	4604      	mov	r4, r0
 8005d30:	460d      	mov	r5, r1
 8005d32:	4602      	mov	r2, r0
 8005d34:	460b      	mov	r3, r1
 8005d36:	4640      	mov	r0, r8
 8005d38:	4649      	mov	r1, r9
 8005d3a:	f7fa fc5d 	bl	80005f8 <__aeabi_dmul>
 8005d3e:	4b62      	ldr	r3, [pc, #392]	; (8005ec8 <__ieee754_pow+0x770>)
 8005d40:	4680      	mov	r8, r0
 8005d42:	4689      	mov	r9, r1
 8005d44:	2200      	movs	r2, #0
 8005d46:	4620      	mov	r0, r4
 8005d48:	4629      	mov	r1, r5
 8005d4a:	f7fa fa9d 	bl	8000288 <__aeabi_dsub>
 8005d4e:	4632      	mov	r2, r6
 8005d50:	463b      	mov	r3, r7
 8005d52:	f7fa fa99 	bl	8000288 <__aeabi_dsub>
 8005d56:	4602      	mov	r2, r0
 8005d58:	460b      	mov	r3, r1
 8005d5a:	4650      	mov	r0, sl
 8005d5c:	4659      	mov	r1, fp
 8005d5e:	f7fa fa93 	bl	8000288 <__aeabi_dsub>
 8005d62:	ec53 2b18 	vmov	r2, r3, d8
 8005d66:	f7fa fc47 	bl	80005f8 <__aeabi_dmul>
 8005d6a:	4622      	mov	r2, r4
 8005d6c:	4606      	mov	r6, r0
 8005d6e:	460f      	mov	r7, r1
 8005d70:	462b      	mov	r3, r5
 8005d72:	ec51 0b19 	vmov	r0, r1, d9
 8005d76:	f7fa fc3f 	bl	80005f8 <__aeabi_dmul>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	460b      	mov	r3, r1
 8005d7e:	4630      	mov	r0, r6
 8005d80:	4639      	mov	r1, r7
 8005d82:	f7fa fa83 	bl	800028c <__adddf3>
 8005d86:	4606      	mov	r6, r0
 8005d88:	460f      	mov	r7, r1
 8005d8a:	4602      	mov	r2, r0
 8005d8c:	460b      	mov	r3, r1
 8005d8e:	4640      	mov	r0, r8
 8005d90:	4649      	mov	r1, r9
 8005d92:	f7fa fa7b 	bl	800028c <__adddf3>
 8005d96:	a33e      	add	r3, pc, #248	; (adr r3, 8005e90 <__ieee754_pow+0x738>)
 8005d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d9c:	2000      	movs	r0, #0
 8005d9e:	4604      	mov	r4, r0
 8005da0:	460d      	mov	r5, r1
 8005da2:	f7fa fc29 	bl	80005f8 <__aeabi_dmul>
 8005da6:	4642      	mov	r2, r8
 8005da8:	ec41 0b18 	vmov	d8, r0, r1
 8005dac:	464b      	mov	r3, r9
 8005dae:	4620      	mov	r0, r4
 8005db0:	4629      	mov	r1, r5
 8005db2:	f7fa fa69 	bl	8000288 <__aeabi_dsub>
 8005db6:	4602      	mov	r2, r0
 8005db8:	460b      	mov	r3, r1
 8005dba:	4630      	mov	r0, r6
 8005dbc:	4639      	mov	r1, r7
 8005dbe:	f7fa fa63 	bl	8000288 <__aeabi_dsub>
 8005dc2:	a335      	add	r3, pc, #212	; (adr r3, 8005e98 <__ieee754_pow+0x740>)
 8005dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dc8:	f7fa fc16 	bl	80005f8 <__aeabi_dmul>
 8005dcc:	a334      	add	r3, pc, #208	; (adr r3, 8005ea0 <__ieee754_pow+0x748>)
 8005dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd2:	4606      	mov	r6, r0
 8005dd4:	460f      	mov	r7, r1
 8005dd6:	4620      	mov	r0, r4
 8005dd8:	4629      	mov	r1, r5
 8005dda:	f7fa fc0d 	bl	80005f8 <__aeabi_dmul>
 8005dde:	4602      	mov	r2, r0
 8005de0:	460b      	mov	r3, r1
 8005de2:	4630      	mov	r0, r6
 8005de4:	4639      	mov	r1, r7
 8005de6:	f7fa fa51 	bl	800028c <__adddf3>
 8005dea:	9a07      	ldr	r2, [sp, #28]
 8005dec:	4b37      	ldr	r3, [pc, #220]	; (8005ecc <__ieee754_pow+0x774>)
 8005dee:	4413      	add	r3, r2
 8005df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df4:	f7fa fa4a 	bl	800028c <__adddf3>
 8005df8:	4682      	mov	sl, r0
 8005dfa:	9805      	ldr	r0, [sp, #20]
 8005dfc:	468b      	mov	fp, r1
 8005dfe:	f7fa fb91 	bl	8000524 <__aeabi_i2d>
 8005e02:	9a07      	ldr	r2, [sp, #28]
 8005e04:	4b32      	ldr	r3, [pc, #200]	; (8005ed0 <__ieee754_pow+0x778>)
 8005e06:	4413      	add	r3, r2
 8005e08:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e0c:	4606      	mov	r6, r0
 8005e0e:	460f      	mov	r7, r1
 8005e10:	4652      	mov	r2, sl
 8005e12:	465b      	mov	r3, fp
 8005e14:	ec51 0b18 	vmov	r0, r1, d8
 8005e18:	f7fa fa38 	bl	800028c <__adddf3>
 8005e1c:	4642      	mov	r2, r8
 8005e1e:	464b      	mov	r3, r9
 8005e20:	f7fa fa34 	bl	800028c <__adddf3>
 8005e24:	4632      	mov	r2, r6
 8005e26:	463b      	mov	r3, r7
 8005e28:	f7fa fa30 	bl	800028c <__adddf3>
 8005e2c:	2000      	movs	r0, #0
 8005e2e:	4632      	mov	r2, r6
 8005e30:	463b      	mov	r3, r7
 8005e32:	4604      	mov	r4, r0
 8005e34:	460d      	mov	r5, r1
 8005e36:	f7fa fa27 	bl	8000288 <__aeabi_dsub>
 8005e3a:	4642      	mov	r2, r8
 8005e3c:	464b      	mov	r3, r9
 8005e3e:	f7fa fa23 	bl	8000288 <__aeabi_dsub>
 8005e42:	ec53 2b18 	vmov	r2, r3, d8
 8005e46:	f7fa fa1f 	bl	8000288 <__aeabi_dsub>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	4650      	mov	r0, sl
 8005e50:	4659      	mov	r1, fp
 8005e52:	e610      	b.n	8005a76 <__ieee754_pow+0x31e>
 8005e54:	2401      	movs	r4, #1
 8005e56:	e6a1      	b.n	8005b9c <__ieee754_pow+0x444>
 8005e58:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8005ea8 <__ieee754_pow+0x750>
 8005e5c:	e617      	b.n	8005a8e <__ieee754_pow+0x336>
 8005e5e:	bf00      	nop
 8005e60:	4a454eef 	.word	0x4a454eef
 8005e64:	3fca7e28 	.word	0x3fca7e28
 8005e68:	93c9db65 	.word	0x93c9db65
 8005e6c:	3fcd864a 	.word	0x3fcd864a
 8005e70:	a91d4101 	.word	0xa91d4101
 8005e74:	3fd17460 	.word	0x3fd17460
 8005e78:	518f264d 	.word	0x518f264d
 8005e7c:	3fd55555 	.word	0x3fd55555
 8005e80:	db6fabff 	.word	0xdb6fabff
 8005e84:	3fdb6db6 	.word	0x3fdb6db6
 8005e88:	33333303 	.word	0x33333303
 8005e8c:	3fe33333 	.word	0x3fe33333
 8005e90:	e0000000 	.word	0xe0000000
 8005e94:	3feec709 	.word	0x3feec709
 8005e98:	dc3a03fd 	.word	0xdc3a03fd
 8005e9c:	3feec709 	.word	0x3feec709
 8005ea0:	145b01f5 	.word	0x145b01f5
 8005ea4:	be3e2fe0 	.word	0xbe3e2fe0
 8005ea8:	00000000 	.word	0x00000000
 8005eac:	3ff00000 	.word	0x3ff00000
 8005eb0:	7ff00000 	.word	0x7ff00000
 8005eb4:	43400000 	.word	0x43400000
 8005eb8:	0003988e 	.word	0x0003988e
 8005ebc:	000bb679 	.word	0x000bb679
 8005ec0:	08007610 	.word	0x08007610
 8005ec4:	3ff00000 	.word	0x3ff00000
 8005ec8:	40080000 	.word	0x40080000
 8005ecc:	08007630 	.word	0x08007630
 8005ed0:	08007620 	.word	0x08007620
 8005ed4:	a3b3      	add	r3, pc, #716	; (adr r3, 80061a4 <__ieee754_pow+0xa4c>)
 8005ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eda:	4640      	mov	r0, r8
 8005edc:	4649      	mov	r1, r9
 8005ede:	f7fa f9d5 	bl	800028c <__adddf3>
 8005ee2:	4622      	mov	r2, r4
 8005ee4:	ec41 0b1a 	vmov	d10, r0, r1
 8005ee8:	462b      	mov	r3, r5
 8005eea:	4630      	mov	r0, r6
 8005eec:	4639      	mov	r1, r7
 8005eee:	f7fa f9cb 	bl	8000288 <__aeabi_dsub>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	ec51 0b1a 	vmov	r0, r1, d10
 8005efa:	f7fa fe0d 	bl	8000b18 <__aeabi_dcmpgt>
 8005efe:	2800      	cmp	r0, #0
 8005f00:	f47f ae04 	bne.w	8005b0c <__ieee754_pow+0x3b4>
 8005f04:	4aa2      	ldr	r2, [pc, #648]	; (8006190 <__ieee754_pow+0xa38>)
 8005f06:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	f340 8107 	ble.w	800611e <__ieee754_pow+0x9c6>
 8005f10:	151b      	asrs	r3, r3, #20
 8005f12:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8005f16:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8005f1a:	fa4a fa03 	asr.w	sl, sl, r3
 8005f1e:	44da      	add	sl, fp
 8005f20:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8005f24:	489b      	ldr	r0, [pc, #620]	; (8006194 <__ieee754_pow+0xa3c>)
 8005f26:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8005f2a:	4108      	asrs	r0, r1
 8005f2c:	ea00 030a 	and.w	r3, r0, sl
 8005f30:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8005f34:	f1c1 0114 	rsb	r1, r1, #20
 8005f38:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8005f3c:	fa4a fa01 	asr.w	sl, sl, r1
 8005f40:	f1bb 0f00 	cmp.w	fp, #0
 8005f44:	f04f 0200 	mov.w	r2, #0
 8005f48:	4620      	mov	r0, r4
 8005f4a:	4629      	mov	r1, r5
 8005f4c:	bfb8      	it	lt
 8005f4e:	f1ca 0a00 	rsblt	sl, sl, #0
 8005f52:	f7fa f999 	bl	8000288 <__aeabi_dsub>
 8005f56:	ec41 0b19 	vmov	d9, r0, r1
 8005f5a:	4642      	mov	r2, r8
 8005f5c:	464b      	mov	r3, r9
 8005f5e:	ec51 0b19 	vmov	r0, r1, d9
 8005f62:	f7fa f993 	bl	800028c <__adddf3>
 8005f66:	a37a      	add	r3, pc, #488	; (adr r3, 8006150 <__ieee754_pow+0x9f8>)
 8005f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f6c:	2000      	movs	r0, #0
 8005f6e:	4604      	mov	r4, r0
 8005f70:	460d      	mov	r5, r1
 8005f72:	f7fa fb41 	bl	80005f8 <__aeabi_dmul>
 8005f76:	ec53 2b19 	vmov	r2, r3, d9
 8005f7a:	4606      	mov	r6, r0
 8005f7c:	460f      	mov	r7, r1
 8005f7e:	4620      	mov	r0, r4
 8005f80:	4629      	mov	r1, r5
 8005f82:	f7fa f981 	bl	8000288 <__aeabi_dsub>
 8005f86:	4602      	mov	r2, r0
 8005f88:	460b      	mov	r3, r1
 8005f8a:	4640      	mov	r0, r8
 8005f8c:	4649      	mov	r1, r9
 8005f8e:	f7fa f97b 	bl	8000288 <__aeabi_dsub>
 8005f92:	a371      	add	r3, pc, #452	; (adr r3, 8006158 <__ieee754_pow+0xa00>)
 8005f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f98:	f7fa fb2e 	bl	80005f8 <__aeabi_dmul>
 8005f9c:	a370      	add	r3, pc, #448	; (adr r3, 8006160 <__ieee754_pow+0xa08>)
 8005f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fa2:	4680      	mov	r8, r0
 8005fa4:	4689      	mov	r9, r1
 8005fa6:	4620      	mov	r0, r4
 8005fa8:	4629      	mov	r1, r5
 8005faa:	f7fa fb25 	bl	80005f8 <__aeabi_dmul>
 8005fae:	4602      	mov	r2, r0
 8005fb0:	460b      	mov	r3, r1
 8005fb2:	4640      	mov	r0, r8
 8005fb4:	4649      	mov	r1, r9
 8005fb6:	f7fa f969 	bl	800028c <__adddf3>
 8005fba:	4604      	mov	r4, r0
 8005fbc:	460d      	mov	r5, r1
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	460b      	mov	r3, r1
 8005fc2:	4630      	mov	r0, r6
 8005fc4:	4639      	mov	r1, r7
 8005fc6:	f7fa f961 	bl	800028c <__adddf3>
 8005fca:	4632      	mov	r2, r6
 8005fcc:	463b      	mov	r3, r7
 8005fce:	4680      	mov	r8, r0
 8005fd0:	4689      	mov	r9, r1
 8005fd2:	f7fa f959 	bl	8000288 <__aeabi_dsub>
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	460b      	mov	r3, r1
 8005fda:	4620      	mov	r0, r4
 8005fdc:	4629      	mov	r1, r5
 8005fde:	f7fa f953 	bl	8000288 <__aeabi_dsub>
 8005fe2:	4642      	mov	r2, r8
 8005fe4:	4606      	mov	r6, r0
 8005fe6:	460f      	mov	r7, r1
 8005fe8:	464b      	mov	r3, r9
 8005fea:	4640      	mov	r0, r8
 8005fec:	4649      	mov	r1, r9
 8005fee:	f7fa fb03 	bl	80005f8 <__aeabi_dmul>
 8005ff2:	a35d      	add	r3, pc, #372	; (adr r3, 8006168 <__ieee754_pow+0xa10>)
 8005ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff8:	4604      	mov	r4, r0
 8005ffa:	460d      	mov	r5, r1
 8005ffc:	f7fa fafc 	bl	80005f8 <__aeabi_dmul>
 8006000:	a35b      	add	r3, pc, #364	; (adr r3, 8006170 <__ieee754_pow+0xa18>)
 8006002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006006:	f7fa f93f 	bl	8000288 <__aeabi_dsub>
 800600a:	4622      	mov	r2, r4
 800600c:	462b      	mov	r3, r5
 800600e:	f7fa faf3 	bl	80005f8 <__aeabi_dmul>
 8006012:	a359      	add	r3, pc, #356	; (adr r3, 8006178 <__ieee754_pow+0xa20>)
 8006014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006018:	f7fa f938 	bl	800028c <__adddf3>
 800601c:	4622      	mov	r2, r4
 800601e:	462b      	mov	r3, r5
 8006020:	f7fa faea 	bl	80005f8 <__aeabi_dmul>
 8006024:	a356      	add	r3, pc, #344	; (adr r3, 8006180 <__ieee754_pow+0xa28>)
 8006026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800602a:	f7fa f92d 	bl	8000288 <__aeabi_dsub>
 800602e:	4622      	mov	r2, r4
 8006030:	462b      	mov	r3, r5
 8006032:	f7fa fae1 	bl	80005f8 <__aeabi_dmul>
 8006036:	a354      	add	r3, pc, #336	; (adr r3, 8006188 <__ieee754_pow+0xa30>)
 8006038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800603c:	f7fa f926 	bl	800028c <__adddf3>
 8006040:	4622      	mov	r2, r4
 8006042:	462b      	mov	r3, r5
 8006044:	f7fa fad8 	bl	80005f8 <__aeabi_dmul>
 8006048:	4602      	mov	r2, r0
 800604a:	460b      	mov	r3, r1
 800604c:	4640      	mov	r0, r8
 800604e:	4649      	mov	r1, r9
 8006050:	f7fa f91a 	bl	8000288 <__aeabi_dsub>
 8006054:	4604      	mov	r4, r0
 8006056:	460d      	mov	r5, r1
 8006058:	4602      	mov	r2, r0
 800605a:	460b      	mov	r3, r1
 800605c:	4640      	mov	r0, r8
 800605e:	4649      	mov	r1, r9
 8006060:	f7fa faca 	bl	80005f8 <__aeabi_dmul>
 8006064:	2200      	movs	r2, #0
 8006066:	ec41 0b19 	vmov	d9, r0, r1
 800606a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800606e:	4620      	mov	r0, r4
 8006070:	4629      	mov	r1, r5
 8006072:	f7fa f909 	bl	8000288 <__aeabi_dsub>
 8006076:	4602      	mov	r2, r0
 8006078:	460b      	mov	r3, r1
 800607a:	ec51 0b19 	vmov	r0, r1, d9
 800607e:	f7fa fbe5 	bl	800084c <__aeabi_ddiv>
 8006082:	4632      	mov	r2, r6
 8006084:	4604      	mov	r4, r0
 8006086:	460d      	mov	r5, r1
 8006088:	463b      	mov	r3, r7
 800608a:	4640      	mov	r0, r8
 800608c:	4649      	mov	r1, r9
 800608e:	f7fa fab3 	bl	80005f8 <__aeabi_dmul>
 8006092:	4632      	mov	r2, r6
 8006094:	463b      	mov	r3, r7
 8006096:	f7fa f8f9 	bl	800028c <__adddf3>
 800609a:	4602      	mov	r2, r0
 800609c:	460b      	mov	r3, r1
 800609e:	4620      	mov	r0, r4
 80060a0:	4629      	mov	r1, r5
 80060a2:	f7fa f8f1 	bl	8000288 <__aeabi_dsub>
 80060a6:	4642      	mov	r2, r8
 80060a8:	464b      	mov	r3, r9
 80060aa:	f7fa f8ed 	bl	8000288 <__aeabi_dsub>
 80060ae:	460b      	mov	r3, r1
 80060b0:	4602      	mov	r2, r0
 80060b2:	4939      	ldr	r1, [pc, #228]	; (8006198 <__ieee754_pow+0xa40>)
 80060b4:	2000      	movs	r0, #0
 80060b6:	f7fa f8e7 	bl	8000288 <__aeabi_dsub>
 80060ba:	ec41 0b10 	vmov	d0, r0, r1
 80060be:	ee10 3a90 	vmov	r3, s1
 80060c2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80060c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060ca:	da2b      	bge.n	8006124 <__ieee754_pow+0x9cc>
 80060cc:	4650      	mov	r0, sl
 80060ce:	f000 f86f 	bl	80061b0 <scalbn>
 80060d2:	ec51 0b10 	vmov	r0, r1, d0
 80060d6:	ec53 2b18 	vmov	r2, r3, d8
 80060da:	f7ff bbee 	b.w	80058ba <__ieee754_pow+0x162>
 80060de:	4b2f      	ldr	r3, [pc, #188]	; (800619c <__ieee754_pow+0xa44>)
 80060e0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80060e4:	429e      	cmp	r6, r3
 80060e6:	f77f af0d 	ble.w	8005f04 <__ieee754_pow+0x7ac>
 80060ea:	4b2d      	ldr	r3, [pc, #180]	; (80061a0 <__ieee754_pow+0xa48>)
 80060ec:	440b      	add	r3, r1
 80060ee:	4303      	orrs	r3, r0
 80060f0:	d009      	beq.n	8006106 <__ieee754_pow+0x9ae>
 80060f2:	ec51 0b18 	vmov	r0, r1, d8
 80060f6:	2200      	movs	r2, #0
 80060f8:	2300      	movs	r3, #0
 80060fa:	f7fa fcef 	bl	8000adc <__aeabi_dcmplt>
 80060fe:	3800      	subs	r0, #0
 8006100:	bf18      	it	ne
 8006102:	2001      	movne	r0, #1
 8006104:	e448      	b.n	8005998 <__ieee754_pow+0x240>
 8006106:	4622      	mov	r2, r4
 8006108:	462b      	mov	r3, r5
 800610a:	f7fa f8bd 	bl	8000288 <__aeabi_dsub>
 800610e:	4642      	mov	r2, r8
 8006110:	464b      	mov	r3, r9
 8006112:	f7fa fcf7 	bl	8000b04 <__aeabi_dcmpge>
 8006116:	2800      	cmp	r0, #0
 8006118:	f43f aef4 	beq.w	8005f04 <__ieee754_pow+0x7ac>
 800611c:	e7e9      	b.n	80060f2 <__ieee754_pow+0x99a>
 800611e:	f04f 0a00 	mov.w	sl, #0
 8006122:	e71a      	b.n	8005f5a <__ieee754_pow+0x802>
 8006124:	ec51 0b10 	vmov	r0, r1, d0
 8006128:	4619      	mov	r1, r3
 800612a:	e7d4      	b.n	80060d6 <__ieee754_pow+0x97e>
 800612c:	491a      	ldr	r1, [pc, #104]	; (8006198 <__ieee754_pow+0xa40>)
 800612e:	2000      	movs	r0, #0
 8006130:	f7ff bb31 	b.w	8005796 <__ieee754_pow+0x3e>
 8006134:	2000      	movs	r0, #0
 8006136:	2100      	movs	r1, #0
 8006138:	f7ff bb2d 	b.w	8005796 <__ieee754_pow+0x3e>
 800613c:	4630      	mov	r0, r6
 800613e:	4639      	mov	r1, r7
 8006140:	f7ff bb29 	b.w	8005796 <__ieee754_pow+0x3e>
 8006144:	9204      	str	r2, [sp, #16]
 8006146:	f7ff bb7b 	b.w	8005840 <__ieee754_pow+0xe8>
 800614a:	2300      	movs	r3, #0
 800614c:	f7ff bb65 	b.w	800581a <__ieee754_pow+0xc2>
 8006150:	00000000 	.word	0x00000000
 8006154:	3fe62e43 	.word	0x3fe62e43
 8006158:	fefa39ef 	.word	0xfefa39ef
 800615c:	3fe62e42 	.word	0x3fe62e42
 8006160:	0ca86c39 	.word	0x0ca86c39
 8006164:	be205c61 	.word	0xbe205c61
 8006168:	72bea4d0 	.word	0x72bea4d0
 800616c:	3e663769 	.word	0x3e663769
 8006170:	c5d26bf1 	.word	0xc5d26bf1
 8006174:	3ebbbd41 	.word	0x3ebbbd41
 8006178:	af25de2c 	.word	0xaf25de2c
 800617c:	3f11566a 	.word	0x3f11566a
 8006180:	16bebd93 	.word	0x16bebd93
 8006184:	3f66c16c 	.word	0x3f66c16c
 8006188:	5555553e 	.word	0x5555553e
 800618c:	3fc55555 	.word	0x3fc55555
 8006190:	3fe00000 	.word	0x3fe00000
 8006194:	fff00000 	.word	0xfff00000
 8006198:	3ff00000 	.word	0x3ff00000
 800619c:	4090cbff 	.word	0x4090cbff
 80061a0:	3f6f3400 	.word	0x3f6f3400
 80061a4:	652b82fe 	.word	0x652b82fe
 80061a8:	3c971547 	.word	0x3c971547
 80061ac:	00000000 	.word	0x00000000

080061b0 <scalbn>:
 80061b0:	b570      	push	{r4, r5, r6, lr}
 80061b2:	ec55 4b10 	vmov	r4, r5, d0
 80061b6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80061ba:	4606      	mov	r6, r0
 80061bc:	462b      	mov	r3, r5
 80061be:	b999      	cbnz	r1, 80061e8 <scalbn+0x38>
 80061c0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80061c4:	4323      	orrs	r3, r4
 80061c6:	d03f      	beq.n	8006248 <scalbn+0x98>
 80061c8:	4b35      	ldr	r3, [pc, #212]	; (80062a0 <scalbn+0xf0>)
 80061ca:	4629      	mov	r1, r5
 80061cc:	ee10 0a10 	vmov	r0, s0
 80061d0:	2200      	movs	r2, #0
 80061d2:	f7fa fa11 	bl	80005f8 <__aeabi_dmul>
 80061d6:	4b33      	ldr	r3, [pc, #204]	; (80062a4 <scalbn+0xf4>)
 80061d8:	429e      	cmp	r6, r3
 80061da:	4604      	mov	r4, r0
 80061dc:	460d      	mov	r5, r1
 80061de:	da10      	bge.n	8006202 <scalbn+0x52>
 80061e0:	a327      	add	r3, pc, #156	; (adr r3, 8006280 <scalbn+0xd0>)
 80061e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e6:	e01f      	b.n	8006228 <scalbn+0x78>
 80061e8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80061ec:	4291      	cmp	r1, r2
 80061ee:	d10c      	bne.n	800620a <scalbn+0x5a>
 80061f0:	ee10 2a10 	vmov	r2, s0
 80061f4:	4620      	mov	r0, r4
 80061f6:	4629      	mov	r1, r5
 80061f8:	f7fa f848 	bl	800028c <__adddf3>
 80061fc:	4604      	mov	r4, r0
 80061fe:	460d      	mov	r5, r1
 8006200:	e022      	b.n	8006248 <scalbn+0x98>
 8006202:	460b      	mov	r3, r1
 8006204:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8006208:	3936      	subs	r1, #54	; 0x36
 800620a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800620e:	4296      	cmp	r6, r2
 8006210:	dd0d      	ble.n	800622e <scalbn+0x7e>
 8006212:	2d00      	cmp	r5, #0
 8006214:	a11c      	add	r1, pc, #112	; (adr r1, 8006288 <scalbn+0xd8>)
 8006216:	e9d1 0100 	ldrd	r0, r1, [r1]
 800621a:	da02      	bge.n	8006222 <scalbn+0x72>
 800621c:	a11c      	add	r1, pc, #112	; (adr r1, 8006290 <scalbn+0xe0>)
 800621e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006222:	a319      	add	r3, pc, #100	; (adr r3, 8006288 <scalbn+0xd8>)
 8006224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006228:	f7fa f9e6 	bl	80005f8 <__aeabi_dmul>
 800622c:	e7e6      	b.n	80061fc <scalbn+0x4c>
 800622e:	1872      	adds	r2, r6, r1
 8006230:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8006234:	428a      	cmp	r2, r1
 8006236:	dcec      	bgt.n	8006212 <scalbn+0x62>
 8006238:	2a00      	cmp	r2, #0
 800623a:	dd08      	ble.n	800624e <scalbn+0x9e>
 800623c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006240:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006244:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006248:	ec45 4b10 	vmov	d0, r4, r5
 800624c:	bd70      	pop	{r4, r5, r6, pc}
 800624e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8006252:	da08      	bge.n	8006266 <scalbn+0xb6>
 8006254:	2d00      	cmp	r5, #0
 8006256:	a10a      	add	r1, pc, #40	; (adr r1, 8006280 <scalbn+0xd0>)
 8006258:	e9d1 0100 	ldrd	r0, r1, [r1]
 800625c:	dac0      	bge.n	80061e0 <scalbn+0x30>
 800625e:	a10e      	add	r1, pc, #56	; (adr r1, 8006298 <scalbn+0xe8>)
 8006260:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006264:	e7bc      	b.n	80061e0 <scalbn+0x30>
 8006266:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800626a:	3236      	adds	r2, #54	; 0x36
 800626c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006270:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8006274:	4620      	mov	r0, r4
 8006276:	4b0c      	ldr	r3, [pc, #48]	; (80062a8 <scalbn+0xf8>)
 8006278:	2200      	movs	r2, #0
 800627a:	e7d5      	b.n	8006228 <scalbn+0x78>
 800627c:	f3af 8000 	nop.w
 8006280:	c2f8f359 	.word	0xc2f8f359
 8006284:	01a56e1f 	.word	0x01a56e1f
 8006288:	8800759c 	.word	0x8800759c
 800628c:	7e37e43c 	.word	0x7e37e43c
 8006290:	8800759c 	.word	0x8800759c
 8006294:	fe37e43c 	.word	0xfe37e43c
 8006298:	c2f8f359 	.word	0xc2f8f359
 800629c:	81a56e1f 	.word	0x81a56e1f
 80062a0:	43500000 	.word	0x43500000
 80062a4:	ffff3cb0 	.word	0xffff3cb0
 80062a8:	3c900000 	.word	0x3c900000

080062ac <with_errno>:
 80062ac:	b570      	push	{r4, r5, r6, lr}
 80062ae:	4604      	mov	r4, r0
 80062b0:	460d      	mov	r5, r1
 80062b2:	4616      	mov	r6, r2
 80062b4:	f000 fc14 	bl	8006ae0 <__errno>
 80062b8:	4629      	mov	r1, r5
 80062ba:	6006      	str	r6, [r0, #0]
 80062bc:	4620      	mov	r0, r4
 80062be:	bd70      	pop	{r4, r5, r6, pc}

080062c0 <xflow>:
 80062c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80062c2:	4614      	mov	r4, r2
 80062c4:	461d      	mov	r5, r3
 80062c6:	b108      	cbz	r0, 80062cc <xflow+0xc>
 80062c8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80062cc:	e9cd 2300 	strd	r2, r3, [sp]
 80062d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80062d4:	4620      	mov	r0, r4
 80062d6:	4629      	mov	r1, r5
 80062d8:	f7fa f98e 	bl	80005f8 <__aeabi_dmul>
 80062dc:	2222      	movs	r2, #34	; 0x22
 80062de:	b003      	add	sp, #12
 80062e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80062e4:	f7ff bfe2 	b.w	80062ac <with_errno>

080062e8 <__math_uflow>:
 80062e8:	b508      	push	{r3, lr}
 80062ea:	2200      	movs	r2, #0
 80062ec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80062f0:	f7ff ffe6 	bl	80062c0 <xflow>
 80062f4:	ec41 0b10 	vmov	d0, r0, r1
 80062f8:	bd08      	pop	{r3, pc}

080062fa <__math_oflow>:
 80062fa:	b508      	push	{r3, lr}
 80062fc:	2200      	movs	r2, #0
 80062fe:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8006302:	f7ff ffdd 	bl	80062c0 <xflow>
 8006306:	ec41 0b10 	vmov	d0, r0, r1
 800630a:	bd08      	pop	{r3, pc}

0800630c <std>:
 800630c:	2300      	movs	r3, #0
 800630e:	b510      	push	{r4, lr}
 8006310:	4604      	mov	r4, r0
 8006312:	e9c0 3300 	strd	r3, r3, [r0]
 8006316:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800631a:	6083      	str	r3, [r0, #8]
 800631c:	8181      	strh	r1, [r0, #12]
 800631e:	6643      	str	r3, [r0, #100]	; 0x64
 8006320:	81c2      	strh	r2, [r0, #14]
 8006322:	6183      	str	r3, [r0, #24]
 8006324:	4619      	mov	r1, r3
 8006326:	2208      	movs	r2, #8
 8006328:	305c      	adds	r0, #92	; 0x5c
 800632a:	f000 f9a3 	bl	8006674 <memset>
 800632e:	4b0d      	ldr	r3, [pc, #52]	; (8006364 <std+0x58>)
 8006330:	6263      	str	r3, [r4, #36]	; 0x24
 8006332:	4b0d      	ldr	r3, [pc, #52]	; (8006368 <std+0x5c>)
 8006334:	62a3      	str	r3, [r4, #40]	; 0x28
 8006336:	4b0d      	ldr	r3, [pc, #52]	; (800636c <std+0x60>)
 8006338:	62e3      	str	r3, [r4, #44]	; 0x2c
 800633a:	4b0d      	ldr	r3, [pc, #52]	; (8006370 <std+0x64>)
 800633c:	6323      	str	r3, [r4, #48]	; 0x30
 800633e:	4b0d      	ldr	r3, [pc, #52]	; (8006374 <std+0x68>)
 8006340:	6224      	str	r4, [r4, #32]
 8006342:	429c      	cmp	r4, r3
 8006344:	d006      	beq.n	8006354 <std+0x48>
 8006346:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800634a:	4294      	cmp	r4, r2
 800634c:	d002      	beq.n	8006354 <std+0x48>
 800634e:	33d0      	adds	r3, #208	; 0xd0
 8006350:	429c      	cmp	r4, r3
 8006352:	d105      	bne.n	8006360 <std+0x54>
 8006354:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800635c:	f000 bbea 	b.w	8006b34 <__retarget_lock_init_recursive>
 8006360:	bd10      	pop	{r4, pc}
 8006362:	bf00      	nop
 8006364:	080065ad 	.word	0x080065ad
 8006368:	080065cf 	.word	0x080065cf
 800636c:	08006607 	.word	0x08006607
 8006370:	0800662b 	.word	0x0800662b
 8006374:	20000174 	.word	0x20000174

08006378 <stdio_exit_handler>:
 8006378:	4a02      	ldr	r2, [pc, #8]	; (8006384 <stdio_exit_handler+0xc>)
 800637a:	4903      	ldr	r1, [pc, #12]	; (8006388 <stdio_exit_handler+0x10>)
 800637c:	4803      	ldr	r0, [pc, #12]	; (800638c <stdio_exit_handler+0x14>)
 800637e:	f000 b869 	b.w	8006454 <_fwalk_sglue>
 8006382:	bf00      	nop
 8006384:	20000020 	.word	0x20000020
 8006388:	08007409 	.word	0x08007409
 800638c:	2000002c 	.word	0x2000002c

08006390 <cleanup_stdio>:
 8006390:	6841      	ldr	r1, [r0, #4]
 8006392:	4b0c      	ldr	r3, [pc, #48]	; (80063c4 <cleanup_stdio+0x34>)
 8006394:	4299      	cmp	r1, r3
 8006396:	b510      	push	{r4, lr}
 8006398:	4604      	mov	r4, r0
 800639a:	d001      	beq.n	80063a0 <cleanup_stdio+0x10>
 800639c:	f001 f834 	bl	8007408 <_fflush_r>
 80063a0:	68a1      	ldr	r1, [r4, #8]
 80063a2:	4b09      	ldr	r3, [pc, #36]	; (80063c8 <cleanup_stdio+0x38>)
 80063a4:	4299      	cmp	r1, r3
 80063a6:	d002      	beq.n	80063ae <cleanup_stdio+0x1e>
 80063a8:	4620      	mov	r0, r4
 80063aa:	f001 f82d 	bl	8007408 <_fflush_r>
 80063ae:	68e1      	ldr	r1, [r4, #12]
 80063b0:	4b06      	ldr	r3, [pc, #24]	; (80063cc <cleanup_stdio+0x3c>)
 80063b2:	4299      	cmp	r1, r3
 80063b4:	d004      	beq.n	80063c0 <cleanup_stdio+0x30>
 80063b6:	4620      	mov	r0, r4
 80063b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063bc:	f001 b824 	b.w	8007408 <_fflush_r>
 80063c0:	bd10      	pop	{r4, pc}
 80063c2:	bf00      	nop
 80063c4:	20000174 	.word	0x20000174
 80063c8:	200001dc 	.word	0x200001dc
 80063cc:	20000244 	.word	0x20000244

080063d0 <global_stdio_init.part.0>:
 80063d0:	b510      	push	{r4, lr}
 80063d2:	4b0b      	ldr	r3, [pc, #44]	; (8006400 <global_stdio_init.part.0+0x30>)
 80063d4:	4c0b      	ldr	r4, [pc, #44]	; (8006404 <global_stdio_init.part.0+0x34>)
 80063d6:	4a0c      	ldr	r2, [pc, #48]	; (8006408 <global_stdio_init.part.0+0x38>)
 80063d8:	601a      	str	r2, [r3, #0]
 80063da:	4620      	mov	r0, r4
 80063dc:	2200      	movs	r2, #0
 80063de:	2104      	movs	r1, #4
 80063e0:	f7ff ff94 	bl	800630c <std>
 80063e4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80063e8:	2201      	movs	r2, #1
 80063ea:	2109      	movs	r1, #9
 80063ec:	f7ff ff8e 	bl	800630c <std>
 80063f0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80063f4:	2202      	movs	r2, #2
 80063f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063fa:	2112      	movs	r1, #18
 80063fc:	f7ff bf86 	b.w	800630c <std>
 8006400:	200002ac 	.word	0x200002ac
 8006404:	20000174 	.word	0x20000174
 8006408:	08006379 	.word	0x08006379

0800640c <__sfp_lock_acquire>:
 800640c:	4801      	ldr	r0, [pc, #4]	; (8006414 <__sfp_lock_acquire+0x8>)
 800640e:	f000 bb92 	b.w	8006b36 <__retarget_lock_acquire_recursive>
 8006412:	bf00      	nop
 8006414:	200002b5 	.word	0x200002b5

08006418 <__sfp_lock_release>:
 8006418:	4801      	ldr	r0, [pc, #4]	; (8006420 <__sfp_lock_release+0x8>)
 800641a:	f000 bb8d 	b.w	8006b38 <__retarget_lock_release_recursive>
 800641e:	bf00      	nop
 8006420:	200002b5 	.word	0x200002b5

08006424 <__sinit>:
 8006424:	b510      	push	{r4, lr}
 8006426:	4604      	mov	r4, r0
 8006428:	f7ff fff0 	bl	800640c <__sfp_lock_acquire>
 800642c:	6a23      	ldr	r3, [r4, #32]
 800642e:	b11b      	cbz	r3, 8006438 <__sinit+0x14>
 8006430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006434:	f7ff bff0 	b.w	8006418 <__sfp_lock_release>
 8006438:	4b04      	ldr	r3, [pc, #16]	; (800644c <__sinit+0x28>)
 800643a:	6223      	str	r3, [r4, #32]
 800643c:	4b04      	ldr	r3, [pc, #16]	; (8006450 <__sinit+0x2c>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d1f5      	bne.n	8006430 <__sinit+0xc>
 8006444:	f7ff ffc4 	bl	80063d0 <global_stdio_init.part.0>
 8006448:	e7f2      	b.n	8006430 <__sinit+0xc>
 800644a:	bf00      	nop
 800644c:	08006391 	.word	0x08006391
 8006450:	200002ac 	.word	0x200002ac

08006454 <_fwalk_sglue>:
 8006454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006458:	4607      	mov	r7, r0
 800645a:	4688      	mov	r8, r1
 800645c:	4614      	mov	r4, r2
 800645e:	2600      	movs	r6, #0
 8006460:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006464:	f1b9 0901 	subs.w	r9, r9, #1
 8006468:	d505      	bpl.n	8006476 <_fwalk_sglue+0x22>
 800646a:	6824      	ldr	r4, [r4, #0]
 800646c:	2c00      	cmp	r4, #0
 800646e:	d1f7      	bne.n	8006460 <_fwalk_sglue+0xc>
 8006470:	4630      	mov	r0, r6
 8006472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006476:	89ab      	ldrh	r3, [r5, #12]
 8006478:	2b01      	cmp	r3, #1
 800647a:	d907      	bls.n	800648c <_fwalk_sglue+0x38>
 800647c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006480:	3301      	adds	r3, #1
 8006482:	d003      	beq.n	800648c <_fwalk_sglue+0x38>
 8006484:	4629      	mov	r1, r5
 8006486:	4638      	mov	r0, r7
 8006488:	47c0      	blx	r8
 800648a:	4306      	orrs	r6, r0
 800648c:	3568      	adds	r5, #104	; 0x68
 800648e:	e7e9      	b.n	8006464 <_fwalk_sglue+0x10>

08006490 <_perror_r>:
 8006490:	6a03      	ldr	r3, [r0, #32]
 8006492:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006494:	68c4      	ldr	r4, [r0, #12]
 8006496:	4605      	mov	r5, r0
 8006498:	460e      	mov	r6, r1
 800649a:	b90b      	cbnz	r3, 80064a0 <_perror_r+0x10>
 800649c:	f7ff ffc2 	bl	8006424 <__sinit>
 80064a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80064a2:	07d8      	lsls	r0, r3, #31
 80064a4:	d405      	bmi.n	80064b2 <_perror_r+0x22>
 80064a6:	89a3      	ldrh	r3, [r4, #12]
 80064a8:	0599      	lsls	r1, r3, #22
 80064aa:	d402      	bmi.n	80064b2 <_perror_r+0x22>
 80064ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064ae:	f000 fb42 	bl	8006b36 <__retarget_lock_acquire_recursive>
 80064b2:	4621      	mov	r1, r4
 80064b4:	4628      	mov	r0, r5
 80064b6:	f000 ffa7 	bl	8007408 <_fflush_r>
 80064ba:	bb1e      	cbnz	r6, 8006504 <_perror_r+0x74>
 80064bc:	6829      	ldr	r1, [r5, #0]
 80064be:	ab01      	add	r3, sp, #4
 80064c0:	2201      	movs	r2, #1
 80064c2:	4628      	mov	r0, r5
 80064c4:	f000 f8de 	bl	8006684 <_strerror_r>
 80064c8:	4607      	mov	r7, r0
 80064ca:	2800      	cmp	r0, #0
 80064cc:	d145      	bne.n	800655a <_perror_r+0xca>
 80064ce:	4831      	ldr	r0, [pc, #196]	; (8006594 <_perror_r+0x104>)
 80064d0:	4f30      	ldr	r7, [pc, #192]	; (8006594 <_perror_r+0x104>)
 80064d2:	f7f9 fe7d 	bl	80001d0 <strlen>
 80064d6:	4606      	mov	r6, r0
 80064d8:	b156      	cbz	r6, 80064f0 <_perror_r+0x60>
 80064da:	4620      	mov	r0, r4
 80064dc:	f000 ffbc 	bl	8007458 <fileno>
 80064e0:	4633      	mov	r3, r6
 80064e2:	4601      	mov	r1, r0
 80064e4:	463a      	mov	r2, r7
 80064e6:	4628      	mov	r0, r5
 80064e8:	f000 fae8 	bl	8006abc <_write_r>
 80064ec:	2800      	cmp	r0, #0
 80064ee:	da47      	bge.n	8006580 <_perror_r+0xf0>
 80064f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064f4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80064f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80064fa:	07d2      	lsls	r2, r2, #31
 80064fc:	81a3      	strh	r3, [r4, #12]
 80064fe:	d542      	bpl.n	8006586 <_perror_r+0xf6>
 8006500:	b003      	add	sp, #12
 8006502:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006504:	7833      	ldrb	r3, [r6, #0]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d0d8      	beq.n	80064bc <_perror_r+0x2c>
 800650a:	4630      	mov	r0, r6
 800650c:	f7f9 fe60 	bl	80001d0 <strlen>
 8006510:	4607      	mov	r7, r0
 8006512:	b157      	cbz	r7, 800652a <_perror_r+0x9a>
 8006514:	4620      	mov	r0, r4
 8006516:	f000 ff9f 	bl	8007458 <fileno>
 800651a:	463b      	mov	r3, r7
 800651c:	4601      	mov	r1, r0
 800651e:	4632      	mov	r2, r6
 8006520:	4628      	mov	r0, r5
 8006522:	f000 facb 	bl	8006abc <_write_r>
 8006526:	2800      	cmp	r0, #0
 8006528:	da14      	bge.n	8006554 <_perror_r+0xc4>
 800652a:	481b      	ldr	r0, [pc, #108]	; (8006598 <_perror_r+0x108>)
 800652c:	4f1a      	ldr	r7, [pc, #104]	; (8006598 <_perror_r+0x108>)
 800652e:	f7f9 fe4f 	bl	80001d0 <strlen>
 8006532:	4606      	mov	r6, r0
 8006534:	2e00      	cmp	r6, #0
 8006536:	d0c1      	beq.n	80064bc <_perror_r+0x2c>
 8006538:	4620      	mov	r0, r4
 800653a:	f000 ff8d 	bl	8007458 <fileno>
 800653e:	4633      	mov	r3, r6
 8006540:	4601      	mov	r1, r0
 8006542:	463a      	mov	r2, r7
 8006544:	4628      	mov	r0, r5
 8006546:	f000 fab9 	bl	8006abc <_write_r>
 800654a:	2800      	cmp	r0, #0
 800654c:	dbb6      	blt.n	80064bc <_perror_r+0x2c>
 800654e:	1a36      	subs	r6, r6, r0
 8006550:	4407      	add	r7, r0
 8006552:	e7ef      	b.n	8006534 <_perror_r+0xa4>
 8006554:	1a3f      	subs	r7, r7, r0
 8006556:	4406      	add	r6, r0
 8006558:	e7db      	b.n	8006512 <_perror_r+0x82>
 800655a:	f7f9 fe39 	bl	80001d0 <strlen>
 800655e:	4606      	mov	r6, r0
 8006560:	2e00      	cmp	r6, #0
 8006562:	d0b4      	beq.n	80064ce <_perror_r+0x3e>
 8006564:	4620      	mov	r0, r4
 8006566:	f000 ff77 	bl	8007458 <fileno>
 800656a:	4633      	mov	r3, r6
 800656c:	4601      	mov	r1, r0
 800656e:	463a      	mov	r2, r7
 8006570:	4628      	mov	r0, r5
 8006572:	f000 faa3 	bl	8006abc <_write_r>
 8006576:	2800      	cmp	r0, #0
 8006578:	dba9      	blt.n	80064ce <_perror_r+0x3e>
 800657a:	1a36      	subs	r6, r6, r0
 800657c:	4407      	add	r7, r0
 800657e:	e7ef      	b.n	8006560 <_perror_r+0xd0>
 8006580:	1a36      	subs	r6, r6, r0
 8006582:	4407      	add	r7, r0
 8006584:	e7a8      	b.n	80064d8 <_perror_r+0x48>
 8006586:	059b      	lsls	r3, r3, #22
 8006588:	d4ba      	bmi.n	8006500 <_perror_r+0x70>
 800658a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800658c:	f000 fad4 	bl	8006b38 <__retarget_lock_release_recursive>
 8006590:	e7b6      	b.n	8006500 <_perror_r+0x70>
 8006592:	bf00      	nop
 8006594:	08007643 	.word	0x08007643
 8006598:	08007640 	.word	0x08007640

0800659c <perror>:
 800659c:	4b02      	ldr	r3, [pc, #8]	; (80065a8 <perror+0xc>)
 800659e:	4601      	mov	r1, r0
 80065a0:	6818      	ldr	r0, [r3, #0]
 80065a2:	f7ff bf75 	b.w	8006490 <_perror_r>
 80065a6:	bf00      	nop
 80065a8:	20000078 	.word	0x20000078

080065ac <__sread>:
 80065ac:	b510      	push	{r4, lr}
 80065ae:	460c      	mov	r4, r1
 80065b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065b4:	f000 fa70 	bl	8006a98 <_read_r>
 80065b8:	2800      	cmp	r0, #0
 80065ba:	bfab      	itete	ge
 80065bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80065be:	89a3      	ldrhlt	r3, [r4, #12]
 80065c0:	181b      	addge	r3, r3, r0
 80065c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80065c6:	bfac      	ite	ge
 80065c8:	6563      	strge	r3, [r4, #84]	; 0x54
 80065ca:	81a3      	strhlt	r3, [r4, #12]
 80065cc:	bd10      	pop	{r4, pc}

080065ce <__swrite>:
 80065ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065d2:	461f      	mov	r7, r3
 80065d4:	898b      	ldrh	r3, [r1, #12]
 80065d6:	05db      	lsls	r3, r3, #23
 80065d8:	4605      	mov	r5, r0
 80065da:	460c      	mov	r4, r1
 80065dc:	4616      	mov	r6, r2
 80065de:	d505      	bpl.n	80065ec <__swrite+0x1e>
 80065e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065e4:	2302      	movs	r3, #2
 80065e6:	2200      	movs	r2, #0
 80065e8:	f000 fa44 	bl	8006a74 <_lseek_r>
 80065ec:	89a3      	ldrh	r3, [r4, #12]
 80065ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065f6:	81a3      	strh	r3, [r4, #12]
 80065f8:	4632      	mov	r2, r6
 80065fa:	463b      	mov	r3, r7
 80065fc:	4628      	mov	r0, r5
 80065fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006602:	f000 ba5b 	b.w	8006abc <_write_r>

08006606 <__sseek>:
 8006606:	b510      	push	{r4, lr}
 8006608:	460c      	mov	r4, r1
 800660a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800660e:	f000 fa31 	bl	8006a74 <_lseek_r>
 8006612:	1c43      	adds	r3, r0, #1
 8006614:	89a3      	ldrh	r3, [r4, #12]
 8006616:	bf15      	itete	ne
 8006618:	6560      	strne	r0, [r4, #84]	; 0x54
 800661a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800661e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006622:	81a3      	strheq	r3, [r4, #12]
 8006624:	bf18      	it	ne
 8006626:	81a3      	strhne	r3, [r4, #12]
 8006628:	bd10      	pop	{r4, pc}

0800662a <__sclose>:
 800662a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800662e:	f000 ba11 	b.w	8006a54 <_close_r>
	...

08006634 <_vsiprintf_r>:
 8006634:	b500      	push	{lr}
 8006636:	b09b      	sub	sp, #108	; 0x6c
 8006638:	9100      	str	r1, [sp, #0]
 800663a:	9104      	str	r1, [sp, #16]
 800663c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006640:	9105      	str	r1, [sp, #20]
 8006642:	9102      	str	r1, [sp, #8]
 8006644:	4905      	ldr	r1, [pc, #20]	; (800665c <_vsiprintf_r+0x28>)
 8006646:	9103      	str	r1, [sp, #12]
 8006648:	4669      	mov	r1, sp
 800664a:	f000 fbc9 	bl	8006de0 <_svfiprintf_r>
 800664e:	9b00      	ldr	r3, [sp, #0]
 8006650:	2200      	movs	r2, #0
 8006652:	701a      	strb	r2, [r3, #0]
 8006654:	b01b      	add	sp, #108	; 0x6c
 8006656:	f85d fb04 	ldr.w	pc, [sp], #4
 800665a:	bf00      	nop
 800665c:	ffff0208 	.word	0xffff0208

08006660 <vsiprintf>:
 8006660:	4613      	mov	r3, r2
 8006662:	460a      	mov	r2, r1
 8006664:	4601      	mov	r1, r0
 8006666:	4802      	ldr	r0, [pc, #8]	; (8006670 <vsiprintf+0x10>)
 8006668:	6800      	ldr	r0, [r0, #0]
 800666a:	f7ff bfe3 	b.w	8006634 <_vsiprintf_r>
 800666e:	bf00      	nop
 8006670:	20000078 	.word	0x20000078

08006674 <memset>:
 8006674:	4402      	add	r2, r0
 8006676:	4603      	mov	r3, r0
 8006678:	4293      	cmp	r3, r2
 800667a:	d100      	bne.n	800667e <memset+0xa>
 800667c:	4770      	bx	lr
 800667e:	f803 1b01 	strb.w	r1, [r3], #1
 8006682:	e7f9      	b.n	8006678 <memset+0x4>

08006684 <_strerror_r>:
 8006684:	b510      	push	{r4, lr}
 8006686:	4604      	mov	r4, r0
 8006688:	4608      	mov	r0, r1
 800668a:	4611      	mov	r1, r2
 800668c:	288e      	cmp	r0, #142	; 0x8e
 800668e:	f200 8130 	bhi.w	80068f2 <_strerror_r+0x26e>
 8006692:	e8df f010 	tbh	[pc, r0, lsl #1]
 8006696:	0139      	.short	0x0139
 8006698:	0092008f 	.word	0x0092008f
 800669c:	00960094 	.word	0x00960094
 80066a0:	009a0098 	.word	0x009a0098
 80066a4:	009e009c 	.word	0x009e009c
 80066a8:	00a400a2 	.word	0x00a400a2
 80066ac:	00aa00a8 	.word	0x00aa00a8
 80066b0:	00ae00ac 	.word	0x00ae00ac
 80066b4:	00b0012e 	.word	0x00b0012e
 80066b8:	00b400b2 	.word	0x00b400b2
 80066bc:	00b800b6 	.word	0x00b800b6
 80066c0:	00c000be 	.word	0x00c000be
 80066c4:	00c800c6 	.word	0x00c800c6
 80066c8:	00cc00ca 	.word	0x00cc00ca
 80066cc:	00d200ce 	.word	0x00d200ce
 80066d0:	00d800d6 	.word	0x00d800d6
 80066d4:	00dc00da 	.word	0x00dc00da
 80066d8:	00e000de 	.word	0x00e000de
 80066dc:	00e400e2 	.word	0x00e400e2
 80066e0:	012e012e 	.word	0x012e012e
 80066e4:	012e012e 	.word	0x012e012e
 80066e8:	012e012e 	.word	0x012e012e
 80066ec:	012e012e 	.word	0x012e012e
 80066f0:	00ec00e8 	.word	0x00ec00e8
 80066f4:	012e012e 	.word	0x012e012e
 80066f8:	012e012e 	.word	0x012e012e
 80066fc:	012e012e 	.word	0x012e012e
 8006700:	012e012e 	.word	0x012e012e
 8006704:	012e012e 	.word	0x012e012e
 8006708:	012e012e 	.word	0x012e012e
 800670c:	00ee012e 	.word	0x00ee012e
 8006710:	00f00108 	.word	0x00f00108
 8006714:	012e00f2 	.word	0x012e00f2
 8006718:	012e012e 	.word	0x012e012e
 800671c:	012e00f4 	.word	0x012e00f4
 8006720:	012e012e 	.word	0x012e012e
 8006724:	012e00f6 	.word	0x012e00f6
 8006728:	00fa012e 	.word	0x00fa012e
 800672c:	012e012e 	.word	0x012e012e
 8006730:	012e00fc 	.word	0x012e00fc
 8006734:	012e012e 	.word	0x012e012e
 8006738:	012e012e 	.word	0x012e012e
 800673c:	012e012e 	.word	0x012e012e
 8006740:	012e012e 	.word	0x012e012e
 8006744:	00fe012e 	.word	0x00fe012e
 8006748:	0100012e 	.word	0x0100012e
 800674c:	01040102 	.word	0x01040102
 8006750:	012e012e 	.word	0x012e012e
 8006754:	012e0126 	.word	0x012e0126
 8006758:	012e012e 	.word	0x012e012e
 800675c:	012e012e 	.word	0x012e012e
 8006760:	012e012e 	.word	0x012e012e
 8006764:	0114012e 	.word	0x0114012e
 8006768:	010a0106 	.word	0x010a0106
 800676c:	010e010c 	.word	0x010e010c
 8006770:	012e0110 	.word	0x012e0110
 8006774:	01160112 	.word	0x01160112
 8006778:	00ea011a 	.word	0x00ea011a
 800677c:	012c00c2 	.word	0x012c00c2
 8006780:	00d000ba 	.word	0x00d000ba
 8006784:	00a000bc 	.word	0x00a000bc
 8006788:	012a00a6 	.word	0x012a00a6
 800678c:	012e00f8 	.word	0x012e00f8
 8006790:	00c40118 	.word	0x00c40118
 8006794:	011c011e 	.word	0x011c011e
 8006798:	012e012e 	.word	0x012e012e
 800679c:	012e012e 	.word	0x012e012e
 80067a0:	00d4012e 	.word	0x00d4012e
 80067a4:	012e012e 	.word	0x012e012e
 80067a8:	00e6012e 	.word	0x00e6012e
 80067ac:	01200128 	.word	0x01200128
 80067b0:	01240122 	.word	0x01240122
 80067b4:	4b55      	ldr	r3, [pc, #340]	; (800690c <_strerror_r+0x288>)
 80067b6:	4618      	mov	r0, r3
 80067b8:	bd10      	pop	{r4, pc}
 80067ba:	4b55      	ldr	r3, [pc, #340]	; (8006910 <_strerror_r+0x28c>)
 80067bc:	e7fb      	b.n	80067b6 <_strerror_r+0x132>
 80067be:	4b55      	ldr	r3, [pc, #340]	; (8006914 <_strerror_r+0x290>)
 80067c0:	e7f9      	b.n	80067b6 <_strerror_r+0x132>
 80067c2:	4b55      	ldr	r3, [pc, #340]	; (8006918 <_strerror_r+0x294>)
 80067c4:	e7f7      	b.n	80067b6 <_strerror_r+0x132>
 80067c6:	4b55      	ldr	r3, [pc, #340]	; (800691c <_strerror_r+0x298>)
 80067c8:	e7f5      	b.n	80067b6 <_strerror_r+0x132>
 80067ca:	4b55      	ldr	r3, [pc, #340]	; (8006920 <_strerror_r+0x29c>)
 80067cc:	e7f3      	b.n	80067b6 <_strerror_r+0x132>
 80067ce:	4b55      	ldr	r3, [pc, #340]	; (8006924 <_strerror_r+0x2a0>)
 80067d0:	e7f1      	b.n	80067b6 <_strerror_r+0x132>
 80067d2:	4b55      	ldr	r3, [pc, #340]	; (8006928 <_strerror_r+0x2a4>)
 80067d4:	e7ef      	b.n	80067b6 <_strerror_r+0x132>
 80067d6:	4b55      	ldr	r3, [pc, #340]	; (800692c <_strerror_r+0x2a8>)
 80067d8:	e7ed      	b.n	80067b6 <_strerror_r+0x132>
 80067da:	4b55      	ldr	r3, [pc, #340]	; (8006930 <_strerror_r+0x2ac>)
 80067dc:	e7eb      	b.n	80067b6 <_strerror_r+0x132>
 80067de:	4b55      	ldr	r3, [pc, #340]	; (8006934 <_strerror_r+0x2b0>)
 80067e0:	e7e9      	b.n	80067b6 <_strerror_r+0x132>
 80067e2:	4b55      	ldr	r3, [pc, #340]	; (8006938 <_strerror_r+0x2b4>)
 80067e4:	e7e7      	b.n	80067b6 <_strerror_r+0x132>
 80067e6:	4b55      	ldr	r3, [pc, #340]	; (800693c <_strerror_r+0x2b8>)
 80067e8:	e7e5      	b.n	80067b6 <_strerror_r+0x132>
 80067ea:	4b55      	ldr	r3, [pc, #340]	; (8006940 <_strerror_r+0x2bc>)
 80067ec:	e7e3      	b.n	80067b6 <_strerror_r+0x132>
 80067ee:	4b55      	ldr	r3, [pc, #340]	; (8006944 <_strerror_r+0x2c0>)
 80067f0:	e7e1      	b.n	80067b6 <_strerror_r+0x132>
 80067f2:	4b55      	ldr	r3, [pc, #340]	; (8006948 <_strerror_r+0x2c4>)
 80067f4:	e7df      	b.n	80067b6 <_strerror_r+0x132>
 80067f6:	4b55      	ldr	r3, [pc, #340]	; (800694c <_strerror_r+0x2c8>)
 80067f8:	e7dd      	b.n	80067b6 <_strerror_r+0x132>
 80067fa:	4b55      	ldr	r3, [pc, #340]	; (8006950 <_strerror_r+0x2cc>)
 80067fc:	e7db      	b.n	80067b6 <_strerror_r+0x132>
 80067fe:	4b55      	ldr	r3, [pc, #340]	; (8006954 <_strerror_r+0x2d0>)
 8006800:	e7d9      	b.n	80067b6 <_strerror_r+0x132>
 8006802:	4b55      	ldr	r3, [pc, #340]	; (8006958 <_strerror_r+0x2d4>)
 8006804:	e7d7      	b.n	80067b6 <_strerror_r+0x132>
 8006806:	4b55      	ldr	r3, [pc, #340]	; (800695c <_strerror_r+0x2d8>)
 8006808:	e7d5      	b.n	80067b6 <_strerror_r+0x132>
 800680a:	4b55      	ldr	r3, [pc, #340]	; (8006960 <_strerror_r+0x2dc>)
 800680c:	e7d3      	b.n	80067b6 <_strerror_r+0x132>
 800680e:	4b55      	ldr	r3, [pc, #340]	; (8006964 <_strerror_r+0x2e0>)
 8006810:	e7d1      	b.n	80067b6 <_strerror_r+0x132>
 8006812:	4b55      	ldr	r3, [pc, #340]	; (8006968 <_strerror_r+0x2e4>)
 8006814:	e7cf      	b.n	80067b6 <_strerror_r+0x132>
 8006816:	4b55      	ldr	r3, [pc, #340]	; (800696c <_strerror_r+0x2e8>)
 8006818:	e7cd      	b.n	80067b6 <_strerror_r+0x132>
 800681a:	4b55      	ldr	r3, [pc, #340]	; (8006970 <_strerror_r+0x2ec>)
 800681c:	e7cb      	b.n	80067b6 <_strerror_r+0x132>
 800681e:	4b55      	ldr	r3, [pc, #340]	; (8006974 <_strerror_r+0x2f0>)
 8006820:	e7c9      	b.n	80067b6 <_strerror_r+0x132>
 8006822:	4b55      	ldr	r3, [pc, #340]	; (8006978 <_strerror_r+0x2f4>)
 8006824:	e7c7      	b.n	80067b6 <_strerror_r+0x132>
 8006826:	4b55      	ldr	r3, [pc, #340]	; (800697c <_strerror_r+0x2f8>)
 8006828:	e7c5      	b.n	80067b6 <_strerror_r+0x132>
 800682a:	4b55      	ldr	r3, [pc, #340]	; (8006980 <_strerror_r+0x2fc>)
 800682c:	e7c3      	b.n	80067b6 <_strerror_r+0x132>
 800682e:	4b55      	ldr	r3, [pc, #340]	; (8006984 <_strerror_r+0x300>)
 8006830:	e7c1      	b.n	80067b6 <_strerror_r+0x132>
 8006832:	4b55      	ldr	r3, [pc, #340]	; (8006988 <_strerror_r+0x304>)
 8006834:	e7bf      	b.n	80067b6 <_strerror_r+0x132>
 8006836:	4b55      	ldr	r3, [pc, #340]	; (800698c <_strerror_r+0x308>)
 8006838:	e7bd      	b.n	80067b6 <_strerror_r+0x132>
 800683a:	4b55      	ldr	r3, [pc, #340]	; (8006990 <_strerror_r+0x30c>)
 800683c:	e7bb      	b.n	80067b6 <_strerror_r+0x132>
 800683e:	4b55      	ldr	r3, [pc, #340]	; (8006994 <_strerror_r+0x310>)
 8006840:	e7b9      	b.n	80067b6 <_strerror_r+0x132>
 8006842:	4b55      	ldr	r3, [pc, #340]	; (8006998 <_strerror_r+0x314>)
 8006844:	e7b7      	b.n	80067b6 <_strerror_r+0x132>
 8006846:	4b55      	ldr	r3, [pc, #340]	; (800699c <_strerror_r+0x318>)
 8006848:	e7b5      	b.n	80067b6 <_strerror_r+0x132>
 800684a:	4b55      	ldr	r3, [pc, #340]	; (80069a0 <_strerror_r+0x31c>)
 800684c:	e7b3      	b.n	80067b6 <_strerror_r+0x132>
 800684e:	4b55      	ldr	r3, [pc, #340]	; (80069a4 <_strerror_r+0x320>)
 8006850:	e7b1      	b.n	80067b6 <_strerror_r+0x132>
 8006852:	4b55      	ldr	r3, [pc, #340]	; (80069a8 <_strerror_r+0x324>)
 8006854:	e7af      	b.n	80067b6 <_strerror_r+0x132>
 8006856:	4b55      	ldr	r3, [pc, #340]	; (80069ac <_strerror_r+0x328>)
 8006858:	e7ad      	b.n	80067b6 <_strerror_r+0x132>
 800685a:	4b55      	ldr	r3, [pc, #340]	; (80069b0 <_strerror_r+0x32c>)
 800685c:	e7ab      	b.n	80067b6 <_strerror_r+0x132>
 800685e:	4b55      	ldr	r3, [pc, #340]	; (80069b4 <_strerror_r+0x330>)
 8006860:	e7a9      	b.n	80067b6 <_strerror_r+0x132>
 8006862:	4b55      	ldr	r3, [pc, #340]	; (80069b8 <_strerror_r+0x334>)
 8006864:	e7a7      	b.n	80067b6 <_strerror_r+0x132>
 8006866:	4b55      	ldr	r3, [pc, #340]	; (80069bc <_strerror_r+0x338>)
 8006868:	e7a5      	b.n	80067b6 <_strerror_r+0x132>
 800686a:	4b55      	ldr	r3, [pc, #340]	; (80069c0 <_strerror_r+0x33c>)
 800686c:	e7a3      	b.n	80067b6 <_strerror_r+0x132>
 800686e:	4b55      	ldr	r3, [pc, #340]	; (80069c4 <_strerror_r+0x340>)
 8006870:	e7a1      	b.n	80067b6 <_strerror_r+0x132>
 8006872:	4b55      	ldr	r3, [pc, #340]	; (80069c8 <_strerror_r+0x344>)
 8006874:	e79f      	b.n	80067b6 <_strerror_r+0x132>
 8006876:	4b55      	ldr	r3, [pc, #340]	; (80069cc <_strerror_r+0x348>)
 8006878:	e79d      	b.n	80067b6 <_strerror_r+0x132>
 800687a:	4b55      	ldr	r3, [pc, #340]	; (80069d0 <_strerror_r+0x34c>)
 800687c:	e79b      	b.n	80067b6 <_strerror_r+0x132>
 800687e:	4b55      	ldr	r3, [pc, #340]	; (80069d4 <_strerror_r+0x350>)
 8006880:	e799      	b.n	80067b6 <_strerror_r+0x132>
 8006882:	4b55      	ldr	r3, [pc, #340]	; (80069d8 <_strerror_r+0x354>)
 8006884:	e797      	b.n	80067b6 <_strerror_r+0x132>
 8006886:	4b55      	ldr	r3, [pc, #340]	; (80069dc <_strerror_r+0x358>)
 8006888:	e795      	b.n	80067b6 <_strerror_r+0x132>
 800688a:	4b55      	ldr	r3, [pc, #340]	; (80069e0 <_strerror_r+0x35c>)
 800688c:	e793      	b.n	80067b6 <_strerror_r+0x132>
 800688e:	4b55      	ldr	r3, [pc, #340]	; (80069e4 <_strerror_r+0x360>)
 8006890:	e791      	b.n	80067b6 <_strerror_r+0x132>
 8006892:	4b55      	ldr	r3, [pc, #340]	; (80069e8 <_strerror_r+0x364>)
 8006894:	e78f      	b.n	80067b6 <_strerror_r+0x132>
 8006896:	4b55      	ldr	r3, [pc, #340]	; (80069ec <_strerror_r+0x368>)
 8006898:	e78d      	b.n	80067b6 <_strerror_r+0x132>
 800689a:	4b55      	ldr	r3, [pc, #340]	; (80069f0 <_strerror_r+0x36c>)
 800689c:	e78b      	b.n	80067b6 <_strerror_r+0x132>
 800689e:	4b55      	ldr	r3, [pc, #340]	; (80069f4 <_strerror_r+0x370>)
 80068a0:	e789      	b.n	80067b6 <_strerror_r+0x132>
 80068a2:	4b55      	ldr	r3, [pc, #340]	; (80069f8 <_strerror_r+0x374>)
 80068a4:	e787      	b.n	80067b6 <_strerror_r+0x132>
 80068a6:	4b55      	ldr	r3, [pc, #340]	; (80069fc <_strerror_r+0x378>)
 80068a8:	e785      	b.n	80067b6 <_strerror_r+0x132>
 80068aa:	4b55      	ldr	r3, [pc, #340]	; (8006a00 <_strerror_r+0x37c>)
 80068ac:	e783      	b.n	80067b6 <_strerror_r+0x132>
 80068ae:	4b55      	ldr	r3, [pc, #340]	; (8006a04 <_strerror_r+0x380>)
 80068b0:	e781      	b.n	80067b6 <_strerror_r+0x132>
 80068b2:	4b55      	ldr	r3, [pc, #340]	; (8006a08 <_strerror_r+0x384>)
 80068b4:	e77f      	b.n	80067b6 <_strerror_r+0x132>
 80068b6:	4b55      	ldr	r3, [pc, #340]	; (8006a0c <_strerror_r+0x388>)
 80068b8:	e77d      	b.n	80067b6 <_strerror_r+0x132>
 80068ba:	4b55      	ldr	r3, [pc, #340]	; (8006a10 <_strerror_r+0x38c>)
 80068bc:	e77b      	b.n	80067b6 <_strerror_r+0x132>
 80068be:	4b55      	ldr	r3, [pc, #340]	; (8006a14 <_strerror_r+0x390>)
 80068c0:	e779      	b.n	80067b6 <_strerror_r+0x132>
 80068c2:	4b55      	ldr	r3, [pc, #340]	; (8006a18 <_strerror_r+0x394>)
 80068c4:	e777      	b.n	80067b6 <_strerror_r+0x132>
 80068c6:	4b55      	ldr	r3, [pc, #340]	; (8006a1c <_strerror_r+0x398>)
 80068c8:	e775      	b.n	80067b6 <_strerror_r+0x132>
 80068ca:	4b55      	ldr	r3, [pc, #340]	; (8006a20 <_strerror_r+0x39c>)
 80068cc:	e773      	b.n	80067b6 <_strerror_r+0x132>
 80068ce:	4b55      	ldr	r3, [pc, #340]	; (8006a24 <_strerror_r+0x3a0>)
 80068d0:	e771      	b.n	80067b6 <_strerror_r+0x132>
 80068d2:	4b55      	ldr	r3, [pc, #340]	; (8006a28 <_strerror_r+0x3a4>)
 80068d4:	e76f      	b.n	80067b6 <_strerror_r+0x132>
 80068d6:	4b55      	ldr	r3, [pc, #340]	; (8006a2c <_strerror_r+0x3a8>)
 80068d8:	e76d      	b.n	80067b6 <_strerror_r+0x132>
 80068da:	4b55      	ldr	r3, [pc, #340]	; (8006a30 <_strerror_r+0x3ac>)
 80068dc:	e76b      	b.n	80067b6 <_strerror_r+0x132>
 80068de:	4b55      	ldr	r3, [pc, #340]	; (8006a34 <_strerror_r+0x3b0>)
 80068e0:	e769      	b.n	80067b6 <_strerror_r+0x132>
 80068e2:	4b55      	ldr	r3, [pc, #340]	; (8006a38 <_strerror_r+0x3b4>)
 80068e4:	e767      	b.n	80067b6 <_strerror_r+0x132>
 80068e6:	4b55      	ldr	r3, [pc, #340]	; (8006a3c <_strerror_r+0x3b8>)
 80068e8:	e765      	b.n	80067b6 <_strerror_r+0x132>
 80068ea:	4b55      	ldr	r3, [pc, #340]	; (8006a40 <_strerror_r+0x3bc>)
 80068ec:	e763      	b.n	80067b6 <_strerror_r+0x132>
 80068ee:	4b55      	ldr	r3, [pc, #340]	; (8006a44 <_strerror_r+0x3c0>)
 80068f0:	e761      	b.n	80067b6 <_strerror_r+0x132>
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	bf14      	ite	ne
 80068f6:	461a      	movne	r2, r3
 80068f8:	4622      	moveq	r2, r4
 80068fa:	f000 f8a9 	bl	8006a50 <_user_strerror>
 80068fe:	4b52      	ldr	r3, [pc, #328]	; (8006a48 <_strerror_r+0x3c4>)
 8006900:	2800      	cmp	r0, #0
 8006902:	bf18      	it	ne
 8006904:	4603      	movne	r3, r0
 8006906:	e756      	b.n	80067b6 <_strerror_r+0x132>
 8006908:	4b50      	ldr	r3, [pc, #320]	; (8006a4c <_strerror_r+0x3c8>)
 800690a:	e754      	b.n	80067b6 <_strerror_r+0x132>
 800690c:	0800764d 	.word	0x0800764d
 8006910:	08007657 	.word	0x08007657
 8006914:	08007671 	.word	0x08007671
 8006918:	08007681 	.word	0x08007681
 800691c:	08007699 	.word	0x08007699
 8006920:	080076a3 	.word	0x080076a3
 8006924:	080076bd 	.word	0x080076bd
 8006928:	080076cf 	.word	0x080076cf
 800692c:	080076e1 	.word	0x080076e1
 8006930:	080076fa 	.word	0x080076fa
 8006934:	0800770a 	.word	0x0800770a
 8006938:	08007716 	.word	0x08007716
 800693c:	08007733 	.word	0x08007733
 8006940:	08007745 	.word	0x08007745
 8006944:	08007756 	.word	0x08007756
 8006948:	08007768 	.word	0x08007768
 800694c:	08007774 	.word	0x08007774
 8006950:	0800778c 	.word	0x0800778c
 8006954:	08007798 	.word	0x08007798
 8006958:	080077aa 	.word	0x080077aa
 800695c:	080077b9 	.word	0x080077b9
 8006960:	080077c9 	.word	0x080077c9
 8006964:	080077d6 	.word	0x080077d6
 8006968:	080077f5 	.word	0x080077f5
 800696c:	08007804 	.word	0x08007804
 8006970:	08007815 	.word	0x08007815
 8006974:	08007839 	.word	0x08007839
 8006978:	08007857 	.word	0x08007857
 800697c:	08007875 	.word	0x08007875
 8006980:	08007895 	.word	0x08007895
 8006984:	080078ac 	.word	0x080078ac
 8006988:	080078bb 	.word	0x080078bb
 800698c:	080078ca 	.word	0x080078ca
 8006990:	080078de 	.word	0x080078de
 8006994:	080078f6 	.word	0x080078f6
 8006998:	08007904 	.word	0x08007904
 800699c:	08007911 	.word	0x08007911
 80069a0:	08007927 	.word	0x08007927
 80069a4:	08007936 	.word	0x08007936
 80069a8:	08007942 	.word	0x08007942
 80069ac:	08007971 	.word	0x08007971
 80069b0:	08007982 	.word	0x08007982
 80069b4:	0800799d 	.word	0x0800799d
 80069b8:	080079b0 	.word	0x080079b0
 80069bc:	080079c6 	.word	0x080079c6
 80069c0:	080079cf 	.word	0x080079cf
 80069c4:	080079e6 	.word	0x080079e6
 80069c8:	080079ee 	.word	0x080079ee
 80069cc:	080079fb 	.word	0x080079fb
 80069d0:	08007a10 	.word	0x08007a10
 80069d4:	08007a24 	.word	0x08007a24
 80069d8:	08007a3c 	.word	0x08007a3c
 80069dc:	08007a4b 	.word	0x08007a4b
 80069e0:	08007a5c 	.word	0x08007a5c
 80069e4:	08007a6f 	.word	0x08007a6f
 80069e8:	08007a7b 	.word	0x08007a7b
 80069ec:	08007a94 	.word	0x08007a94
 80069f0:	08007aa8 	.word	0x08007aa8
 80069f4:	08007ac3 	.word	0x08007ac3
 80069f8:	08007adb 	.word	0x08007adb
 80069fc:	08007af5 	.word	0x08007af5
 8006a00:	08007afd 	.word	0x08007afd
 8006a04:	08007b2d 	.word	0x08007b2d
 8006a08:	08007b4c 	.word	0x08007b4c
 8006a0c:	08007b6b 	.word	0x08007b6b
 8006a10:	08007b82 	.word	0x08007b82
 8006a14:	08007b95 	.word	0x08007b95
 8006a18:	08007bae 	.word	0x08007bae
 8006a1c:	08007bc5 	.word	0x08007bc5
 8006a20:	08007bdb 	.word	0x08007bdb
 8006a24:	08007bfc 	.word	0x08007bfc
 8006a28:	08007c14 	.word	0x08007c14
 8006a2c:	08007c30 	.word	0x08007c30
 8006a30:	08007c43 	.word	0x08007c43
 8006a34:	08007c59 	.word	0x08007c59
 8006a38:	08007c6d 	.word	0x08007c6d
 8006a3c:	08007c8f 	.word	0x08007c8f
 8006a40:	08007cb5 	.word	0x08007cb5
 8006a44:	08007cc6 	.word	0x08007cc6
 8006a48:	08007644 	.word	0x08007644
 8006a4c:	08007645 	.word	0x08007645

08006a50 <_user_strerror>:
 8006a50:	2000      	movs	r0, #0
 8006a52:	4770      	bx	lr

08006a54 <_close_r>:
 8006a54:	b538      	push	{r3, r4, r5, lr}
 8006a56:	4d06      	ldr	r5, [pc, #24]	; (8006a70 <_close_r+0x1c>)
 8006a58:	2300      	movs	r3, #0
 8006a5a:	4604      	mov	r4, r0
 8006a5c:	4608      	mov	r0, r1
 8006a5e:	602b      	str	r3, [r5, #0]
 8006a60:	f7fb f813 	bl	8001a8a <_close>
 8006a64:	1c43      	adds	r3, r0, #1
 8006a66:	d102      	bne.n	8006a6e <_close_r+0x1a>
 8006a68:	682b      	ldr	r3, [r5, #0]
 8006a6a:	b103      	cbz	r3, 8006a6e <_close_r+0x1a>
 8006a6c:	6023      	str	r3, [r4, #0]
 8006a6e:	bd38      	pop	{r3, r4, r5, pc}
 8006a70:	200002b0 	.word	0x200002b0

08006a74 <_lseek_r>:
 8006a74:	b538      	push	{r3, r4, r5, lr}
 8006a76:	4d07      	ldr	r5, [pc, #28]	; (8006a94 <_lseek_r+0x20>)
 8006a78:	4604      	mov	r4, r0
 8006a7a:	4608      	mov	r0, r1
 8006a7c:	4611      	mov	r1, r2
 8006a7e:	2200      	movs	r2, #0
 8006a80:	602a      	str	r2, [r5, #0]
 8006a82:	461a      	mov	r2, r3
 8006a84:	f7fb f80d 	bl	8001aa2 <_lseek>
 8006a88:	1c43      	adds	r3, r0, #1
 8006a8a:	d102      	bne.n	8006a92 <_lseek_r+0x1e>
 8006a8c:	682b      	ldr	r3, [r5, #0]
 8006a8e:	b103      	cbz	r3, 8006a92 <_lseek_r+0x1e>
 8006a90:	6023      	str	r3, [r4, #0]
 8006a92:	bd38      	pop	{r3, r4, r5, pc}
 8006a94:	200002b0 	.word	0x200002b0

08006a98 <_read_r>:
 8006a98:	b538      	push	{r3, r4, r5, lr}
 8006a9a:	4d07      	ldr	r5, [pc, #28]	; (8006ab8 <_read_r+0x20>)
 8006a9c:	4604      	mov	r4, r0
 8006a9e:	4608      	mov	r0, r1
 8006aa0:	4611      	mov	r1, r2
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	602a      	str	r2, [r5, #0]
 8006aa6:	461a      	mov	r2, r3
 8006aa8:	f7fa ffb6 	bl	8001a18 <_read>
 8006aac:	1c43      	adds	r3, r0, #1
 8006aae:	d102      	bne.n	8006ab6 <_read_r+0x1e>
 8006ab0:	682b      	ldr	r3, [r5, #0]
 8006ab2:	b103      	cbz	r3, 8006ab6 <_read_r+0x1e>
 8006ab4:	6023      	str	r3, [r4, #0]
 8006ab6:	bd38      	pop	{r3, r4, r5, pc}
 8006ab8:	200002b0 	.word	0x200002b0

08006abc <_write_r>:
 8006abc:	b538      	push	{r3, r4, r5, lr}
 8006abe:	4d07      	ldr	r5, [pc, #28]	; (8006adc <_write_r+0x20>)
 8006ac0:	4604      	mov	r4, r0
 8006ac2:	4608      	mov	r0, r1
 8006ac4:	4611      	mov	r1, r2
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	602a      	str	r2, [r5, #0]
 8006aca:	461a      	mov	r2, r3
 8006acc:	f7fa ffc1 	bl	8001a52 <_write>
 8006ad0:	1c43      	adds	r3, r0, #1
 8006ad2:	d102      	bne.n	8006ada <_write_r+0x1e>
 8006ad4:	682b      	ldr	r3, [r5, #0]
 8006ad6:	b103      	cbz	r3, 8006ada <_write_r+0x1e>
 8006ad8:	6023      	str	r3, [r4, #0]
 8006ada:	bd38      	pop	{r3, r4, r5, pc}
 8006adc:	200002b0 	.word	0x200002b0

08006ae0 <__errno>:
 8006ae0:	4b01      	ldr	r3, [pc, #4]	; (8006ae8 <__errno+0x8>)
 8006ae2:	6818      	ldr	r0, [r3, #0]
 8006ae4:	4770      	bx	lr
 8006ae6:	bf00      	nop
 8006ae8:	20000078 	.word	0x20000078

08006aec <__libc_init_array>:
 8006aec:	b570      	push	{r4, r5, r6, lr}
 8006aee:	4d0d      	ldr	r5, [pc, #52]	; (8006b24 <__libc_init_array+0x38>)
 8006af0:	4c0d      	ldr	r4, [pc, #52]	; (8006b28 <__libc_init_array+0x3c>)
 8006af2:	1b64      	subs	r4, r4, r5
 8006af4:	10a4      	asrs	r4, r4, #2
 8006af6:	2600      	movs	r6, #0
 8006af8:	42a6      	cmp	r6, r4
 8006afa:	d109      	bne.n	8006b10 <__libc_init_array+0x24>
 8006afc:	4d0b      	ldr	r5, [pc, #44]	; (8006b2c <__libc_init_array+0x40>)
 8006afe:	4c0c      	ldr	r4, [pc, #48]	; (8006b30 <__libc_init_array+0x44>)
 8006b00:	f000 fd44 	bl	800758c <_init>
 8006b04:	1b64      	subs	r4, r4, r5
 8006b06:	10a4      	asrs	r4, r4, #2
 8006b08:	2600      	movs	r6, #0
 8006b0a:	42a6      	cmp	r6, r4
 8006b0c:	d105      	bne.n	8006b1a <__libc_init_array+0x2e>
 8006b0e:	bd70      	pop	{r4, r5, r6, pc}
 8006b10:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b14:	4798      	blx	r3
 8006b16:	3601      	adds	r6, #1
 8006b18:	e7ee      	b.n	8006af8 <__libc_init_array+0xc>
 8006b1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b1e:	4798      	blx	r3
 8006b20:	3601      	adds	r6, #1
 8006b22:	e7f2      	b.n	8006b0a <__libc_init_array+0x1e>
 8006b24:	08007d18 	.word	0x08007d18
 8006b28:	08007d18 	.word	0x08007d18
 8006b2c:	08007d18 	.word	0x08007d18
 8006b30:	08007d1c 	.word	0x08007d1c

08006b34 <__retarget_lock_init_recursive>:
 8006b34:	4770      	bx	lr

08006b36 <__retarget_lock_acquire_recursive>:
 8006b36:	4770      	bx	lr

08006b38 <__retarget_lock_release_recursive>:
 8006b38:	4770      	bx	lr
	...

08006b3c <_free_r>:
 8006b3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006b3e:	2900      	cmp	r1, #0
 8006b40:	d044      	beq.n	8006bcc <_free_r+0x90>
 8006b42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b46:	9001      	str	r0, [sp, #4]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	f1a1 0404 	sub.w	r4, r1, #4
 8006b4e:	bfb8      	it	lt
 8006b50:	18e4      	addlt	r4, r4, r3
 8006b52:	f000 f8df 	bl	8006d14 <__malloc_lock>
 8006b56:	4a1e      	ldr	r2, [pc, #120]	; (8006bd0 <_free_r+0x94>)
 8006b58:	9801      	ldr	r0, [sp, #4]
 8006b5a:	6813      	ldr	r3, [r2, #0]
 8006b5c:	b933      	cbnz	r3, 8006b6c <_free_r+0x30>
 8006b5e:	6063      	str	r3, [r4, #4]
 8006b60:	6014      	str	r4, [r2, #0]
 8006b62:	b003      	add	sp, #12
 8006b64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006b68:	f000 b8da 	b.w	8006d20 <__malloc_unlock>
 8006b6c:	42a3      	cmp	r3, r4
 8006b6e:	d908      	bls.n	8006b82 <_free_r+0x46>
 8006b70:	6825      	ldr	r5, [r4, #0]
 8006b72:	1961      	adds	r1, r4, r5
 8006b74:	428b      	cmp	r3, r1
 8006b76:	bf01      	itttt	eq
 8006b78:	6819      	ldreq	r1, [r3, #0]
 8006b7a:	685b      	ldreq	r3, [r3, #4]
 8006b7c:	1949      	addeq	r1, r1, r5
 8006b7e:	6021      	streq	r1, [r4, #0]
 8006b80:	e7ed      	b.n	8006b5e <_free_r+0x22>
 8006b82:	461a      	mov	r2, r3
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	b10b      	cbz	r3, 8006b8c <_free_r+0x50>
 8006b88:	42a3      	cmp	r3, r4
 8006b8a:	d9fa      	bls.n	8006b82 <_free_r+0x46>
 8006b8c:	6811      	ldr	r1, [r2, #0]
 8006b8e:	1855      	adds	r5, r2, r1
 8006b90:	42a5      	cmp	r5, r4
 8006b92:	d10b      	bne.n	8006bac <_free_r+0x70>
 8006b94:	6824      	ldr	r4, [r4, #0]
 8006b96:	4421      	add	r1, r4
 8006b98:	1854      	adds	r4, r2, r1
 8006b9a:	42a3      	cmp	r3, r4
 8006b9c:	6011      	str	r1, [r2, #0]
 8006b9e:	d1e0      	bne.n	8006b62 <_free_r+0x26>
 8006ba0:	681c      	ldr	r4, [r3, #0]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	6053      	str	r3, [r2, #4]
 8006ba6:	440c      	add	r4, r1
 8006ba8:	6014      	str	r4, [r2, #0]
 8006baa:	e7da      	b.n	8006b62 <_free_r+0x26>
 8006bac:	d902      	bls.n	8006bb4 <_free_r+0x78>
 8006bae:	230c      	movs	r3, #12
 8006bb0:	6003      	str	r3, [r0, #0]
 8006bb2:	e7d6      	b.n	8006b62 <_free_r+0x26>
 8006bb4:	6825      	ldr	r5, [r4, #0]
 8006bb6:	1961      	adds	r1, r4, r5
 8006bb8:	428b      	cmp	r3, r1
 8006bba:	bf04      	itt	eq
 8006bbc:	6819      	ldreq	r1, [r3, #0]
 8006bbe:	685b      	ldreq	r3, [r3, #4]
 8006bc0:	6063      	str	r3, [r4, #4]
 8006bc2:	bf04      	itt	eq
 8006bc4:	1949      	addeq	r1, r1, r5
 8006bc6:	6021      	streq	r1, [r4, #0]
 8006bc8:	6054      	str	r4, [r2, #4]
 8006bca:	e7ca      	b.n	8006b62 <_free_r+0x26>
 8006bcc:	b003      	add	sp, #12
 8006bce:	bd30      	pop	{r4, r5, pc}
 8006bd0:	200002b8 	.word	0x200002b8

08006bd4 <sbrk_aligned>:
 8006bd4:	b570      	push	{r4, r5, r6, lr}
 8006bd6:	4e0e      	ldr	r6, [pc, #56]	; (8006c10 <sbrk_aligned+0x3c>)
 8006bd8:	460c      	mov	r4, r1
 8006bda:	6831      	ldr	r1, [r6, #0]
 8006bdc:	4605      	mov	r5, r0
 8006bde:	b911      	cbnz	r1, 8006be6 <sbrk_aligned+0x12>
 8006be0:	f000 fc7e 	bl	80074e0 <_sbrk_r>
 8006be4:	6030      	str	r0, [r6, #0]
 8006be6:	4621      	mov	r1, r4
 8006be8:	4628      	mov	r0, r5
 8006bea:	f000 fc79 	bl	80074e0 <_sbrk_r>
 8006bee:	1c43      	adds	r3, r0, #1
 8006bf0:	d00a      	beq.n	8006c08 <sbrk_aligned+0x34>
 8006bf2:	1cc4      	adds	r4, r0, #3
 8006bf4:	f024 0403 	bic.w	r4, r4, #3
 8006bf8:	42a0      	cmp	r0, r4
 8006bfa:	d007      	beq.n	8006c0c <sbrk_aligned+0x38>
 8006bfc:	1a21      	subs	r1, r4, r0
 8006bfe:	4628      	mov	r0, r5
 8006c00:	f000 fc6e 	bl	80074e0 <_sbrk_r>
 8006c04:	3001      	adds	r0, #1
 8006c06:	d101      	bne.n	8006c0c <sbrk_aligned+0x38>
 8006c08:	f04f 34ff 	mov.w	r4, #4294967295
 8006c0c:	4620      	mov	r0, r4
 8006c0e:	bd70      	pop	{r4, r5, r6, pc}
 8006c10:	200002bc 	.word	0x200002bc

08006c14 <_malloc_r>:
 8006c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c18:	1ccd      	adds	r5, r1, #3
 8006c1a:	f025 0503 	bic.w	r5, r5, #3
 8006c1e:	3508      	adds	r5, #8
 8006c20:	2d0c      	cmp	r5, #12
 8006c22:	bf38      	it	cc
 8006c24:	250c      	movcc	r5, #12
 8006c26:	2d00      	cmp	r5, #0
 8006c28:	4607      	mov	r7, r0
 8006c2a:	db01      	blt.n	8006c30 <_malloc_r+0x1c>
 8006c2c:	42a9      	cmp	r1, r5
 8006c2e:	d905      	bls.n	8006c3c <_malloc_r+0x28>
 8006c30:	230c      	movs	r3, #12
 8006c32:	603b      	str	r3, [r7, #0]
 8006c34:	2600      	movs	r6, #0
 8006c36:	4630      	mov	r0, r6
 8006c38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c3c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006d10 <_malloc_r+0xfc>
 8006c40:	f000 f868 	bl	8006d14 <__malloc_lock>
 8006c44:	f8d8 3000 	ldr.w	r3, [r8]
 8006c48:	461c      	mov	r4, r3
 8006c4a:	bb5c      	cbnz	r4, 8006ca4 <_malloc_r+0x90>
 8006c4c:	4629      	mov	r1, r5
 8006c4e:	4638      	mov	r0, r7
 8006c50:	f7ff ffc0 	bl	8006bd4 <sbrk_aligned>
 8006c54:	1c43      	adds	r3, r0, #1
 8006c56:	4604      	mov	r4, r0
 8006c58:	d155      	bne.n	8006d06 <_malloc_r+0xf2>
 8006c5a:	f8d8 4000 	ldr.w	r4, [r8]
 8006c5e:	4626      	mov	r6, r4
 8006c60:	2e00      	cmp	r6, #0
 8006c62:	d145      	bne.n	8006cf0 <_malloc_r+0xdc>
 8006c64:	2c00      	cmp	r4, #0
 8006c66:	d048      	beq.n	8006cfa <_malloc_r+0xe6>
 8006c68:	6823      	ldr	r3, [r4, #0]
 8006c6a:	4631      	mov	r1, r6
 8006c6c:	4638      	mov	r0, r7
 8006c6e:	eb04 0903 	add.w	r9, r4, r3
 8006c72:	f000 fc35 	bl	80074e0 <_sbrk_r>
 8006c76:	4581      	cmp	r9, r0
 8006c78:	d13f      	bne.n	8006cfa <_malloc_r+0xe6>
 8006c7a:	6821      	ldr	r1, [r4, #0]
 8006c7c:	1a6d      	subs	r5, r5, r1
 8006c7e:	4629      	mov	r1, r5
 8006c80:	4638      	mov	r0, r7
 8006c82:	f7ff ffa7 	bl	8006bd4 <sbrk_aligned>
 8006c86:	3001      	adds	r0, #1
 8006c88:	d037      	beq.n	8006cfa <_malloc_r+0xe6>
 8006c8a:	6823      	ldr	r3, [r4, #0]
 8006c8c:	442b      	add	r3, r5
 8006c8e:	6023      	str	r3, [r4, #0]
 8006c90:	f8d8 3000 	ldr.w	r3, [r8]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d038      	beq.n	8006d0a <_malloc_r+0xf6>
 8006c98:	685a      	ldr	r2, [r3, #4]
 8006c9a:	42a2      	cmp	r2, r4
 8006c9c:	d12b      	bne.n	8006cf6 <_malloc_r+0xe2>
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	605a      	str	r2, [r3, #4]
 8006ca2:	e00f      	b.n	8006cc4 <_malloc_r+0xb0>
 8006ca4:	6822      	ldr	r2, [r4, #0]
 8006ca6:	1b52      	subs	r2, r2, r5
 8006ca8:	d41f      	bmi.n	8006cea <_malloc_r+0xd6>
 8006caa:	2a0b      	cmp	r2, #11
 8006cac:	d917      	bls.n	8006cde <_malloc_r+0xca>
 8006cae:	1961      	adds	r1, r4, r5
 8006cb0:	42a3      	cmp	r3, r4
 8006cb2:	6025      	str	r5, [r4, #0]
 8006cb4:	bf18      	it	ne
 8006cb6:	6059      	strne	r1, [r3, #4]
 8006cb8:	6863      	ldr	r3, [r4, #4]
 8006cba:	bf08      	it	eq
 8006cbc:	f8c8 1000 	streq.w	r1, [r8]
 8006cc0:	5162      	str	r2, [r4, r5]
 8006cc2:	604b      	str	r3, [r1, #4]
 8006cc4:	4638      	mov	r0, r7
 8006cc6:	f104 060b 	add.w	r6, r4, #11
 8006cca:	f000 f829 	bl	8006d20 <__malloc_unlock>
 8006cce:	f026 0607 	bic.w	r6, r6, #7
 8006cd2:	1d23      	adds	r3, r4, #4
 8006cd4:	1af2      	subs	r2, r6, r3
 8006cd6:	d0ae      	beq.n	8006c36 <_malloc_r+0x22>
 8006cd8:	1b9b      	subs	r3, r3, r6
 8006cda:	50a3      	str	r3, [r4, r2]
 8006cdc:	e7ab      	b.n	8006c36 <_malloc_r+0x22>
 8006cde:	42a3      	cmp	r3, r4
 8006ce0:	6862      	ldr	r2, [r4, #4]
 8006ce2:	d1dd      	bne.n	8006ca0 <_malloc_r+0x8c>
 8006ce4:	f8c8 2000 	str.w	r2, [r8]
 8006ce8:	e7ec      	b.n	8006cc4 <_malloc_r+0xb0>
 8006cea:	4623      	mov	r3, r4
 8006cec:	6864      	ldr	r4, [r4, #4]
 8006cee:	e7ac      	b.n	8006c4a <_malloc_r+0x36>
 8006cf0:	4634      	mov	r4, r6
 8006cf2:	6876      	ldr	r6, [r6, #4]
 8006cf4:	e7b4      	b.n	8006c60 <_malloc_r+0x4c>
 8006cf6:	4613      	mov	r3, r2
 8006cf8:	e7cc      	b.n	8006c94 <_malloc_r+0x80>
 8006cfa:	230c      	movs	r3, #12
 8006cfc:	603b      	str	r3, [r7, #0]
 8006cfe:	4638      	mov	r0, r7
 8006d00:	f000 f80e 	bl	8006d20 <__malloc_unlock>
 8006d04:	e797      	b.n	8006c36 <_malloc_r+0x22>
 8006d06:	6025      	str	r5, [r4, #0]
 8006d08:	e7dc      	b.n	8006cc4 <_malloc_r+0xb0>
 8006d0a:	605b      	str	r3, [r3, #4]
 8006d0c:	deff      	udf	#255	; 0xff
 8006d0e:	bf00      	nop
 8006d10:	200002b8 	.word	0x200002b8

08006d14 <__malloc_lock>:
 8006d14:	4801      	ldr	r0, [pc, #4]	; (8006d1c <__malloc_lock+0x8>)
 8006d16:	f7ff bf0e 	b.w	8006b36 <__retarget_lock_acquire_recursive>
 8006d1a:	bf00      	nop
 8006d1c:	200002b4 	.word	0x200002b4

08006d20 <__malloc_unlock>:
 8006d20:	4801      	ldr	r0, [pc, #4]	; (8006d28 <__malloc_unlock+0x8>)
 8006d22:	f7ff bf09 	b.w	8006b38 <__retarget_lock_release_recursive>
 8006d26:	bf00      	nop
 8006d28:	200002b4 	.word	0x200002b4

08006d2c <__ssputs_r>:
 8006d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d30:	688e      	ldr	r6, [r1, #8]
 8006d32:	461f      	mov	r7, r3
 8006d34:	42be      	cmp	r6, r7
 8006d36:	680b      	ldr	r3, [r1, #0]
 8006d38:	4682      	mov	sl, r0
 8006d3a:	460c      	mov	r4, r1
 8006d3c:	4690      	mov	r8, r2
 8006d3e:	d82c      	bhi.n	8006d9a <__ssputs_r+0x6e>
 8006d40:	898a      	ldrh	r2, [r1, #12]
 8006d42:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006d46:	d026      	beq.n	8006d96 <__ssputs_r+0x6a>
 8006d48:	6965      	ldr	r5, [r4, #20]
 8006d4a:	6909      	ldr	r1, [r1, #16]
 8006d4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006d50:	eba3 0901 	sub.w	r9, r3, r1
 8006d54:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006d58:	1c7b      	adds	r3, r7, #1
 8006d5a:	444b      	add	r3, r9
 8006d5c:	106d      	asrs	r5, r5, #1
 8006d5e:	429d      	cmp	r5, r3
 8006d60:	bf38      	it	cc
 8006d62:	461d      	movcc	r5, r3
 8006d64:	0553      	lsls	r3, r2, #21
 8006d66:	d527      	bpl.n	8006db8 <__ssputs_r+0x8c>
 8006d68:	4629      	mov	r1, r5
 8006d6a:	f7ff ff53 	bl	8006c14 <_malloc_r>
 8006d6e:	4606      	mov	r6, r0
 8006d70:	b360      	cbz	r0, 8006dcc <__ssputs_r+0xa0>
 8006d72:	6921      	ldr	r1, [r4, #16]
 8006d74:	464a      	mov	r2, r9
 8006d76:	f000 fbc3 	bl	8007500 <memcpy>
 8006d7a:	89a3      	ldrh	r3, [r4, #12]
 8006d7c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006d80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d84:	81a3      	strh	r3, [r4, #12]
 8006d86:	6126      	str	r6, [r4, #16]
 8006d88:	6165      	str	r5, [r4, #20]
 8006d8a:	444e      	add	r6, r9
 8006d8c:	eba5 0509 	sub.w	r5, r5, r9
 8006d90:	6026      	str	r6, [r4, #0]
 8006d92:	60a5      	str	r5, [r4, #8]
 8006d94:	463e      	mov	r6, r7
 8006d96:	42be      	cmp	r6, r7
 8006d98:	d900      	bls.n	8006d9c <__ssputs_r+0x70>
 8006d9a:	463e      	mov	r6, r7
 8006d9c:	6820      	ldr	r0, [r4, #0]
 8006d9e:	4632      	mov	r2, r6
 8006da0:	4641      	mov	r1, r8
 8006da2:	f000 fb83 	bl	80074ac <memmove>
 8006da6:	68a3      	ldr	r3, [r4, #8]
 8006da8:	1b9b      	subs	r3, r3, r6
 8006daa:	60a3      	str	r3, [r4, #8]
 8006dac:	6823      	ldr	r3, [r4, #0]
 8006dae:	4433      	add	r3, r6
 8006db0:	6023      	str	r3, [r4, #0]
 8006db2:	2000      	movs	r0, #0
 8006db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006db8:	462a      	mov	r2, r5
 8006dba:	f000 fbaf 	bl	800751c <_realloc_r>
 8006dbe:	4606      	mov	r6, r0
 8006dc0:	2800      	cmp	r0, #0
 8006dc2:	d1e0      	bne.n	8006d86 <__ssputs_r+0x5a>
 8006dc4:	6921      	ldr	r1, [r4, #16]
 8006dc6:	4650      	mov	r0, sl
 8006dc8:	f7ff feb8 	bl	8006b3c <_free_r>
 8006dcc:	230c      	movs	r3, #12
 8006dce:	f8ca 3000 	str.w	r3, [sl]
 8006dd2:	89a3      	ldrh	r3, [r4, #12]
 8006dd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dd8:	81a3      	strh	r3, [r4, #12]
 8006dda:	f04f 30ff 	mov.w	r0, #4294967295
 8006dde:	e7e9      	b.n	8006db4 <__ssputs_r+0x88>

08006de0 <_svfiprintf_r>:
 8006de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006de4:	4698      	mov	r8, r3
 8006de6:	898b      	ldrh	r3, [r1, #12]
 8006de8:	061b      	lsls	r3, r3, #24
 8006dea:	b09d      	sub	sp, #116	; 0x74
 8006dec:	4607      	mov	r7, r0
 8006dee:	460d      	mov	r5, r1
 8006df0:	4614      	mov	r4, r2
 8006df2:	d50e      	bpl.n	8006e12 <_svfiprintf_r+0x32>
 8006df4:	690b      	ldr	r3, [r1, #16]
 8006df6:	b963      	cbnz	r3, 8006e12 <_svfiprintf_r+0x32>
 8006df8:	2140      	movs	r1, #64	; 0x40
 8006dfa:	f7ff ff0b 	bl	8006c14 <_malloc_r>
 8006dfe:	6028      	str	r0, [r5, #0]
 8006e00:	6128      	str	r0, [r5, #16]
 8006e02:	b920      	cbnz	r0, 8006e0e <_svfiprintf_r+0x2e>
 8006e04:	230c      	movs	r3, #12
 8006e06:	603b      	str	r3, [r7, #0]
 8006e08:	f04f 30ff 	mov.w	r0, #4294967295
 8006e0c:	e0d0      	b.n	8006fb0 <_svfiprintf_r+0x1d0>
 8006e0e:	2340      	movs	r3, #64	; 0x40
 8006e10:	616b      	str	r3, [r5, #20]
 8006e12:	2300      	movs	r3, #0
 8006e14:	9309      	str	r3, [sp, #36]	; 0x24
 8006e16:	2320      	movs	r3, #32
 8006e18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e20:	2330      	movs	r3, #48	; 0x30
 8006e22:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006fc8 <_svfiprintf_r+0x1e8>
 8006e26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e2a:	f04f 0901 	mov.w	r9, #1
 8006e2e:	4623      	mov	r3, r4
 8006e30:	469a      	mov	sl, r3
 8006e32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e36:	b10a      	cbz	r2, 8006e3c <_svfiprintf_r+0x5c>
 8006e38:	2a25      	cmp	r2, #37	; 0x25
 8006e3a:	d1f9      	bne.n	8006e30 <_svfiprintf_r+0x50>
 8006e3c:	ebba 0b04 	subs.w	fp, sl, r4
 8006e40:	d00b      	beq.n	8006e5a <_svfiprintf_r+0x7a>
 8006e42:	465b      	mov	r3, fp
 8006e44:	4622      	mov	r2, r4
 8006e46:	4629      	mov	r1, r5
 8006e48:	4638      	mov	r0, r7
 8006e4a:	f7ff ff6f 	bl	8006d2c <__ssputs_r>
 8006e4e:	3001      	adds	r0, #1
 8006e50:	f000 80a9 	beq.w	8006fa6 <_svfiprintf_r+0x1c6>
 8006e54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e56:	445a      	add	r2, fp
 8006e58:	9209      	str	r2, [sp, #36]	; 0x24
 8006e5a:	f89a 3000 	ldrb.w	r3, [sl]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	f000 80a1 	beq.w	8006fa6 <_svfiprintf_r+0x1c6>
 8006e64:	2300      	movs	r3, #0
 8006e66:	f04f 32ff 	mov.w	r2, #4294967295
 8006e6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e6e:	f10a 0a01 	add.w	sl, sl, #1
 8006e72:	9304      	str	r3, [sp, #16]
 8006e74:	9307      	str	r3, [sp, #28]
 8006e76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006e7a:	931a      	str	r3, [sp, #104]	; 0x68
 8006e7c:	4654      	mov	r4, sl
 8006e7e:	2205      	movs	r2, #5
 8006e80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e84:	4850      	ldr	r0, [pc, #320]	; (8006fc8 <_svfiprintf_r+0x1e8>)
 8006e86:	f7f9 f9ab 	bl	80001e0 <memchr>
 8006e8a:	9a04      	ldr	r2, [sp, #16]
 8006e8c:	b9d8      	cbnz	r0, 8006ec6 <_svfiprintf_r+0xe6>
 8006e8e:	06d0      	lsls	r0, r2, #27
 8006e90:	bf44      	itt	mi
 8006e92:	2320      	movmi	r3, #32
 8006e94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e98:	0711      	lsls	r1, r2, #28
 8006e9a:	bf44      	itt	mi
 8006e9c:	232b      	movmi	r3, #43	; 0x2b
 8006e9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ea2:	f89a 3000 	ldrb.w	r3, [sl]
 8006ea6:	2b2a      	cmp	r3, #42	; 0x2a
 8006ea8:	d015      	beq.n	8006ed6 <_svfiprintf_r+0xf6>
 8006eaa:	9a07      	ldr	r2, [sp, #28]
 8006eac:	4654      	mov	r4, sl
 8006eae:	2000      	movs	r0, #0
 8006eb0:	f04f 0c0a 	mov.w	ip, #10
 8006eb4:	4621      	mov	r1, r4
 8006eb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006eba:	3b30      	subs	r3, #48	; 0x30
 8006ebc:	2b09      	cmp	r3, #9
 8006ebe:	d94d      	bls.n	8006f5c <_svfiprintf_r+0x17c>
 8006ec0:	b1b0      	cbz	r0, 8006ef0 <_svfiprintf_r+0x110>
 8006ec2:	9207      	str	r2, [sp, #28]
 8006ec4:	e014      	b.n	8006ef0 <_svfiprintf_r+0x110>
 8006ec6:	eba0 0308 	sub.w	r3, r0, r8
 8006eca:	fa09 f303 	lsl.w	r3, r9, r3
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	9304      	str	r3, [sp, #16]
 8006ed2:	46a2      	mov	sl, r4
 8006ed4:	e7d2      	b.n	8006e7c <_svfiprintf_r+0x9c>
 8006ed6:	9b03      	ldr	r3, [sp, #12]
 8006ed8:	1d19      	adds	r1, r3, #4
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	9103      	str	r1, [sp, #12]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	bfbb      	ittet	lt
 8006ee2:	425b      	neglt	r3, r3
 8006ee4:	f042 0202 	orrlt.w	r2, r2, #2
 8006ee8:	9307      	strge	r3, [sp, #28]
 8006eea:	9307      	strlt	r3, [sp, #28]
 8006eec:	bfb8      	it	lt
 8006eee:	9204      	strlt	r2, [sp, #16]
 8006ef0:	7823      	ldrb	r3, [r4, #0]
 8006ef2:	2b2e      	cmp	r3, #46	; 0x2e
 8006ef4:	d10c      	bne.n	8006f10 <_svfiprintf_r+0x130>
 8006ef6:	7863      	ldrb	r3, [r4, #1]
 8006ef8:	2b2a      	cmp	r3, #42	; 0x2a
 8006efa:	d134      	bne.n	8006f66 <_svfiprintf_r+0x186>
 8006efc:	9b03      	ldr	r3, [sp, #12]
 8006efe:	1d1a      	adds	r2, r3, #4
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	9203      	str	r2, [sp, #12]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	bfb8      	it	lt
 8006f08:	f04f 33ff 	movlt.w	r3, #4294967295
 8006f0c:	3402      	adds	r4, #2
 8006f0e:	9305      	str	r3, [sp, #20]
 8006f10:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8006fd8 <_svfiprintf_r+0x1f8>
 8006f14:	7821      	ldrb	r1, [r4, #0]
 8006f16:	2203      	movs	r2, #3
 8006f18:	4650      	mov	r0, sl
 8006f1a:	f7f9 f961 	bl	80001e0 <memchr>
 8006f1e:	b138      	cbz	r0, 8006f30 <_svfiprintf_r+0x150>
 8006f20:	9b04      	ldr	r3, [sp, #16]
 8006f22:	eba0 000a 	sub.w	r0, r0, sl
 8006f26:	2240      	movs	r2, #64	; 0x40
 8006f28:	4082      	lsls	r2, r0
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	3401      	adds	r4, #1
 8006f2e:	9304      	str	r3, [sp, #16]
 8006f30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f34:	4825      	ldr	r0, [pc, #148]	; (8006fcc <_svfiprintf_r+0x1ec>)
 8006f36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f3a:	2206      	movs	r2, #6
 8006f3c:	f7f9 f950 	bl	80001e0 <memchr>
 8006f40:	2800      	cmp	r0, #0
 8006f42:	d038      	beq.n	8006fb6 <_svfiprintf_r+0x1d6>
 8006f44:	4b22      	ldr	r3, [pc, #136]	; (8006fd0 <_svfiprintf_r+0x1f0>)
 8006f46:	bb1b      	cbnz	r3, 8006f90 <_svfiprintf_r+0x1b0>
 8006f48:	9b03      	ldr	r3, [sp, #12]
 8006f4a:	3307      	adds	r3, #7
 8006f4c:	f023 0307 	bic.w	r3, r3, #7
 8006f50:	3308      	adds	r3, #8
 8006f52:	9303      	str	r3, [sp, #12]
 8006f54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f56:	4433      	add	r3, r6
 8006f58:	9309      	str	r3, [sp, #36]	; 0x24
 8006f5a:	e768      	b.n	8006e2e <_svfiprintf_r+0x4e>
 8006f5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f60:	460c      	mov	r4, r1
 8006f62:	2001      	movs	r0, #1
 8006f64:	e7a6      	b.n	8006eb4 <_svfiprintf_r+0xd4>
 8006f66:	2300      	movs	r3, #0
 8006f68:	3401      	adds	r4, #1
 8006f6a:	9305      	str	r3, [sp, #20]
 8006f6c:	4619      	mov	r1, r3
 8006f6e:	f04f 0c0a 	mov.w	ip, #10
 8006f72:	4620      	mov	r0, r4
 8006f74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f78:	3a30      	subs	r2, #48	; 0x30
 8006f7a:	2a09      	cmp	r2, #9
 8006f7c:	d903      	bls.n	8006f86 <_svfiprintf_r+0x1a6>
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d0c6      	beq.n	8006f10 <_svfiprintf_r+0x130>
 8006f82:	9105      	str	r1, [sp, #20]
 8006f84:	e7c4      	b.n	8006f10 <_svfiprintf_r+0x130>
 8006f86:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f8a:	4604      	mov	r4, r0
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	e7f0      	b.n	8006f72 <_svfiprintf_r+0x192>
 8006f90:	ab03      	add	r3, sp, #12
 8006f92:	9300      	str	r3, [sp, #0]
 8006f94:	462a      	mov	r2, r5
 8006f96:	4b0f      	ldr	r3, [pc, #60]	; (8006fd4 <_svfiprintf_r+0x1f4>)
 8006f98:	a904      	add	r1, sp, #16
 8006f9a:	4638      	mov	r0, r7
 8006f9c:	f3af 8000 	nop.w
 8006fa0:	1c42      	adds	r2, r0, #1
 8006fa2:	4606      	mov	r6, r0
 8006fa4:	d1d6      	bne.n	8006f54 <_svfiprintf_r+0x174>
 8006fa6:	89ab      	ldrh	r3, [r5, #12]
 8006fa8:	065b      	lsls	r3, r3, #25
 8006faa:	f53f af2d 	bmi.w	8006e08 <_svfiprintf_r+0x28>
 8006fae:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006fb0:	b01d      	add	sp, #116	; 0x74
 8006fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fb6:	ab03      	add	r3, sp, #12
 8006fb8:	9300      	str	r3, [sp, #0]
 8006fba:	462a      	mov	r2, r5
 8006fbc:	4b05      	ldr	r3, [pc, #20]	; (8006fd4 <_svfiprintf_r+0x1f4>)
 8006fbe:	a904      	add	r1, sp, #16
 8006fc0:	4638      	mov	r0, r7
 8006fc2:	f000 f879 	bl	80070b8 <_printf_i>
 8006fc6:	e7eb      	b.n	8006fa0 <_svfiprintf_r+0x1c0>
 8006fc8:	08007cdb 	.word	0x08007cdb
 8006fcc:	08007ce5 	.word	0x08007ce5
 8006fd0:	00000000 	.word	0x00000000
 8006fd4:	08006d2d 	.word	0x08006d2d
 8006fd8:	08007ce1 	.word	0x08007ce1

08006fdc <_printf_common>:
 8006fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fe0:	4616      	mov	r6, r2
 8006fe2:	4699      	mov	r9, r3
 8006fe4:	688a      	ldr	r2, [r1, #8]
 8006fe6:	690b      	ldr	r3, [r1, #16]
 8006fe8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fec:	4293      	cmp	r3, r2
 8006fee:	bfb8      	it	lt
 8006ff0:	4613      	movlt	r3, r2
 8006ff2:	6033      	str	r3, [r6, #0]
 8006ff4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ff8:	4607      	mov	r7, r0
 8006ffa:	460c      	mov	r4, r1
 8006ffc:	b10a      	cbz	r2, 8007002 <_printf_common+0x26>
 8006ffe:	3301      	adds	r3, #1
 8007000:	6033      	str	r3, [r6, #0]
 8007002:	6823      	ldr	r3, [r4, #0]
 8007004:	0699      	lsls	r1, r3, #26
 8007006:	bf42      	ittt	mi
 8007008:	6833      	ldrmi	r3, [r6, #0]
 800700a:	3302      	addmi	r3, #2
 800700c:	6033      	strmi	r3, [r6, #0]
 800700e:	6825      	ldr	r5, [r4, #0]
 8007010:	f015 0506 	ands.w	r5, r5, #6
 8007014:	d106      	bne.n	8007024 <_printf_common+0x48>
 8007016:	f104 0a19 	add.w	sl, r4, #25
 800701a:	68e3      	ldr	r3, [r4, #12]
 800701c:	6832      	ldr	r2, [r6, #0]
 800701e:	1a9b      	subs	r3, r3, r2
 8007020:	42ab      	cmp	r3, r5
 8007022:	dc26      	bgt.n	8007072 <_printf_common+0x96>
 8007024:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007028:	1e13      	subs	r3, r2, #0
 800702a:	6822      	ldr	r2, [r4, #0]
 800702c:	bf18      	it	ne
 800702e:	2301      	movne	r3, #1
 8007030:	0692      	lsls	r2, r2, #26
 8007032:	d42b      	bmi.n	800708c <_printf_common+0xb0>
 8007034:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007038:	4649      	mov	r1, r9
 800703a:	4638      	mov	r0, r7
 800703c:	47c0      	blx	r8
 800703e:	3001      	adds	r0, #1
 8007040:	d01e      	beq.n	8007080 <_printf_common+0xa4>
 8007042:	6823      	ldr	r3, [r4, #0]
 8007044:	6922      	ldr	r2, [r4, #16]
 8007046:	f003 0306 	and.w	r3, r3, #6
 800704a:	2b04      	cmp	r3, #4
 800704c:	bf02      	ittt	eq
 800704e:	68e5      	ldreq	r5, [r4, #12]
 8007050:	6833      	ldreq	r3, [r6, #0]
 8007052:	1aed      	subeq	r5, r5, r3
 8007054:	68a3      	ldr	r3, [r4, #8]
 8007056:	bf0c      	ite	eq
 8007058:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800705c:	2500      	movne	r5, #0
 800705e:	4293      	cmp	r3, r2
 8007060:	bfc4      	itt	gt
 8007062:	1a9b      	subgt	r3, r3, r2
 8007064:	18ed      	addgt	r5, r5, r3
 8007066:	2600      	movs	r6, #0
 8007068:	341a      	adds	r4, #26
 800706a:	42b5      	cmp	r5, r6
 800706c:	d11a      	bne.n	80070a4 <_printf_common+0xc8>
 800706e:	2000      	movs	r0, #0
 8007070:	e008      	b.n	8007084 <_printf_common+0xa8>
 8007072:	2301      	movs	r3, #1
 8007074:	4652      	mov	r2, sl
 8007076:	4649      	mov	r1, r9
 8007078:	4638      	mov	r0, r7
 800707a:	47c0      	blx	r8
 800707c:	3001      	adds	r0, #1
 800707e:	d103      	bne.n	8007088 <_printf_common+0xac>
 8007080:	f04f 30ff 	mov.w	r0, #4294967295
 8007084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007088:	3501      	adds	r5, #1
 800708a:	e7c6      	b.n	800701a <_printf_common+0x3e>
 800708c:	18e1      	adds	r1, r4, r3
 800708e:	1c5a      	adds	r2, r3, #1
 8007090:	2030      	movs	r0, #48	; 0x30
 8007092:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007096:	4422      	add	r2, r4
 8007098:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800709c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80070a0:	3302      	adds	r3, #2
 80070a2:	e7c7      	b.n	8007034 <_printf_common+0x58>
 80070a4:	2301      	movs	r3, #1
 80070a6:	4622      	mov	r2, r4
 80070a8:	4649      	mov	r1, r9
 80070aa:	4638      	mov	r0, r7
 80070ac:	47c0      	blx	r8
 80070ae:	3001      	adds	r0, #1
 80070b0:	d0e6      	beq.n	8007080 <_printf_common+0xa4>
 80070b2:	3601      	adds	r6, #1
 80070b4:	e7d9      	b.n	800706a <_printf_common+0x8e>
	...

080070b8 <_printf_i>:
 80070b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070bc:	7e0f      	ldrb	r7, [r1, #24]
 80070be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80070c0:	2f78      	cmp	r7, #120	; 0x78
 80070c2:	4691      	mov	r9, r2
 80070c4:	4680      	mov	r8, r0
 80070c6:	460c      	mov	r4, r1
 80070c8:	469a      	mov	sl, r3
 80070ca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80070ce:	d807      	bhi.n	80070e0 <_printf_i+0x28>
 80070d0:	2f62      	cmp	r7, #98	; 0x62
 80070d2:	d80a      	bhi.n	80070ea <_printf_i+0x32>
 80070d4:	2f00      	cmp	r7, #0
 80070d6:	f000 80d4 	beq.w	8007282 <_printf_i+0x1ca>
 80070da:	2f58      	cmp	r7, #88	; 0x58
 80070dc:	f000 80c0 	beq.w	8007260 <_printf_i+0x1a8>
 80070e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80070e8:	e03a      	b.n	8007160 <_printf_i+0xa8>
 80070ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80070ee:	2b15      	cmp	r3, #21
 80070f0:	d8f6      	bhi.n	80070e0 <_printf_i+0x28>
 80070f2:	a101      	add	r1, pc, #4	; (adr r1, 80070f8 <_printf_i+0x40>)
 80070f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070f8:	08007151 	.word	0x08007151
 80070fc:	08007165 	.word	0x08007165
 8007100:	080070e1 	.word	0x080070e1
 8007104:	080070e1 	.word	0x080070e1
 8007108:	080070e1 	.word	0x080070e1
 800710c:	080070e1 	.word	0x080070e1
 8007110:	08007165 	.word	0x08007165
 8007114:	080070e1 	.word	0x080070e1
 8007118:	080070e1 	.word	0x080070e1
 800711c:	080070e1 	.word	0x080070e1
 8007120:	080070e1 	.word	0x080070e1
 8007124:	08007269 	.word	0x08007269
 8007128:	08007191 	.word	0x08007191
 800712c:	08007223 	.word	0x08007223
 8007130:	080070e1 	.word	0x080070e1
 8007134:	080070e1 	.word	0x080070e1
 8007138:	0800728b 	.word	0x0800728b
 800713c:	080070e1 	.word	0x080070e1
 8007140:	08007191 	.word	0x08007191
 8007144:	080070e1 	.word	0x080070e1
 8007148:	080070e1 	.word	0x080070e1
 800714c:	0800722b 	.word	0x0800722b
 8007150:	682b      	ldr	r3, [r5, #0]
 8007152:	1d1a      	adds	r2, r3, #4
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	602a      	str	r2, [r5, #0]
 8007158:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800715c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007160:	2301      	movs	r3, #1
 8007162:	e09f      	b.n	80072a4 <_printf_i+0x1ec>
 8007164:	6820      	ldr	r0, [r4, #0]
 8007166:	682b      	ldr	r3, [r5, #0]
 8007168:	0607      	lsls	r7, r0, #24
 800716a:	f103 0104 	add.w	r1, r3, #4
 800716e:	6029      	str	r1, [r5, #0]
 8007170:	d501      	bpl.n	8007176 <_printf_i+0xbe>
 8007172:	681e      	ldr	r6, [r3, #0]
 8007174:	e003      	b.n	800717e <_printf_i+0xc6>
 8007176:	0646      	lsls	r6, r0, #25
 8007178:	d5fb      	bpl.n	8007172 <_printf_i+0xba>
 800717a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800717e:	2e00      	cmp	r6, #0
 8007180:	da03      	bge.n	800718a <_printf_i+0xd2>
 8007182:	232d      	movs	r3, #45	; 0x2d
 8007184:	4276      	negs	r6, r6
 8007186:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800718a:	485a      	ldr	r0, [pc, #360]	; (80072f4 <_printf_i+0x23c>)
 800718c:	230a      	movs	r3, #10
 800718e:	e012      	b.n	80071b6 <_printf_i+0xfe>
 8007190:	682b      	ldr	r3, [r5, #0]
 8007192:	6820      	ldr	r0, [r4, #0]
 8007194:	1d19      	adds	r1, r3, #4
 8007196:	6029      	str	r1, [r5, #0]
 8007198:	0605      	lsls	r5, r0, #24
 800719a:	d501      	bpl.n	80071a0 <_printf_i+0xe8>
 800719c:	681e      	ldr	r6, [r3, #0]
 800719e:	e002      	b.n	80071a6 <_printf_i+0xee>
 80071a0:	0641      	lsls	r1, r0, #25
 80071a2:	d5fb      	bpl.n	800719c <_printf_i+0xe4>
 80071a4:	881e      	ldrh	r6, [r3, #0]
 80071a6:	4853      	ldr	r0, [pc, #332]	; (80072f4 <_printf_i+0x23c>)
 80071a8:	2f6f      	cmp	r7, #111	; 0x6f
 80071aa:	bf0c      	ite	eq
 80071ac:	2308      	moveq	r3, #8
 80071ae:	230a      	movne	r3, #10
 80071b0:	2100      	movs	r1, #0
 80071b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80071b6:	6865      	ldr	r5, [r4, #4]
 80071b8:	60a5      	str	r5, [r4, #8]
 80071ba:	2d00      	cmp	r5, #0
 80071bc:	bfa2      	ittt	ge
 80071be:	6821      	ldrge	r1, [r4, #0]
 80071c0:	f021 0104 	bicge.w	r1, r1, #4
 80071c4:	6021      	strge	r1, [r4, #0]
 80071c6:	b90e      	cbnz	r6, 80071cc <_printf_i+0x114>
 80071c8:	2d00      	cmp	r5, #0
 80071ca:	d04b      	beq.n	8007264 <_printf_i+0x1ac>
 80071cc:	4615      	mov	r5, r2
 80071ce:	fbb6 f1f3 	udiv	r1, r6, r3
 80071d2:	fb03 6711 	mls	r7, r3, r1, r6
 80071d6:	5dc7      	ldrb	r7, [r0, r7]
 80071d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80071dc:	4637      	mov	r7, r6
 80071de:	42bb      	cmp	r3, r7
 80071e0:	460e      	mov	r6, r1
 80071e2:	d9f4      	bls.n	80071ce <_printf_i+0x116>
 80071e4:	2b08      	cmp	r3, #8
 80071e6:	d10b      	bne.n	8007200 <_printf_i+0x148>
 80071e8:	6823      	ldr	r3, [r4, #0]
 80071ea:	07de      	lsls	r6, r3, #31
 80071ec:	d508      	bpl.n	8007200 <_printf_i+0x148>
 80071ee:	6923      	ldr	r3, [r4, #16]
 80071f0:	6861      	ldr	r1, [r4, #4]
 80071f2:	4299      	cmp	r1, r3
 80071f4:	bfde      	ittt	le
 80071f6:	2330      	movle	r3, #48	; 0x30
 80071f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80071fc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007200:	1b52      	subs	r2, r2, r5
 8007202:	6122      	str	r2, [r4, #16]
 8007204:	f8cd a000 	str.w	sl, [sp]
 8007208:	464b      	mov	r3, r9
 800720a:	aa03      	add	r2, sp, #12
 800720c:	4621      	mov	r1, r4
 800720e:	4640      	mov	r0, r8
 8007210:	f7ff fee4 	bl	8006fdc <_printf_common>
 8007214:	3001      	adds	r0, #1
 8007216:	d14a      	bne.n	80072ae <_printf_i+0x1f6>
 8007218:	f04f 30ff 	mov.w	r0, #4294967295
 800721c:	b004      	add	sp, #16
 800721e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007222:	6823      	ldr	r3, [r4, #0]
 8007224:	f043 0320 	orr.w	r3, r3, #32
 8007228:	6023      	str	r3, [r4, #0]
 800722a:	4833      	ldr	r0, [pc, #204]	; (80072f8 <_printf_i+0x240>)
 800722c:	2778      	movs	r7, #120	; 0x78
 800722e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007232:	6823      	ldr	r3, [r4, #0]
 8007234:	6829      	ldr	r1, [r5, #0]
 8007236:	061f      	lsls	r7, r3, #24
 8007238:	f851 6b04 	ldr.w	r6, [r1], #4
 800723c:	d402      	bmi.n	8007244 <_printf_i+0x18c>
 800723e:	065f      	lsls	r7, r3, #25
 8007240:	bf48      	it	mi
 8007242:	b2b6      	uxthmi	r6, r6
 8007244:	07df      	lsls	r7, r3, #31
 8007246:	bf48      	it	mi
 8007248:	f043 0320 	orrmi.w	r3, r3, #32
 800724c:	6029      	str	r1, [r5, #0]
 800724e:	bf48      	it	mi
 8007250:	6023      	strmi	r3, [r4, #0]
 8007252:	b91e      	cbnz	r6, 800725c <_printf_i+0x1a4>
 8007254:	6823      	ldr	r3, [r4, #0]
 8007256:	f023 0320 	bic.w	r3, r3, #32
 800725a:	6023      	str	r3, [r4, #0]
 800725c:	2310      	movs	r3, #16
 800725e:	e7a7      	b.n	80071b0 <_printf_i+0xf8>
 8007260:	4824      	ldr	r0, [pc, #144]	; (80072f4 <_printf_i+0x23c>)
 8007262:	e7e4      	b.n	800722e <_printf_i+0x176>
 8007264:	4615      	mov	r5, r2
 8007266:	e7bd      	b.n	80071e4 <_printf_i+0x12c>
 8007268:	682b      	ldr	r3, [r5, #0]
 800726a:	6826      	ldr	r6, [r4, #0]
 800726c:	6961      	ldr	r1, [r4, #20]
 800726e:	1d18      	adds	r0, r3, #4
 8007270:	6028      	str	r0, [r5, #0]
 8007272:	0635      	lsls	r5, r6, #24
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	d501      	bpl.n	800727c <_printf_i+0x1c4>
 8007278:	6019      	str	r1, [r3, #0]
 800727a:	e002      	b.n	8007282 <_printf_i+0x1ca>
 800727c:	0670      	lsls	r0, r6, #25
 800727e:	d5fb      	bpl.n	8007278 <_printf_i+0x1c0>
 8007280:	8019      	strh	r1, [r3, #0]
 8007282:	2300      	movs	r3, #0
 8007284:	6123      	str	r3, [r4, #16]
 8007286:	4615      	mov	r5, r2
 8007288:	e7bc      	b.n	8007204 <_printf_i+0x14c>
 800728a:	682b      	ldr	r3, [r5, #0]
 800728c:	1d1a      	adds	r2, r3, #4
 800728e:	602a      	str	r2, [r5, #0]
 8007290:	681d      	ldr	r5, [r3, #0]
 8007292:	6862      	ldr	r2, [r4, #4]
 8007294:	2100      	movs	r1, #0
 8007296:	4628      	mov	r0, r5
 8007298:	f7f8 ffa2 	bl	80001e0 <memchr>
 800729c:	b108      	cbz	r0, 80072a2 <_printf_i+0x1ea>
 800729e:	1b40      	subs	r0, r0, r5
 80072a0:	6060      	str	r0, [r4, #4]
 80072a2:	6863      	ldr	r3, [r4, #4]
 80072a4:	6123      	str	r3, [r4, #16]
 80072a6:	2300      	movs	r3, #0
 80072a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072ac:	e7aa      	b.n	8007204 <_printf_i+0x14c>
 80072ae:	6923      	ldr	r3, [r4, #16]
 80072b0:	462a      	mov	r2, r5
 80072b2:	4649      	mov	r1, r9
 80072b4:	4640      	mov	r0, r8
 80072b6:	47d0      	blx	sl
 80072b8:	3001      	adds	r0, #1
 80072ba:	d0ad      	beq.n	8007218 <_printf_i+0x160>
 80072bc:	6823      	ldr	r3, [r4, #0]
 80072be:	079b      	lsls	r3, r3, #30
 80072c0:	d413      	bmi.n	80072ea <_printf_i+0x232>
 80072c2:	68e0      	ldr	r0, [r4, #12]
 80072c4:	9b03      	ldr	r3, [sp, #12]
 80072c6:	4298      	cmp	r0, r3
 80072c8:	bfb8      	it	lt
 80072ca:	4618      	movlt	r0, r3
 80072cc:	e7a6      	b.n	800721c <_printf_i+0x164>
 80072ce:	2301      	movs	r3, #1
 80072d0:	4632      	mov	r2, r6
 80072d2:	4649      	mov	r1, r9
 80072d4:	4640      	mov	r0, r8
 80072d6:	47d0      	blx	sl
 80072d8:	3001      	adds	r0, #1
 80072da:	d09d      	beq.n	8007218 <_printf_i+0x160>
 80072dc:	3501      	adds	r5, #1
 80072de:	68e3      	ldr	r3, [r4, #12]
 80072e0:	9903      	ldr	r1, [sp, #12]
 80072e2:	1a5b      	subs	r3, r3, r1
 80072e4:	42ab      	cmp	r3, r5
 80072e6:	dcf2      	bgt.n	80072ce <_printf_i+0x216>
 80072e8:	e7eb      	b.n	80072c2 <_printf_i+0x20a>
 80072ea:	2500      	movs	r5, #0
 80072ec:	f104 0619 	add.w	r6, r4, #25
 80072f0:	e7f5      	b.n	80072de <_printf_i+0x226>
 80072f2:	bf00      	nop
 80072f4:	08007cec 	.word	0x08007cec
 80072f8:	08007cfd 	.word	0x08007cfd

080072fc <__sflush_r>:
 80072fc:	898a      	ldrh	r2, [r1, #12]
 80072fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007302:	4605      	mov	r5, r0
 8007304:	0710      	lsls	r0, r2, #28
 8007306:	460c      	mov	r4, r1
 8007308:	d458      	bmi.n	80073bc <__sflush_r+0xc0>
 800730a:	684b      	ldr	r3, [r1, #4]
 800730c:	2b00      	cmp	r3, #0
 800730e:	dc05      	bgt.n	800731c <__sflush_r+0x20>
 8007310:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007312:	2b00      	cmp	r3, #0
 8007314:	dc02      	bgt.n	800731c <__sflush_r+0x20>
 8007316:	2000      	movs	r0, #0
 8007318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800731c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800731e:	2e00      	cmp	r6, #0
 8007320:	d0f9      	beq.n	8007316 <__sflush_r+0x1a>
 8007322:	2300      	movs	r3, #0
 8007324:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007328:	682f      	ldr	r7, [r5, #0]
 800732a:	6a21      	ldr	r1, [r4, #32]
 800732c:	602b      	str	r3, [r5, #0]
 800732e:	d032      	beq.n	8007396 <__sflush_r+0x9a>
 8007330:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007332:	89a3      	ldrh	r3, [r4, #12]
 8007334:	075a      	lsls	r2, r3, #29
 8007336:	d505      	bpl.n	8007344 <__sflush_r+0x48>
 8007338:	6863      	ldr	r3, [r4, #4]
 800733a:	1ac0      	subs	r0, r0, r3
 800733c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800733e:	b10b      	cbz	r3, 8007344 <__sflush_r+0x48>
 8007340:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007342:	1ac0      	subs	r0, r0, r3
 8007344:	2300      	movs	r3, #0
 8007346:	4602      	mov	r2, r0
 8007348:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800734a:	6a21      	ldr	r1, [r4, #32]
 800734c:	4628      	mov	r0, r5
 800734e:	47b0      	blx	r6
 8007350:	1c43      	adds	r3, r0, #1
 8007352:	89a3      	ldrh	r3, [r4, #12]
 8007354:	d106      	bne.n	8007364 <__sflush_r+0x68>
 8007356:	6829      	ldr	r1, [r5, #0]
 8007358:	291d      	cmp	r1, #29
 800735a:	d82b      	bhi.n	80073b4 <__sflush_r+0xb8>
 800735c:	4a29      	ldr	r2, [pc, #164]	; (8007404 <__sflush_r+0x108>)
 800735e:	410a      	asrs	r2, r1
 8007360:	07d6      	lsls	r6, r2, #31
 8007362:	d427      	bmi.n	80073b4 <__sflush_r+0xb8>
 8007364:	2200      	movs	r2, #0
 8007366:	6062      	str	r2, [r4, #4]
 8007368:	04d9      	lsls	r1, r3, #19
 800736a:	6922      	ldr	r2, [r4, #16]
 800736c:	6022      	str	r2, [r4, #0]
 800736e:	d504      	bpl.n	800737a <__sflush_r+0x7e>
 8007370:	1c42      	adds	r2, r0, #1
 8007372:	d101      	bne.n	8007378 <__sflush_r+0x7c>
 8007374:	682b      	ldr	r3, [r5, #0]
 8007376:	b903      	cbnz	r3, 800737a <__sflush_r+0x7e>
 8007378:	6560      	str	r0, [r4, #84]	; 0x54
 800737a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800737c:	602f      	str	r7, [r5, #0]
 800737e:	2900      	cmp	r1, #0
 8007380:	d0c9      	beq.n	8007316 <__sflush_r+0x1a>
 8007382:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007386:	4299      	cmp	r1, r3
 8007388:	d002      	beq.n	8007390 <__sflush_r+0x94>
 800738a:	4628      	mov	r0, r5
 800738c:	f7ff fbd6 	bl	8006b3c <_free_r>
 8007390:	2000      	movs	r0, #0
 8007392:	6360      	str	r0, [r4, #52]	; 0x34
 8007394:	e7c0      	b.n	8007318 <__sflush_r+0x1c>
 8007396:	2301      	movs	r3, #1
 8007398:	4628      	mov	r0, r5
 800739a:	47b0      	blx	r6
 800739c:	1c41      	adds	r1, r0, #1
 800739e:	d1c8      	bne.n	8007332 <__sflush_r+0x36>
 80073a0:	682b      	ldr	r3, [r5, #0]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d0c5      	beq.n	8007332 <__sflush_r+0x36>
 80073a6:	2b1d      	cmp	r3, #29
 80073a8:	d001      	beq.n	80073ae <__sflush_r+0xb2>
 80073aa:	2b16      	cmp	r3, #22
 80073ac:	d101      	bne.n	80073b2 <__sflush_r+0xb6>
 80073ae:	602f      	str	r7, [r5, #0]
 80073b0:	e7b1      	b.n	8007316 <__sflush_r+0x1a>
 80073b2:	89a3      	ldrh	r3, [r4, #12]
 80073b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073b8:	81a3      	strh	r3, [r4, #12]
 80073ba:	e7ad      	b.n	8007318 <__sflush_r+0x1c>
 80073bc:	690f      	ldr	r7, [r1, #16]
 80073be:	2f00      	cmp	r7, #0
 80073c0:	d0a9      	beq.n	8007316 <__sflush_r+0x1a>
 80073c2:	0793      	lsls	r3, r2, #30
 80073c4:	680e      	ldr	r6, [r1, #0]
 80073c6:	bf08      	it	eq
 80073c8:	694b      	ldreq	r3, [r1, #20]
 80073ca:	600f      	str	r7, [r1, #0]
 80073cc:	bf18      	it	ne
 80073ce:	2300      	movne	r3, #0
 80073d0:	eba6 0807 	sub.w	r8, r6, r7
 80073d4:	608b      	str	r3, [r1, #8]
 80073d6:	f1b8 0f00 	cmp.w	r8, #0
 80073da:	dd9c      	ble.n	8007316 <__sflush_r+0x1a>
 80073dc:	6a21      	ldr	r1, [r4, #32]
 80073de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80073e0:	4643      	mov	r3, r8
 80073e2:	463a      	mov	r2, r7
 80073e4:	4628      	mov	r0, r5
 80073e6:	47b0      	blx	r6
 80073e8:	2800      	cmp	r0, #0
 80073ea:	dc06      	bgt.n	80073fa <__sflush_r+0xfe>
 80073ec:	89a3      	ldrh	r3, [r4, #12]
 80073ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073f2:	81a3      	strh	r3, [r4, #12]
 80073f4:	f04f 30ff 	mov.w	r0, #4294967295
 80073f8:	e78e      	b.n	8007318 <__sflush_r+0x1c>
 80073fa:	4407      	add	r7, r0
 80073fc:	eba8 0800 	sub.w	r8, r8, r0
 8007400:	e7e9      	b.n	80073d6 <__sflush_r+0xda>
 8007402:	bf00      	nop
 8007404:	dfbffffe 	.word	0xdfbffffe

08007408 <_fflush_r>:
 8007408:	b538      	push	{r3, r4, r5, lr}
 800740a:	690b      	ldr	r3, [r1, #16]
 800740c:	4605      	mov	r5, r0
 800740e:	460c      	mov	r4, r1
 8007410:	b913      	cbnz	r3, 8007418 <_fflush_r+0x10>
 8007412:	2500      	movs	r5, #0
 8007414:	4628      	mov	r0, r5
 8007416:	bd38      	pop	{r3, r4, r5, pc}
 8007418:	b118      	cbz	r0, 8007422 <_fflush_r+0x1a>
 800741a:	6a03      	ldr	r3, [r0, #32]
 800741c:	b90b      	cbnz	r3, 8007422 <_fflush_r+0x1a>
 800741e:	f7ff f801 	bl	8006424 <__sinit>
 8007422:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d0f3      	beq.n	8007412 <_fflush_r+0xa>
 800742a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800742c:	07d0      	lsls	r0, r2, #31
 800742e:	d404      	bmi.n	800743a <_fflush_r+0x32>
 8007430:	0599      	lsls	r1, r3, #22
 8007432:	d402      	bmi.n	800743a <_fflush_r+0x32>
 8007434:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007436:	f7ff fb7e 	bl	8006b36 <__retarget_lock_acquire_recursive>
 800743a:	4628      	mov	r0, r5
 800743c:	4621      	mov	r1, r4
 800743e:	f7ff ff5d 	bl	80072fc <__sflush_r>
 8007442:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007444:	07da      	lsls	r2, r3, #31
 8007446:	4605      	mov	r5, r0
 8007448:	d4e4      	bmi.n	8007414 <_fflush_r+0xc>
 800744a:	89a3      	ldrh	r3, [r4, #12]
 800744c:	059b      	lsls	r3, r3, #22
 800744e:	d4e1      	bmi.n	8007414 <_fflush_r+0xc>
 8007450:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007452:	f7ff fb71 	bl	8006b38 <__retarget_lock_release_recursive>
 8007456:	e7dd      	b.n	8007414 <_fflush_r+0xc>

08007458 <fileno>:
 8007458:	b538      	push	{r3, r4, r5, lr}
 800745a:	4d13      	ldr	r5, [pc, #76]	; (80074a8 <fileno+0x50>)
 800745c:	4604      	mov	r4, r0
 800745e:	6828      	ldr	r0, [r5, #0]
 8007460:	b118      	cbz	r0, 800746a <fileno+0x12>
 8007462:	6a03      	ldr	r3, [r0, #32]
 8007464:	b90b      	cbnz	r3, 800746a <fileno+0x12>
 8007466:	f7fe ffdd 	bl	8006424 <__sinit>
 800746a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800746c:	07d8      	lsls	r0, r3, #31
 800746e:	d405      	bmi.n	800747c <fileno+0x24>
 8007470:	89a3      	ldrh	r3, [r4, #12]
 8007472:	0599      	lsls	r1, r3, #22
 8007474:	d402      	bmi.n	800747c <fileno+0x24>
 8007476:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007478:	f7ff fb5d 	bl	8006b36 <__retarget_lock_acquire_recursive>
 800747c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007480:	b15b      	cbz	r3, 800749a <fileno+0x42>
 8007482:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
 8007486:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007488:	07d2      	lsls	r2, r2, #31
 800748a:	d404      	bmi.n	8007496 <fileno+0x3e>
 800748c:	059b      	lsls	r3, r3, #22
 800748e:	d402      	bmi.n	8007496 <fileno+0x3e>
 8007490:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007492:	f7ff fb51 	bl	8006b38 <__retarget_lock_release_recursive>
 8007496:	4628      	mov	r0, r5
 8007498:	bd38      	pop	{r3, r4, r5, pc}
 800749a:	682a      	ldr	r2, [r5, #0]
 800749c:	2109      	movs	r1, #9
 800749e:	6011      	str	r1, [r2, #0]
 80074a0:	f04f 35ff 	mov.w	r5, #4294967295
 80074a4:	e7ef      	b.n	8007486 <fileno+0x2e>
 80074a6:	bf00      	nop
 80074a8:	20000078 	.word	0x20000078

080074ac <memmove>:
 80074ac:	4288      	cmp	r0, r1
 80074ae:	b510      	push	{r4, lr}
 80074b0:	eb01 0402 	add.w	r4, r1, r2
 80074b4:	d902      	bls.n	80074bc <memmove+0x10>
 80074b6:	4284      	cmp	r4, r0
 80074b8:	4623      	mov	r3, r4
 80074ba:	d807      	bhi.n	80074cc <memmove+0x20>
 80074bc:	1e43      	subs	r3, r0, #1
 80074be:	42a1      	cmp	r1, r4
 80074c0:	d008      	beq.n	80074d4 <memmove+0x28>
 80074c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80074c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80074ca:	e7f8      	b.n	80074be <memmove+0x12>
 80074cc:	4402      	add	r2, r0
 80074ce:	4601      	mov	r1, r0
 80074d0:	428a      	cmp	r2, r1
 80074d2:	d100      	bne.n	80074d6 <memmove+0x2a>
 80074d4:	bd10      	pop	{r4, pc}
 80074d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80074da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80074de:	e7f7      	b.n	80074d0 <memmove+0x24>

080074e0 <_sbrk_r>:
 80074e0:	b538      	push	{r3, r4, r5, lr}
 80074e2:	4d06      	ldr	r5, [pc, #24]	; (80074fc <_sbrk_r+0x1c>)
 80074e4:	2300      	movs	r3, #0
 80074e6:	4604      	mov	r4, r0
 80074e8:	4608      	mov	r0, r1
 80074ea:	602b      	str	r3, [r5, #0]
 80074ec:	f7fa fae6 	bl	8001abc <_sbrk>
 80074f0:	1c43      	adds	r3, r0, #1
 80074f2:	d102      	bne.n	80074fa <_sbrk_r+0x1a>
 80074f4:	682b      	ldr	r3, [r5, #0]
 80074f6:	b103      	cbz	r3, 80074fa <_sbrk_r+0x1a>
 80074f8:	6023      	str	r3, [r4, #0]
 80074fa:	bd38      	pop	{r3, r4, r5, pc}
 80074fc:	200002b0 	.word	0x200002b0

08007500 <memcpy>:
 8007500:	440a      	add	r2, r1
 8007502:	4291      	cmp	r1, r2
 8007504:	f100 33ff 	add.w	r3, r0, #4294967295
 8007508:	d100      	bne.n	800750c <memcpy+0xc>
 800750a:	4770      	bx	lr
 800750c:	b510      	push	{r4, lr}
 800750e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007512:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007516:	4291      	cmp	r1, r2
 8007518:	d1f9      	bne.n	800750e <memcpy+0xe>
 800751a:	bd10      	pop	{r4, pc}

0800751c <_realloc_r>:
 800751c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007520:	4680      	mov	r8, r0
 8007522:	4614      	mov	r4, r2
 8007524:	460e      	mov	r6, r1
 8007526:	b921      	cbnz	r1, 8007532 <_realloc_r+0x16>
 8007528:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800752c:	4611      	mov	r1, r2
 800752e:	f7ff bb71 	b.w	8006c14 <_malloc_r>
 8007532:	b92a      	cbnz	r2, 8007540 <_realloc_r+0x24>
 8007534:	f7ff fb02 	bl	8006b3c <_free_r>
 8007538:	4625      	mov	r5, r4
 800753a:	4628      	mov	r0, r5
 800753c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007540:	f000 f81b 	bl	800757a <_malloc_usable_size_r>
 8007544:	4284      	cmp	r4, r0
 8007546:	4607      	mov	r7, r0
 8007548:	d802      	bhi.n	8007550 <_realloc_r+0x34>
 800754a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800754e:	d812      	bhi.n	8007576 <_realloc_r+0x5a>
 8007550:	4621      	mov	r1, r4
 8007552:	4640      	mov	r0, r8
 8007554:	f7ff fb5e 	bl	8006c14 <_malloc_r>
 8007558:	4605      	mov	r5, r0
 800755a:	2800      	cmp	r0, #0
 800755c:	d0ed      	beq.n	800753a <_realloc_r+0x1e>
 800755e:	42bc      	cmp	r4, r7
 8007560:	4622      	mov	r2, r4
 8007562:	4631      	mov	r1, r6
 8007564:	bf28      	it	cs
 8007566:	463a      	movcs	r2, r7
 8007568:	f7ff ffca 	bl	8007500 <memcpy>
 800756c:	4631      	mov	r1, r6
 800756e:	4640      	mov	r0, r8
 8007570:	f7ff fae4 	bl	8006b3c <_free_r>
 8007574:	e7e1      	b.n	800753a <_realloc_r+0x1e>
 8007576:	4635      	mov	r5, r6
 8007578:	e7df      	b.n	800753a <_realloc_r+0x1e>

0800757a <_malloc_usable_size_r>:
 800757a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800757e:	1f18      	subs	r0, r3, #4
 8007580:	2b00      	cmp	r3, #0
 8007582:	bfbc      	itt	lt
 8007584:	580b      	ldrlt	r3, [r1, r0]
 8007586:	18c0      	addlt	r0, r0, r3
 8007588:	4770      	bx	lr
	...

0800758c <_init>:
 800758c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800758e:	bf00      	nop
 8007590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007592:	bc08      	pop	{r3}
 8007594:	469e      	mov	lr, r3
 8007596:	4770      	bx	lr

08007598 <_fini>:
 8007598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800759a:	bf00      	nop
 800759c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800759e:	bc08      	pop	{r3}
 80075a0:	469e      	mov	lr, r3
 80075a2:	4770      	bx	lr
