Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/g/r/grosas/6.111/Final_Project/bodydrums/bodydrums/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/g/r/grosas/6.111/Final_Project/bodydrums/bodydrums/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: labkit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "labkit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "labkit"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : labkit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : labkit.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "zero_img.v" in library work
Compiling verilog file "./two_img.v" in library work
Module <zero_img> compiled
Compiling verilog file "./three_img.v" in library work
Module <two_img> compiled
Compiling verilog file "./six_img.v" in library work
Module <three_img> compiled
Compiling verilog file "./seven_img.v" in library work
Module <six_img> compiled
Compiling verilog file "./red_hud.v" in library work
Module <seven_img> compiled
Compiling verilog file "./one_img.v" in library work
Module <red_hud> compiled
Compiling verilog file "./nine_img.v" in library work
Module <one_img> compiled
Compiling verilog file "./four_img.v" in library work
Module <nine_img> compiled
Compiling verilog file "./five_img.v" in library work
Module <four_img> compiled
Compiling verilog file "./eight_img.v" in library work
Module <five_img> compiled
Compiling verilog file "sprite_img_selector.v" in library work
Module <eight_img> compiled
Compiling verilog file "./red_table.v" in library work
Module <sprite_img_selector> compiled
Compiling verilog file "image_rom.v" in library work
Module <red_table> compiled
Compiling verilog file "./hud_img.v" in library work
Module <image_rom> compiled
Compiling verilog file "./green_table.v" in library work
Module <hud_img> compiled
Compiling verilog file "digit_selector.v" in library work
Module <green_table> compiled
Compiling verilog file "digit_blob.v" in library work
Module <digit_selector> compiled
Compiling verilog file "blue_table.v" in library work
Module <digit_blob> compiled
Compiling verilog file "picture_blob.v" in library work
Module <blue_table> compiled
Compiling verilog file "hud_digits.v" in library work
Module <picture_blob> compiled
Compiling verilog file "hud_blob.v" in library work
Module <hud_digits> compiled
Compiling verilog file "display_16hex.v" in library work
Module <hud_blob> compiled
Compiling verilog file "labkit.v" in library work
Module <display_16hex> compiled
Module <debounce> compiled
Module <labkit> compiled
Module <xvga> compiled
Module <pong_game> compiled
No errors in compilation
Analysis of file <"labkit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <labkit> in library <work>.

Analyzing hierarchy for module <debounce> in library <work>.

Analyzing hierarchy for module <display_16hex> in library <work>.

Analyzing hierarchy for module <xvga> in library <work>.

Analyzing hierarchy for module <pong_game> in library <work>.

Analyzing hierarchy for module <picture_blob> in library <work> with parameters.
	HEIGHT = "00000000000000000000000011110000"
	WIDTH = "00000000000000000000000101000000"

Analyzing hierarchy for module <hud_blob> in library <work> with parameters.
	HEIGHT = "00000000000000000000000011110000"
	WIDTH = "00000000000000000000001000000000"

Analyzing hierarchy for module <hud_digits> in library <work>.

Analyzing hierarchy for module <sprite_img_selector> in library <work>.

Analyzing hierarchy for module <digit_selector> in library <work>.

Analyzing hierarchy for module <digit_blob> in library <work> with parameters.
	HEIGHT = "00000000000000000000000000110100"
	WIDTH = "00000000000000000000000000011001"

WARNING:Xst:2591 - "labkit.v" line 333: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "labkit.v" line 333: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "labkit.v" line 333: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "labkit.v" line 333: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <labkit>.
Module <labkit> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_MULTIPLY =  24" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_PERIOD =  37.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vclk1> in unit <labkit>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vclk1> in unit <labkit>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <labkit>.
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 
Analyzing module <display_16hex> in library <work>.
INFO:Xst:1433 - Contents of array <dots> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <display_16hex> is correct for synthesis.
 
Analyzing module <xvga> in library <work>.
Module <xvga> is correct for synthesis.
 
Analyzing module <pong_game> in library <work>.
Module <pong_game> is correct for synthesis.
 
Analyzing module <picture_blob> in library <work>.
	HEIGHT = 32'sb00000000000000000000000011110000
	WIDTH = 32'sb00000000000000000000000101000000
Module <picture_blob> is correct for synthesis.
 
Analyzing module <hud_blob> in library <work>.
	HEIGHT = 32'sb00000000000000000000000011110000
	WIDTH = 32'sb00000000000000000000001000000000
Module <hud_blob> is correct for synthesis.
 
Analyzing module <hud_digits> in library <work>.
Module <hud_digits> is correct for synthesis.
 
Analyzing module <sprite_img_selector> in library <work>.
Module <sprite_img_selector> is correct for synthesis.
 
Analyzing module <digit_selector> in library <work>.
Module <digit_selector> is correct for synthesis.
 
Analyzing module <digit_blob> in library <work>.
	HEIGHT = 32'sb00000000000000000000000000110100
	WIDTH = 32'sb00000000000000000000000000011001
Module <digit_blob> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <labkit> is removed.

Synthesizing Unit <debounce>.
    Related source file is "labkit.v".
    Found 1-bit register for signal <clean>.
    Found 20-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 15.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <display_16hex>.
    Related source file is "display_16hex.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | dreset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x40-bit ROM for signal <dots>.
    Found 1-bit register for signal <disp_ce_b>.
    Found 1-bit register for signal <disp_data_out>.
    Found 1-bit register for signal <disp_rs>.
    Found 1-bit register for signal <disp_reset_b>.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 159.
    Found 4-bit register for signal <char_index>.
    Found 4-bit subtractor for signal <char_index$addsub0000> created at line 165.
    Found 1-bit register for signal <clock>.
    Found 32-bit register for signal <control>.
    Found 5-bit up counter for signal <count>.
    Found 10-bit register for signal <dot_index>.
    Found 10-bit addsub for signal <dot_index$share0000> created at line 94.
    Found 4-bit 16-to-1 multiplexer for signal <nibble>.
    Found 8-bit down counter for signal <reset_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <display_16hex> synthesized.


Synthesizing Unit <xvga>.
    Related source file is "labkit.v".
    Found 10-bit up counter for signal <vcount>.
    Found 1-bit register for signal <vsync>.
    Found 11-bit up counter for signal <hcount>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <vblank>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <xvga> synthesized.


Synthesizing Unit <sprite_img_selector>.
    Related source file is "sprite_img_selector.v".
    Found 4-bit register for signal <selected>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <sprite_img_selector> synthesized.


Synthesizing Unit <digit_blob>.
    Related source file is "digit_blob.v".
WARNING:Xst:643 - "digit_blob.v" line 43: The result of a 11x7-bit multiplication is partially used. Only the 11 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 11-bit adder for signal <image_addr>.
    Found 1-bit register for signal <overlap>.
    Found 11-bit adder carry out for signal <add0000$addsub0000> created at line 36.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 36.
    Found 11-bit subtractor for signal <image_addr$addsub0000> created at line 43.
    Found 11-bit subtractor for signal <image_addr$addsub0001> created at line 43.
    Found 11x7-bit multiplier for signal <image_addr$mult0001> created at line 43.
    Found 11-bit comparator greatequal for signal <overlap$cmp_ge0000> created at line 36.
    Found 10-bit comparator greatequal for signal <overlap$cmp_ge0001> created at line 36.
    Found 12-bit comparator less for signal <overlap$cmp_lt0000> created at line 36.
    Found 11-bit comparator less for signal <overlap$cmp_lt0001> created at line 36.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   4 Comparator(s).
Unit <digit_blob> synthesized.


Synthesizing Unit <picture_blob>.
    Related source file is "picture_blob.v".
WARNING:Xst:643 - "picture_blob.v" line 41: The result of a 11x11-bit multiplication is partially used. Only the 17 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 24-bit register for signal <pixel>.
    Found 17-bit adder for signal <image_addr>.
    Found 11-bit subtractor for signal <image_addr$addsub0000> created at line 41.
    Found 11x11-bit multiplier for signal <image_addr$mult0001> created at line 41.
    Found 13-bit subtractor for signal <image_addr$sub0000> created at line 41.
    Found 11-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 34.
    Found 10-bit comparator greatequal for signal <pixel$cmp_ge0001> created at line 34.
    Found 12-bit comparator less for signal <pixel$cmp_lt0000> created at line 34.
    Found 11-bit comparator less for signal <pixel$cmp_lt0001> created at line 34.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   4 Comparator(s).
Unit <picture_blob> synthesized.


Synthesizing Unit <hud_blob>.
    Related source file is "hud_blob.v".
    Found 24-bit register for signal <pixel>.
    Found 17-bit adder for signal <image_addr>.
    Found 13-bit subtractor for signal <image_addr$sub0001> created at line 41.
    Found 11-bit comparator greatequal for signal <pixel$cmp_ge0000> created at line 34.
    Found 12-bit comparator less for signal <pixel$cmp_lt0000> created at line 34.
    Found 11-bit comparator less for signal <pixel$cmp_lt0001> created at line 34.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <hud_blob> synthesized.


Synthesizing Unit <digit_selector>.
    Related source file is "digit_selector.v".
    Found 2-bit register for signal <to_color_map>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <digit_selector> synthesized.


Synthesizing Unit <hud_digits>.
    Related source file is "hud_digits.v".
    Found 11-bit register for signal <address_out>.
    Found 11-bit 16-to-1 multiplexer for signal <address_out$mux0000> created at line 78.
    Found 4-bit register for signal <num_sel_out>.
    Found 4-bit 16-to-1 multiplexer for signal <num_sel_out$mux0000> created at line 78.
    Found 56-bit register for signal <number>.
    Summary:
	inferred  71 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <hud_digits> synthesized.


Synthesizing Unit <pong_game>.
    Related source file is "labkit.v".
WARNING:Xst:647 - Input <pspeed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <checkerboard> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit updown counter for signal <num>.
    Found 4-bit updown counter for signal <blob>.
    Found 1-bit register for signal <num_or_blob>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <pong_game> synthesized.


Synthesizing Unit <labkit>.
    Related source file is "labkit.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:2565 - Inout <user3<5>> is never assigned.
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user1<13>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<0>> is never assigned.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
    Found 1-bit register for signal <b>.
    Found 1-bit 4-to-1 multiplexer for signal <b$mux0000>.
    Found 1-bit register for signal <hs>.
    Found 1-bit 4-to-1 multiplexer for signal <hs$mux0000>.
    Found 24-bit register for signal <rgb>.
    Found 24-bit 4-to-1 multiplexer for signal <rgb$mux0000>.
    Found 1-bit register for signal <vs>.
    Found 1-bit 4-to-1 multiplexer for signal <vs$mux0000>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
Unit <labkit> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x40-bit ROM                                         : 1
# Multipliers                                          : 15
 11x11-bit multiplier                                  : 1
 11x7-bit multiplier                                   : 14
# Adders/Subtractors                                   : 77
 10-bit adder carry out                                : 14
 10-bit addsub                                         : 1
 11-bit adder                                          : 14
 11-bit adder carry out                                : 14
 11-bit subtractor                                     : 29
 13-bit subtractor                                     : 2
 17-bit adder                                          : 2
 4-bit subtractor                                      : 1
# Counters                                             : 12
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 20-bit up counter                                     : 6
 4-bit updown counter                                  : 2
 5-bit up counter                                      : 1
 8-bit down counter                                    : 1
# Registers                                            : 64
 1-bit register                                        : 40
 10-bit register                                       : 1
 11-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 3
 32-bit register                                       : 1
 4-bit register                                        : 17
# Comparators                                          : 63
 10-bit comparator greatequal                          : 15
 11-bit comparator greatequal                          : 16
 11-bit comparator less                                : 16
 12-bit comparator less                                : 16
# Multiplexers                                         : 8
 1-bit 4-to-1 multiplexer                              : 3
 1-bit 40-to-1 multiplexer                             : 1
 11-bit 16-to-1 multiplexer                            : 1
 24-bit 4-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 2
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <disp/state/FSM> on signal <state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000001 | 001
 00000010 | 010
 00000011 | 011
 00000100 | 100
 00000101 | 101
 00000110 | 110
----------------------
Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.
Reading core <image_rom.ngc>.
Reading core <red_table.ngc>.
Reading core <green_table.ngc>.
Reading core <blue_table.ngc>.
Reading core <hud_img.ngc>.
Reading core <red_hud.ngc>.
Reading core <zero_img.ngc>.
Reading core <one_img.ngc>.
Reading core <two_img.ngc>.
Reading core <three_img.ngc>.
Reading core <four_img.ngc>.
Reading core <five_img.ngc>.
Reading core <six_img.ngc>.
Reading core <seven_img.ngc>.
Reading core <eight_img.ngc>.
Reading core <nine_img.ngc>.
Loading core <image_rom> for timing and area information for instance <rom1>.
Loading core <red_table> for timing and area information for instance <rcm>.
Loading core <green_table> for timing and area information for instance <gcm>.
Loading core <blue_table> for timing and area information for instance <bcm>.
Loading core <hud_img> for timing and area information for instance <rom2>.
Loading core <red_hud> for timing and area information for instance <rcm>.
Loading core <zero_img> for timing and area information for instance <img_cero>.
Loading core <one_img> for timing and area information for instance <img_uno>.
Loading core <two_img> for timing and area information for instance <img_dos>.
Loading core <three_img> for timing and area information for instance <img_tres>.
Loading core <four_img> for timing and area information for instance <img_cuatro>.
Loading core <five_img> for timing and area information for instance <img_cinco>.
Loading core <six_img> for timing and area information for instance <img_seis>.
Loading core <seven_img> for timing and area information for instance <img_siete>.
Loading core <eight_img> for timing and area information for instance <img_ocho>.
Loading core <nine_img> for timing and area information for instance <img_nueve>.
Loading core <red_hud> for timing and area information for instance <digit_map>.

Synthesizing (advanced) Unit <digit_blob>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
Unit <digit_blob> synthesized (advanced).

Synthesizing (advanced) Unit <picture_blob>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_image_addr_mult0001 by adding 1 register level(s).
Unit <picture_blob> synthesized (advanced).
WARNING:Xst:1710 - FF/Latch <pixel_0> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_1> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_2> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_3> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_4> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_5> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_6> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_7> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_8> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_9> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_10> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_11> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_12> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_13> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_14> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_15> (without init value) has a constant value of 0 in block <hud_blob>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x40-bit ROM                                         : 1
# Multipliers                                          : 15
 11x11-bit multiplier                                  : 1
 11x7-bit multiplier                                   : 14
# Adders/Subtractors                                   : 77
 10-bit adder carry out                                : 14
 10-bit addsub                                         : 1
 11-bit adder                                          : 14
 11-bit adder carry out                                : 14
 11-bit subtractor                                     : 29
 13-bit subtractor                                     : 2
 17-bit adder                                          : 2
 4-bit subtractor                                      : 1
# Counters                                             : 12
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 20-bit up counter                                     : 6
 4-bit updown counter                                  : 2
 5-bit up counter                                      : 1
 8-bit down counter                                    : 1
# Registers                                            : 222
 Flip-Flops                                            : 222
# Comparators                                          : 63
 10-bit comparator greatequal                          : 15
 11-bit comparator greatequal                          : 16
 11-bit comparator less                                : 16
 12-bit comparator less                                : 16
# Multiplexers                                         : 8
 1-bit 4-to-1 multiplexer                              : 3
 1-bit 40-to-1 multiplexer                             : 1
 11-bit 16-to-1 multiplexer                            : 1
 24-bit 4-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 2
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <labkit> ...

Optimizing unit <display_16hex> ...

Optimizing unit <xvga> ...

Optimizing unit <sprite_img_selector> ...

Optimizing unit <digit_selector> ...

Optimizing unit <hud_digits> ...

Optimizing unit <pong_game> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block labkit, actual ratio is 1.
FlipFlop xvga1/vcount_3 has been replicated 1 time(s)
FlipFlop xvga1/vcount_4 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <labkit> :
	Found 7-bit shift register for signal <disp/control_30>.
	Found 7-bit shift register for signal <disp/control_22>.
	Found 7-bit shift register for signal <disp/control_14>.
	Found 7-bit shift register for signal <disp/control_6>.
Unit <labkit> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 358
 Flip-Flops                                            : 358
# Shift Registers                                      : 4
 7-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : labkit.ngr
Top Level Output File Name         : labkit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 2046
#      GND                         : 18
#      INV                         : 58
#      LUT1                        : 159
#      LUT2                        : 154
#      LUT2_D                      : 4
#      LUT3                        : 298
#      LUT3_D                      : 2
#      LUT3_L                      : 3
#      LUT4                        : 399
#      LUT4_D                      : 15
#      LUT4_L                      : 3
#      MUXCY                       : 412
#      MUXF5                       : 123
#      MUXF6                       : 36
#      MUXF7                       : 16
#      VCC                         : 18
#      XORCY                       : 328
# FlipFlops/Latches                : 381
#      FD                          : 5
#      FDE                         : 97
#      FDE_1                       : 1
#      FDR                         : 85
#      FDRE                        : 139
#      FDRS                        : 13
#      FDS                         : 31
#      FDSE                        : 10
# RAMS                             : 59
#      RAMB16_S1_S1                : 40
#      RAMB16_S2_S2                : 3
#      RAMB16_S36_S36              : 5
#      RAMB16_S4_S4                : 1
#      RAMB16_S9_S9                : 10
# Shift Registers                  : 5
#      SRL16                       : 1
#      SRL16E                      : 4
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 248
#      IBUF                        : 7
#      IBUFG                       : 1
#      OBUF                        : 240
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 15
#      MULT18X18                   : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                      611  out of  33792     1%  
 Number of Slice Flip Flops:            381  out of  67584     0%  
 Number of 4 input LUTs:               1100  out of  67584     1%  
    Number used as logic:              1095
    Number used as Shift registers:       5
 Number of IOs:                         576
 Number of bonded IOBs:                 248  out of    684    36%  
 Number of BRAMs:                        59  out of    144    40%  
 Number of MULT18X18s:                   15  out of    144    10%  
 Number of GCLKs:                         2  out of     16    12%  
 Number of DCMs:                          1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                             | Clock buffer(FF name)                                                                                               | Load  |
-----------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
clock_27mhz                              | vclk1:CLKFX                                                                                                         | 379   |
disp/clock1                              | BUFG                                                                                                                | 43    |
clock_27mhz                              | IBUFG                                                                                                               | 14    |
pg/ma_digs/the_dig/img_nueve/BU2/dbiterr | NONE(pg/ma_digs/the_dig/img_nueve/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram) | 1     |
pg/ma_digs/the_dig/img_ocho/BU2/dbiterr  | NONE(pg/ma_digs/the_dig/img_ocho/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram)  | 1     |
pg/ma_digs/the_dig/img_siete/BU2/dbiterr | NONE(pg/ma_digs/the_dig/img_siete/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram) | 1     |
pg/ma_digs/the_dig/img_seis/BU2/dbiterr  | NONE(pg/ma_digs/the_dig/img_seis/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram)  | 1     |
pg/ma_digs/the_dig/img_cinco/BU2/dbiterr | NONE(pg/ma_digs/the_dig/img_cinco/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram) | 1     |
pg/ma_digs/the_dig/img_cuatro/BU2/dbiterr| NONE(pg/ma_digs/the_dig/img_cuatro/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram)| 1     |
pg/ma_digs/the_dig/img_tres/BU2/dbiterr  | NONE(pg/ma_digs/the_dig/img_tres/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram)  | 1     |
pg/ma_digs/the_dig/img_dos/BU2/dbiterr   | NONE(pg/ma_digs/the_dig/img_dos/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram)   | 1     |
pg/ma_digs/the_dig/img_uno/BU2/dbiterr   | NONE(pg/ma_digs/the_dig/img_uno/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram)   | 1     |
pg/ma_digs/the_dig/img_cero/BU2/dbiterr  | NONE(pg/ma_digs/the_dig/img_cero/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/dpram.dp9x9.ram)  | 1     |
xvga1/vsync                              | NONE(pg/blob_3)                                                                                                     | 9     |
pg/thehud/rom2/BU2/dbiterr               | NONE(pg/thehud/rom2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[14].ram.r/v2_init.ram/dpram.dp1x1.ram)              | 15    |
pg/myblob/rom1/BU2/dbiterr               | NONE(pg/myblob/rom1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[28].ram.r/v2_init.ram/dpram.dp1x1.ram)              | 29    |
-----------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 38.160ns (Maximum Frequency: 26.205MHz)
   Minimum input arrival time before clock: 5.534ns
   Maximum output required time after clock: 9.450ns
   Maximum combinational path delay: 7.201ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 38.160ns (frequency: 26.205MHz)
  Total number of paths / destination ports: 182992 / 1506
-------------------------------------------------------------------------
Delay:               15.900ns (Levels of Logic = 9)
  Source:            xvga1/vcount_5 (FF)
  Destination:       pg/myblob/rom1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[15].ram.r/v2_init.ram/dpram.dp4x4.ram (RAM)
  Source Clock:      clock_27mhz rising 2.4X
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: xvga1/vcount_5 to pg/myblob/rom1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[15].ram.r/v2_init.ram/dpram.dp4x4.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.568   1.069  xvga1/vcount_5 (xvga1/vcount_5)
     LUT4_D:I2->O          1   0.439   0.552  pg/myblob/Msub_image_addr_addsub0000_xor<10>11_SW0 (N87)
     LUT4:I2->O            1   0.439   0.517  pg/myblob/Msub_image_addr_addsub0000_xor<9>12 (pg/myblob/image_addr_addsub0000<9>)
     MULT18X18:A9->P15     1   6.216   0.551  pg/myblob/Mmult_image_addr_mult0001 (pg/myblob/image_addr_mult0001<15>)
     LUT4:I2->O            1   0.439   0.000  pg/myblob/Madd_image_addr_lut<15> (pg/myblob/Madd_image_addr_lut<15>)
     MUXCY:S->O            0   0.298   0.000  pg/myblob/Madd_image_addr_cy<15> (pg/myblob/Madd_image_addr_cy<15>)
     XORCY:CI->O           7   1.274   1.024  pg/myblob/Madd_image_addr_xor<16> (pg/myblob/image_addr<16>)
     begin scope: 'pg/myblob/rom1'
     begin scope: 'BU2'
     LUT3:I1->O            3   0.439   0.758  U0/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a/enout_18_cmp_eq000011 (U0/blk_mem_generator/valid.cstr/ram_ena3)
     LUT3:I2->O            1   0.439   0.518  U0/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a/enout_18_cmp_eq00001 (U0/blk_mem_generator/valid.cstr/bindec_a.bindec_inst_a/enout_18_cmp_eq0000)
     RAMB16_S4_S4:ENA          0.359          U0/blk_mem_generator/valid.cstr/ramloop[15].ram.r/v2_init.ram/dpram.dp4x4.ram
    ----------------------------------------
    Total                     15.900ns (10.910ns logic, 4.990ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'disp/clock1'
  Clock period: 13.775ns (frequency: 72.594MHz)
  Total number of paths / destination ports: 3648 / 73
-------------------------------------------------------------------------
Delay:               13.775ns (Levels of Logic = 13)
  Source:            disp/char_index_3 (FF)
  Destination:       disp/disp_data_out (FF)
  Source Clock:      disp/clock1 rising
  Destination Clock: disp/clock1 rising

  Data Path: disp/char_index_3 to disp/disp_data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.568   1.078  disp/char_index_3 (disp/char_index_3)
     LUT4:I0->O            4   0.439   1.033  disp/Mmux_nibble111 (disp/N97)
     LUT4:I0->O           27   0.439   1.360  disp/Mmux_nibble21 (disp/nibble<1>)
     LUT4:I0->O            2   0.439   0.736  disp/Mrom_dots1311 (disp/Mrom_dots12)
     LUT3:I2->O            1   0.439   0.000  disp/Mmux__varindex0000_16 (disp/Mmux__varindex0000_16)
     MUXF5:I0->O           1   0.436   0.000  disp/Mmux__varindex0000_14_f5 (disp/Mmux__varindex0000_14_f5)
     MUXF6:I0->O           2   0.447   0.910  disp/Mmux__varindex0000_12_f6 (disp/Mmux__varindex0000_12_f6)
     LUT4:I1->O            1   0.439   0.000  disp/disp_data_out_mux0000331 (disp/disp_data_out_mux0000331)
     MUXF5:I1->O           1   0.436   0.557  disp/disp_data_out_mux000033_f5 (disp/disp_data_out_mux000033)
     LUT4:I3->O            1   0.439   0.552  disp/disp_data_out_mux000078 (disp/disp_data_out_mux000078)
     LUT3:I2->O            1   0.439   0.000  disp/disp_data_out_mux0000131_G (N173)
     MUXF5:I1->O           2   0.436   0.910  disp/disp_data_out_mux0000131 (disp/disp_data_out_mux0000131)
     LUT2:I1->O            1   0.439   0.000  disp/disp_data_out_mux00001682 (disp/disp_data_out_mux00001681)
     MUXF5:I0->O           1   0.436   0.000  disp/disp_data_out_mux0000168_f5 (disp/disp_data_out_mux0000)
     FDE:D                     0.370          disp/disp_data_out
    ----------------------------------------
    Total                     13.775ns (6.641ns logic, 7.134ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'xvga1/vsync'
  Clock period: 3.139ns (frequency: 318.598MHz)
  Total number of paths / destination ports: 35 / 17
-------------------------------------------------------------------------
Delay:               3.139ns (Levels of Logic = 2)
  Source:            pg/num_1 (FF)
  Destination:       pg/num_3 (FF)
  Source Clock:      xvga1/vsync falling
  Destination Clock: xvga1/vsync falling

  Data Path: pg/num_1 to pg/num_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             20   0.568   1.326  pg/num_1 (pg/num_1)
     LUT4:I0->O            1   0.439   0.000  pg/Result<3>2 (pg/Result<3>2)
     MUXF5:I1->O           1   0.436   0.000  pg/Result<3>_f5 (pg/Result<3>)
     FDE:D                     0.370          pg/num_3
    ----------------------------------------
    Total                      3.139ns (1.813ns logic, 1.326ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 336 / 192
-------------------------------------------------------------------------
Offset:              5.534ns (Levels of Logic = 4)
  Source:            switch<0> (PAD)
  Destination:       rgb_0 (FF)
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: switch<0> to rgb_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.825   1.266  switch_0_IBUF (switch_0_IBUF)
     LUT3:I1->O            1   0.439   0.000  Mmux_rgb_mux00001102131 (Mmux_rgb_mux0000110213)
     MUXF5:I1->O           3   0.436   1.010  Mmux_rgb_mux0000110213_f5 (N1)
     LUT4:I0->O            8   0.439   0.840  Mmux_rgb_mux00001011 (N3)
     FDS:S                     0.280          rgb_16
    ----------------------------------------
    Total                      5.534ns (2.419ns logic, 3.115ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 32 / 31
-------------------------------------------------------------------------
Offset:              9.450ns (Levels of Logic = 2)
  Source:            reset_sr (FF)
  Destination:       led<2> (PAD)
  Source Clock:      clock_27mhz rising 2.4X

  Data Path: reset_sr to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q         18   2.901   1.231  reset_sr (power_on_reset)
     LUT2:I1->O            1   0.439   0.517  led<2>1 (led_2_OBUF)
     OBUF:I->O                 4.361          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      9.450ns (7.701ns logic, 1.749ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'disp/clock1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            disp/disp_rs (FF)
  Destination:       disp_rs (PAD)
  Source Clock:      disp/clock1 rising

  Data Path: disp/disp_rs to disp_rs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.568   0.701  disp/disp_rs (disp/disp_rs)
     OBUF:I->O                 4.361          disp_rs_OBUF (disp_rs)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.201ns (Levels of Logic = 3)
  Source:            switch<1> (PAD)
  Destination:       led<1> (PAD)

  Data Path: switch<1> to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   0.825   1.058  switch_1_IBUF (switch_1_IBUF)
     INV:I->O              1   0.439   0.517  led<1>1_INV_0 (led_1_OBUF)
     OBUF:I->O                 4.361          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      7.201ns (5.625ns logic, 1.576ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================


Total REAL time to Xst completion: 39.00 secs
Total CPU time to Xst completion: 33.98 secs
 
--> 


Total memory usage is 510872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  362 (   0 filtered)
Number of infos    :   28 (   0 filtered)

