Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: S:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 223e9ae116004059bb921054e10c61ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot clk_ip_tb_behav xil_defaultlib.clk_ip_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=36.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_divider_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.clk_divider_clk_wiz_0_0
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.clk_ip_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot clk_ip_tb_behav
