\doxysection{ADC Private Macros}
\label{group___a_d_c___private___macros}\index{ADC Private Macros@{ADC Private Macros}}
Collaboration diagram for ADC Private Macros\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=257pt]{group___a_d_c___private___macros}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ ADC\+\_\+\+IS\+\_\+\+ENABLE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Verification of ADC state\+: enabled or disabled. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+REGULAR}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \& \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN}) == \textbf{ RESET})
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of regular group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+INJECTED}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \& \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN}) == \textbf{ RESET})
\begin{DoxyCompactList}\small\item\em Test if conversion trigger of injected group is software start or external trigger. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+STATE\+\_\+\+CLR\+\_\+\+SET}~\textbf{ MODIFY\+\_\+\+REG}
\begin{DoxyCompactList}\small\item\em Simultaneously clears and sets specific bits of the handle State. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+CLEAR\+\_\+\+ERRORCODE}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~  ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Error\+Code = \textbf{ HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE})
\begin{DoxyCompactList}\small\item\em Clear ADC error code (set it to error code\+: \char`\"{}no error\char`\"{}) \end{DoxyCompactList}\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+CLOCKPRESCALER}(ADC\+\_\+\+CLOCK)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+SAMPLING\+\_\+\+DELAY}(DELAY)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+RESOLUTION}(RESOLUTION)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+EDGE}(EDGE)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG}(REGTRIG)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN}(ALIGN)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+SAMPLE\+\_\+\+TIME}(TIME)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+EOCSelection}(EOCSelection)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+EVENT\+\_\+\+TYPE}(EVENT)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+ANALOG\+\_\+\+WATCHDOG}(WATCHDOG)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+CHANNELS\+\_\+\+TYPE}(CHANNEL\+\_\+\+TYPE)
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+THRESHOLD}(THRESHOLD)~((THRESHOLD) $<$= ((uint32\+\_\+t)0x\+FFFU))
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+LENGTH}(LENGTH)~(((LENGTH) $>$= ((uint32\+\_\+t)1U)) \&\& ((LENGTH) $<$= ((uint32\+\_\+t)16U)))
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+RANK}(RANK)~(((RANK) $>$= ((uint32\+\_\+t)1U)) \&\& ((RANK) $<$= ((uint32\+\_\+t)16U)))
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+DISC\+\_\+\+NUMBER}(NUMBER)~(((NUMBER) $>$= ((uint32\+\_\+t)1U)) \&\& ((NUMBER) $<$= ((uint32\+\_\+t)8U)))
\item 
\#define \textbf{ IS\+\_\+\+ADC\+\_\+\+RANGE}(RESOLUTION,  ADC\+\_\+\+VALUE)
\item 
\#define \textbf{ ADC\+\_\+\+SQR1}(\+\_\+\+Nbr\+Of\+Conversion\+\_\+)~(((\+\_\+\+Nbr\+Of\+Conversion\+\_\+) -\/ (uint8\+\_\+t)1U) $<$$<$ 20U)
\begin{DoxyCompactList}\small\item\em Set ADC Regular channel sequence length. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+SMPR1}(\+\_\+\+SAMPLETIME\+\_\+,  \+\_\+\+CHANNELNB\+\_\+)~((\+\_\+\+SAMPLETIME\+\_\+) $<$$<$ (3U $\ast$ (((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) -\/ 10U)))
\begin{DoxyCompactList}\small\item\em Set the ADC\textquotesingle{}s sample time for channel numbers between 10 and 18. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+SMPR2}(\+\_\+\+SAMPLETIME\+\_\+,  \+\_\+\+CHANNELNB\+\_\+)~((\+\_\+\+SAMPLETIME\+\_\+) $<$$<$ (3U $\ast$ ((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+)))))
\begin{DoxyCompactList}\small\item\em Set the ADC\textquotesingle{}s sample time for channel numbers between 0 and 9. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+SQR3\+\_\+\+RK}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5U $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 1U)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 1 and 6. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+SQR2\+\_\+\+RK}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5U $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 7U)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 7 and 12. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+SQR1\+\_\+\+RK}(\+\_\+\+CHANNELNB\+\_\+,  \+\_\+\+RANKNB\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5U $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 13U)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 13 and 16. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+CONTINUOUS}(\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+)~((\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+) $<$$<$ 1U)
\begin{DoxyCompactList}\small\item\em Enable ADC continuous conversion mode. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCONTINUOUS}(\+\_\+\+NBR\+\_\+\+DISCONTINUOUSCONV\+\_\+)~(((\+\_\+\+NBR\+\_\+\+DISCONTINUOUSCONV\+\_\+) -\/ 1U) $<$$<$ \textbf{ POSITION\+\_\+\+VAL}(\textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM}))
\begin{DoxyCompactList}\small\item\em Configures the number of discontinuous conversions for the regular group channels. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+CR1\+\_\+\+SCANCONV}(\+\_\+\+SCANCONV\+\_\+\+MODE\+\_\+)~((\+\_\+\+SCANCONV\+\_\+\+MODE\+\_\+) $<$$<$ 8U)
\begin{DoxyCompactList}\small\item\em Enable ADC scan mode. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+EOCSelection}(\+\_\+\+EOCSelection\+\_\+\+MODE\+\_\+)~((\+\_\+\+EOCSelection\+\_\+\+MODE\+\_\+) $<$$<$ 10U)
\begin{DoxyCompactList}\small\item\em Enable the ADC end of conversion selection. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+CR2\+\_\+\+DMACont\+Req}(\+\_\+\+DMACont\+Req\+\_\+\+MODE\+\_\+)~((\+\_\+\+DMACont\+Req\+\_\+\+MODE\+\_\+) $<$$<$ 9U)
\begin{DoxyCompactList}\small\item\em Enable the ADC DMA continuous request. \end{DoxyCompactList}\item 
\#define \textbf{ ADC\+\_\+\+GET\+\_\+\+RESOLUTION}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1) \& \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES})
\begin{DoxyCompactList}\small\item\em Return resolution bits in CR1 register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___a_d_c___private___macros_gac7ab87a3ab932eed1b3ac5faad4e3aa9}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_CLEAR\_ERRORCODE@{ADC\_CLEAR\_ERRORCODE}}
\index{ADC\_CLEAR\_ERRORCODE@{ADC\_CLEAR\_ERRORCODE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_CLEAR\_ERRORCODE}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLEAR\+\_\+\+ERRORCODE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~  ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Error\+Code = \textbf{ HAL\+\_\+\+ADC\+\_\+\+ERROR\+\_\+\+NONE})}



Clear ADC error code (set it to error code\+: \char`\"{}no error\char`\"{}) 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+HANDLE$<$/strong$>$} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line 658 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga5b8b6fe1d24684616ccf43b8e5e0ef23}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_CR1\_DISCONTINUOUS@{ADC\_CR1\_DISCONTINUOUS}}
\index{ADC\_CR1\_DISCONTINUOUS@{ADC\_CR1\_DISCONTINUOUS}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_CR1\_DISCONTINUOUS}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCONTINUOUS(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+NBR\+\_\+\+DISCONTINUOUSCONV\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+NBR\+\_\+\+DISCONTINUOUSCONV\+\_\+) -\/ 1U) $<$$<$ \textbf{ POSITION\+\_\+\+VAL}(\textbf{ ADC\+\_\+\+CR1\+\_\+\+DISCNUM}))}



Configures the number of discontinuous conversions for the regular group channels. 


\begin{DoxyParams}{Parameters}
{\em $<$em$>$\+NBR\+\_\+\+DISCONTINUOUSCONV$<$/em$>$} & Number of discontinuous conversions. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line 802 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_gad46aba92287da828c570fab3599e38c2}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_CR1\_SCANCONV@{ADC\_CR1\_SCANCONV}}
\index{ADC\_CR1\_SCANCONV@{ADC\_CR1\_SCANCONV}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_CR1\_SCANCONV}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+SCANCONV(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+SCANCONV\+\_\+\+MODE\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+SCANCONV\+\_\+\+MODE\+\_\+) $<$$<$ 8U)}



Enable ADC scan mode. 


\begin{DoxyParams}{Parameters}
{\em $<$em$>$\+SCANCONV\+\_\+\+MODE$<$/em$>$} & Scan conversion mode. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line 809 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_gae92924f248b2fd7693ce648275a8087c}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_CR2\_CONTINUOUS@{ADC\_CR2\_CONTINUOUS}}
\index{ADC\_CR2\_CONTINUOUS@{ADC\_CR2\_CONTINUOUS}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_CR2\_CONTINUOUS}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+CONTINUOUS(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+CONTINUOUS\+\_\+\+MODE\+\_\+) $<$$<$ 1U)}



Enable ADC continuous conversion mode. 


\begin{DoxyParams}{Parameters}
{\em $<$em$>$\+CONTINUOUS\+\_\+\+MODE$<$/em$>$} & Continuous mode. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line 795 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga93bf2d0e4b9f98b83ee48be918e9c940}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_CR2\_DMAContReq@{ADC\_CR2\_DMAContReq}}
\index{ADC\_CR2\_DMAContReq@{ADC\_CR2\_DMAContReq}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_CR2\_DMAContReq}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+DMACont\+Req(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+DMACont\+Req\+\_\+\+MODE\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+DMACont\+Req\+\_\+\+MODE\+\_\+) $<$$<$ 9U)}



Enable the ADC DMA continuous request. 


\begin{DoxyParams}{Parameters}
{\em $<$em$>$\+DMACont\+Req\+\_\+\+MODE$<$/em$>$} & DMA continuous request mode. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line 823 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_gaa6514c197b4d16b3d08938cdad573ef5}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_CR2\_EOCSelection@{ADC\_CR2\_EOCSelection}}
\index{ADC\_CR2\_EOCSelection@{ADC\_CR2\_EOCSelection}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_CR2\_EOCSelection}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EOCSelection(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+EOCSelection\+\_\+\+MODE\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+EOCSelection\+\_\+\+MODE\+\_\+) $<$$<$ 10U)}



Enable the ADC end of conversion selection. 


\begin{DoxyParams}{Parameters}
{\em $<$em$>$\+EOCSelection\+\_\+\+MODE$<$/em$>$} & End of conversion selection mode. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line 816 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_gae2da95074db4dd0418c1dd1f13ad7970}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_GET\_RESOLUTION@{ADC\_GET\_RESOLUTION}}
\index{ADC\_GET\_RESOLUTION@{ADC\_GET\_RESOLUTION}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_GET\_RESOLUTION}
{\footnotesize\ttfamily \#define ADC\+\_\+\+GET\+\_\+\+RESOLUTION(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1) \& \textbf{ ADC\+\_\+\+CR1\+\_\+\+RES})}



Return resolution bits in CR1 register. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+HANDLE$<$/strong$>$} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line 830 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_gafe3a7a04ff078c62ae98b19403f696c7}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_IS\_ENABLE@{ADC\_IS\_ENABLE}}
\index{ADC\_IS\_ENABLE@{ADC\_IS\_ENABLE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_IS\_ENABLE}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IS\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  ((( ((\_\_HANDLE\_\_)-\/>Instance-\/>SR \& ADC\_SR\_ADONS) == ADC\_SR\_ADONS )            \(\backslash\)}
\DoxyCodeLine{  ) ? SET : RESET)}

\end{DoxyCode}


Verification of ADC state\+: enabled or disabled. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+HANDLE$<$/strong$>$} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & (ADC enabled) or RESET (ADC disabled) \\
\hline
\end{DoxyRetVals}


Definition at line 622 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_gaa3a1c2197a097b9bb8159b6eb1ac8941}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_IS\_SOFTWARE\_START\_INJECTED@{ADC\_IS\_SOFTWARE\_START\_INJECTED}}
\index{ADC\_IS\_SOFTWARE\_START\_INJECTED@{ADC\_IS\_SOFTWARE\_START\_INJECTED}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_IS\_SOFTWARE\_START\_INJECTED}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+INJECTED(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \& \textbf{ ADC\+\_\+\+CR2\+\_\+\+JEXTEN}) == \textbf{ RESET})}



Test if conversion trigger of injected group is software start or external trigger. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+HANDLE$<$/strong$>$} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & (software start) or RESET (external trigger) \\
\hline
\end{DoxyRetVals}


Definition at line 641 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga2ccb82ecf85d6c6d1ff2cdf9b6a82d2b}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_IS\_SOFTWARE\_START\_REGULAR@{ADC\_IS\_SOFTWARE\_START\_REGULAR}}
\index{ADC\_IS\_SOFTWARE\_START\_REGULAR@{ADC\_IS\_SOFTWARE\_START\_REGULAR}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_IS\_SOFTWARE\_START\_REGULAR}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IS\+\_\+\+SOFTWARE\+\_\+\+START\+\_\+\+REGULAR(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+ }\end{DoxyParamCaption})~  (((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR2 \& \textbf{ ADC\+\_\+\+CR2\+\_\+\+EXTEN}) == \textbf{ RESET})}



Test if conversion trigger of regular group is software start or external trigger. 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+HANDLE$<$/strong$>$} & ADC handle \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em SET} & (software start) or RESET (external trigger) \\
\hline
\end{DoxyRetVals}


Definition at line 632 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga29f7414128fbbdb81db6ea6ede449f4b}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_SMPR1@{ADC\_SMPR1}}
\index{ADC\_SMPR1@{ADC\_SMPR1}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_SMPR1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+SAMPLETIME\+\_\+,  }\item[{}]{\+\_\+\+CHANNELNB\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+SAMPLETIME\+\_\+) $<$$<$ (3U $\ast$ (((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) -\/ 10U)))}



Set the ADC\textquotesingle{}s sample time for channel numbers between 10 and 18. 


\begin{DoxyParams}{Parameters}
{\em $<$em$>$\+SAMPLETIME$<$/em$>$} & Sample time parameter. \\
\hline
{\em $<$em$>$\+CHANNELNB$<$/em$>$} & Channel number. ~\newline
 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line 756 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_gaeb66714538d978d4d336a4a6ef0d58bc}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_SMPR2@{ADC\_SMPR2}}
\index{ADC\_SMPR2@{ADC\_SMPR2}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_SMPR2}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+SAMPLETIME\+\_\+,  }\item[{}]{\+\_\+\+CHANNELNB\+\_\+ }\end{DoxyParamCaption})~((\+\_\+\+SAMPLETIME\+\_\+) $<$$<$ (3U $\ast$ ((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+)))))}



Set the ADC\textquotesingle{}s sample time for channel numbers between 0 and 9. 


\begin{DoxyParams}{Parameters}
{\em $<$em$>$\+SAMPLETIME$<$/em$>$} & Sample time parameter. \\
\hline
{\em $<$em$>$\+CHANNELNB$<$/em$>$} & Channel number. ~\newline
 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line 764 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga1958741688a480069df9ab5e15be93ca}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_SQR1@{ADC\_SQR1}}
\index{ADC\_SQR1@{ADC\_SQR1}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_SQR1}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+Nbr\+Of\+Conversion\+\_\+ }\end{DoxyParamCaption})~(((\+\_\+\+Nbr\+Of\+Conversion\+\_\+) -\/ (uint8\+\_\+t)1U) $<$$<$ 20U)}



Set ADC Regular channel sequence length. 


\begin{DoxyParams}{Parameters}
{\em $<$em$>$\+Nbr\+Of\+Conversion$<$/em$>$} & Regular channel sequence length. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line 748 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga89869cd79b14d222a9b235bd150fc512}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_SQR1\_RK@{ADC\_SQR1\_RK}}
\index{ADC\_SQR1\_RK@{ADC\_SQR1\_RK}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_SQR1\_RK}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+RK(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+CHANNELNB\+\_\+,  }\item[{}]{\+\_\+\+RANKNB\+\_\+ }\end{DoxyParamCaption})~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5U $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 13U)))}



Set the selected regular channel rank for rank between 13 and 16. 


\begin{DoxyParams}{Parameters}
{\em $<$em$>$\+CHANNELNB$<$/em$>$} & Channel number. \\
\hline
{\em $<$em$>$\+RANKNB$<$/em$>$} & Rank number. ~\newline
 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line 788 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_gad07a38a5b6d28f23ecbe027222f59bd0}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_SQR2\_RK@{ADC\_SQR2\_RK}}
\index{ADC\_SQR2\_RK@{ADC\_SQR2\_RK}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_SQR2\_RK}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+RK(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+CHANNELNB\+\_\+,  }\item[{}]{\+\_\+\+RANKNB\+\_\+ }\end{DoxyParamCaption})~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5U $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 7U)))}



Set the selected regular channel rank for rank between 7 and 12. 


\begin{DoxyParams}{Parameters}
{\em $<$em$>$\+CHANNELNB$<$/em$>$} & Channel number. \\
\hline
{\em $<$em$>$\+RANKNB$<$/em$>$} & Rank number. ~\newline
 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line 780 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga173aa2d3480ddaac12fe6a853bead899}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_SQR3\_RK@{ADC\_SQR3\_RK}}
\index{ADC\_SQR3\_RK@{ADC\_SQR3\_RK}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_SQR3\_RK}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+RK(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+CHANNELNB\+\_\+,  }\item[{}]{\+\_\+\+RANKNB\+\_\+ }\end{DoxyParamCaption})~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+CHANNELNB\+\_\+))) $<$$<$ (5U $\ast$ ((\+\_\+\+RANKNB\+\_\+) -\/ 1U)))}



Set the selected regular channel rank for rank between 1 and 6. 


\begin{DoxyParams}{Parameters}
{\em $<$em$>$\+CHANNELNB$<$/em$>$} & Channel number. \\
\hline
{\em $<$em$>$\+RANKNB$<$/em$>$} & Rank number. ~\newline
 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line 772 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f}} 
\index{ADC Private Macros@{ADC Private Macros}!ADC\_STATE\_CLR\_SET@{ADC\_STATE\_CLR\_SET}}
\index{ADC\_STATE\_CLR\_SET@{ADC\_STATE\_CLR\_SET}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{ADC\_STATE\_CLR\_SET}
{\footnotesize\ttfamily \#define ADC\+\_\+\+STATE\+\_\+\+CLR\+\_\+\+SET~\textbf{ MODIFY\+\_\+\+REG}}



Simultaneously clears and sets specific bits of the handle State. 

\begin{DoxyNote}{Note}
\+: \doxyref{ADC\+\_\+\+STATE\+\_\+\+CLR\+\_\+\+SET()}{p.}{group___a_d_c___private___macros_gaaf93e91b164d4a220aae475eff82665f} macro is merely aliased to generic macro \doxyref{MODIFY\+\_\+\+REG()}{p.}{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}, the first parameter is the ADC handle State, the second parameter is the bit field to clear, the third and last parameter is the bit field to set. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line 651 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga53ffa30f756569194342bfba80165544}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_ANALOG\_WATCHDOG@{IS\_ADC\_ANALOG\_WATCHDOG}}
\index{IS\_ADC\_ANALOG\_WATCHDOG@{IS\_ADC\_ANALOG\_WATCHDOG}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_ANALOG\_WATCHDOG}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+ANALOG\+\_\+\+WATCHDOG(\begin{DoxyParamCaption}\item[{}]{WATCHDOG }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                          (((WATCHDOG) == ADC\_ANALOGWATCHDOG\_SINGLE\_REG)        || \(\backslash\)}
\DoxyCodeLine{                                          ((WATCHDOG) == ADC\_ANALOGWATCHDOG\_SINGLE\_INJEC)      || \(\backslash\)}
\DoxyCodeLine{                                          ((WATCHDOG) == ADC\_ANALOGWATCHDOG\_SINGLE\_REGINJEC)   || \(\backslash\)}
\DoxyCodeLine{                                          ((WATCHDOG) == ADC\_ANALOGWATCHDOG\_ALL\_REG)           || \(\backslash\)}
\DoxyCodeLine{                                          ((WATCHDOG) == ADC\_ANALOGWATCHDOG\_ALL\_INJEC)         || \(\backslash\)}
\DoxyCodeLine{                                          ((WATCHDOG) == ADC\_ANALOGWATCHDOG\_ALL\_REGINJEC)      || \(\backslash\)}
\DoxyCodeLine{                                          ((WATCHDOG) == ADC\_ANALOGWATCHDOG\_NONE))}

\end{DoxyCode}


Definition at line 722 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_gae99bc8fcadd5c530885909cb581297c6}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_CHANNELS\_TYPE@{IS\_ADC\_CHANNELS\_TYPE}}
\index{IS\_ADC\_CHANNELS\_TYPE@{IS\_ADC\_CHANNELS\_TYPE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_CHANNELS\_TYPE}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+CHANNELS\+\_\+\+TYPE(\begin{DoxyParamCaption}\item[{}]{CHANNEL\+\_\+\+TYPE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                            (((CHANNEL\_TYPE) == ADC\_ALL\_CHANNELS) || \(\backslash\)}
\DoxyCodeLine{                                            ((CHANNEL\_TYPE) == ADC\_REGULAR\_CHANNELS) || \(\backslash\)}
\DoxyCodeLine{                                            ((CHANNEL\_TYPE) == ADC\_INJECTED\_CHANNELS))}

\end{DoxyCode}


Definition at line 729 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga519de99233de22e355a7702a7dab2f06}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_CLOCKPRESCALER@{IS\_ADC\_CLOCKPRESCALER}}
\index{IS\_ADC\_CLOCKPRESCALER@{IS\_ADC\_CLOCKPRESCALER}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_CLOCKPRESCALER}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+CLOCKPRESCALER(\begin{DoxyParamCaption}\item[{}]{ADC\+\_\+\+CLOCK }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                              (((ADC\_CLOCK) == ADC\_CLOCK\_SYNC\_PCLK\_DIV2) || \(\backslash\)}
\DoxyCodeLine{                                              ((ADC\_CLOCK) == ADC\_CLOCK\_SYNC\_PCLK\_DIV4) || \(\backslash\)}
\DoxyCodeLine{                                              ((ADC\_CLOCK) == ADC\_CLOCK\_SYNC\_PCLK\_DIV6) || \(\backslash\)}
\DoxyCodeLine{                                              ((ADC\_CLOCK) == ADC\_CLOCK\_SYNC\_PCLK\_DIV8))}

\end{DoxyCode}


Definition at line 662 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga2903b620e3c61dc47ed8c0fbf4197801}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_DATA\_ALIGN@{IS\_ADC\_DATA\_ALIGN}}
\index{IS\_ADC\_DATA\_ALIGN@{IS\_ADC\_DATA\_ALIGN}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_DATA\_ALIGN}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+DATA\+\_\+\+ALIGN(\begin{DoxyParamCaption}\item[{}]{ALIGN }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                  (((ALIGN) == ADC\_DATAALIGN\_RIGHT) || \(\backslash\)}
\DoxyCodeLine{                                  ((ALIGN) == ADC\_DATAALIGN\_LEFT))}

\end{DoxyCode}


Definition at line 707 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga21bcad36416d9505d3df5027178e1afe}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_EOCSelection@{IS\_ADC\_EOCSelection}}
\index{IS\_ADC\_EOCSelection@{IS\_ADC\_EOCSelection}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_EOCSelection}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+EOCSelection(\begin{DoxyParamCaption}\item[{}]{EOCSelection }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                           (((EOCSelection) == ADC\_EOC\_SINGLE\_CONV)   || \(\backslash\)}
\DoxyCodeLine{                                           ((EOCSelection) == ADC\_EOC\_SEQ\_CONV)  || \(\backslash\)}
\DoxyCodeLine{                                           ((EOCSelection) == ADC\_EOC\_SINGLE\_SEQ\_CONV))}

\end{DoxyCode}


Definition at line 717 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga26fd0ba397566ade5d960ff29bccbc31}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_EVENT\_TYPE@{IS\_ADC\_EVENT\_TYPE}}
\index{IS\_ADC\_EVENT\_TYPE@{IS\_ADC\_EVENT\_TYPE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_EVENT\_TYPE}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+EVENT\+\_\+\+TYPE(\begin{DoxyParamCaption}\item[{}]{EVENT }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                  (((EVENT) == ADC\_AWD\_EVENT) || \(\backslash\)}
\DoxyCodeLine{                                  ((EVENT) == ADC\_OVR\_EVENT))}

\end{DoxyCode}


Definition at line 720 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_gac74e6054adbedd72822cacde69105318}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_EXT\_TRIG@{IS\_ADC\_EXT\_TRIG}}
\index{IS\_ADC\_EXT\_TRIG@{IS\_ADC\_EXT\_TRIG}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_EXT\_TRIG}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG(\begin{DoxyParamCaption}\item[{}]{REGTRIG }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                  (((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T1\_CC1)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T1\_CC2)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T1\_CC3)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T2\_CC2)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T2\_CC3)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T2\_CC4)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T2\_TRGO) || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T3\_CC1)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T3\_TRGO) || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T4\_CC4)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T5\_CC1)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T5\_CC2)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T5\_CC3)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T8\_CC1)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T8\_TRGO) || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_Ext\_IT11)|| \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_SOFTWARE\_START))}

\end{DoxyCode}


Definition at line 690 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_gad4e7bd22759d723c50cda223ef2b9b82}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_EXT\_TRIG\_EDGE@{IS\_ADC\_EXT\_TRIG\_EDGE}}
\index{IS\_ADC\_EXT\_TRIG\_EDGE@{IS\_ADC\_EXT\_TRIG\_EDGE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_EXT\_TRIG\_EDGE}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+EDGE(\begin{DoxyParamCaption}\item[{}]{EDGE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                    (((EDGE) == ADC\_EXTERNALTRIGCONVEDGE\_NONE)    || \(\backslash\)}
\DoxyCodeLine{                                    ((EDGE) == ADC\_EXTERNALTRIGCONVEDGE\_RISING)  || \(\backslash\)}
\DoxyCodeLine{                                    ((EDGE) == ADC\_EXTERNALTRIGCONVEDGE\_FALLING) || \(\backslash\)}
\DoxyCodeLine{                                    ((EDGE) == ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING))}

\end{DoxyCode}


Definition at line 686 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_gadee1b27b756df7927be40709e96218c0}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_RANGE@{IS\_ADC\_RANGE}}
\index{IS\_ADC\_RANGE@{IS\_ADC\_RANGE}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_RANGE}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+RANGE(\begin{DoxyParamCaption}\item[{}]{RESOLUTION,  }\item[{}]{ADC\+\_\+\+VALUE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{   ((((RESOLUTION) == ADC\_RESOLUTION\_12B) \&\& ((ADC\_VALUE) <= ((uint32\_t)0x0FFFU))) || \(\backslash\)}
\DoxyCodeLine{    (((RESOLUTION) == ADC\_RESOLUTION\_10B) \&\& ((ADC\_VALUE) <= ((uint32\_t)0x03FFU))) || \(\backslash\)}
\DoxyCodeLine{    (((RESOLUTION) == ADC\_RESOLUTION\_8B)  \&\& ((ADC\_VALUE) <= ((uint32\_t)0x00FFU))) || \(\backslash\)}
\DoxyCodeLine{    (((RESOLUTION) == ADC\_RESOLUTION\_6B)  \&\& ((ADC\_VALUE) <= ((uint32\_t)0x003FU))))}

\end{DoxyCode}


Definition at line 737 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_gab8dfaacb2f25e65ca755de71050ff270}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_REGULAR\_DISC\_NUMBER@{IS\_ADC\_REGULAR\_DISC\_NUMBER}}
\index{IS\_ADC\_REGULAR\_DISC\_NUMBER@{IS\_ADC\_REGULAR\_DISC\_NUMBER}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_REGULAR\_DISC\_NUMBER}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+DISC\+\_\+\+NUMBER(\begin{DoxyParamCaption}\item[{}]{NUMBER }\end{DoxyParamCaption})~(((NUMBER) $>$= ((uint32\+\_\+t)1U)) \&\& ((NUMBER) $<$= ((uint32\+\_\+t)8U)))}



Definition at line 736 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga1ea82167f6dccdef1d160675f4534584}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_REGULAR\_LENGTH@{IS\_ADC\_REGULAR\_LENGTH}}
\index{IS\_ADC\_REGULAR\_LENGTH@{IS\_ADC\_REGULAR\_LENGTH}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_REGULAR\_LENGTH}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+LENGTH(\begin{DoxyParamCaption}\item[{}]{LENGTH }\end{DoxyParamCaption})~(((LENGTH) $>$= ((uint32\+\_\+t)1U)) \&\& ((LENGTH) $<$= ((uint32\+\_\+t)16U)))}



Definition at line 734 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga5928a1e9315f798e27220b91f1bae7f2}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_REGULAR\_RANK@{IS\_ADC\_REGULAR\_RANK}}
\index{IS\_ADC\_REGULAR\_RANK@{IS\_ADC\_REGULAR\_RANK}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_REGULAR\_RANK}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+REGULAR\+\_\+\+RANK(\begin{DoxyParamCaption}\item[{}]{RANK }\end{DoxyParamCaption})~(((RANK) $>$= ((uint32\+\_\+t)1U)) \&\& ((RANK) $<$= ((uint32\+\_\+t)16U)))}



Definition at line 735 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga346d83dd4af81b36a6dbd78c7bf2ff0a}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_RESOLUTION@{IS\_ADC\_RESOLUTION}}
\index{IS\_ADC\_RESOLUTION@{IS\_ADC\_RESOLUTION}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_RESOLUTION}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+RESOLUTION(\begin{DoxyParamCaption}\item[{}]{RESOLUTION }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                       (((RESOLUTION) == ADC\_RESOLUTION\_12B) || \(\backslash\)}
\DoxyCodeLine{                                       ((RESOLUTION) == ADC\_RESOLUTION\_10B) || \(\backslash\)}
\DoxyCodeLine{                                       ((RESOLUTION) == ADC\_RESOLUTION\_8B)  || \(\backslash\)}
\DoxyCodeLine{                                       ((RESOLUTION) == ADC\_RESOLUTION\_6B))}

\end{DoxyCode}


Definition at line 682 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga30e0307fa009e1c383d3047b48e94644}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_SAMPLE\_TIME@{IS\_ADC\_SAMPLE\_TIME}}
\index{IS\_ADC\_SAMPLE\_TIME@{IS\_ADC\_SAMPLE\_TIME}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_SAMPLE\_TIME}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+SAMPLE\+\_\+\+TIME(\begin{DoxyParamCaption}\item[{}]{TIME }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                  (((TIME) == ADC\_SAMPLETIME\_3CYCLES)   || \(\backslash\)}
\DoxyCodeLine{                                  ((TIME) == ADC\_SAMPLETIME\_15CYCLES)  || \(\backslash\)}
\DoxyCodeLine{                                  ((TIME) == ADC\_SAMPLETIME\_28CYCLES)  || \(\backslash\)}
\DoxyCodeLine{                                  ((TIME) == ADC\_SAMPLETIME\_56CYCLES)  || \(\backslash\)}
\DoxyCodeLine{                                  ((TIME) == ADC\_SAMPLETIME\_84CYCLES)  || \(\backslash\)}
\DoxyCodeLine{                                  ((TIME) == ADC\_SAMPLETIME\_112CYCLES) || \(\backslash\)}
\DoxyCodeLine{                                  ((TIME) == ADC\_SAMPLETIME\_144CYCLES) || \(\backslash\)}
\DoxyCodeLine{                                  ((TIME) == ADC\_SAMPLETIME\_480CYCLES))}

\end{DoxyCode}


Definition at line 709 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_ga4dc0ff663bd4283cf1032d7901175c8d}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_SAMPLING\_DELAY@{IS\_ADC\_SAMPLING\_DELAY}}
\index{IS\_ADC\_SAMPLING\_DELAY@{IS\_ADC\_SAMPLING\_DELAY}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_SAMPLING\_DELAY}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+SAMPLING\+\_\+\+DELAY(\begin{DoxyParamCaption}\item[{}]{DELAY }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                      (((DELAY) == ADC\_TWOSAMPLINGDELAY\_5CYCLES)  || \(\backslash\)}
\DoxyCodeLine{                                      ((DELAY) == ADC\_TWOSAMPLINGDELAY\_6CYCLES)  || \(\backslash\)}
\DoxyCodeLine{                                      ((DELAY) == ADC\_TWOSAMPLINGDELAY\_7CYCLES)  || \(\backslash\)}
\DoxyCodeLine{                                      ((DELAY) == ADC\_TWOSAMPLINGDELAY\_8CYCLES)  || \(\backslash\)}
\DoxyCodeLine{                                      ((DELAY) == ADC\_TWOSAMPLINGDELAY\_9CYCLES)  || \(\backslash\)}
\DoxyCodeLine{                                      ((DELAY) == ADC\_TWOSAMPLINGDELAY\_10CYCLES) || \(\backslash\)}
\DoxyCodeLine{                                      ((DELAY) == ADC\_TWOSAMPLINGDELAY\_11CYCLES) || \(\backslash\)}
\DoxyCodeLine{                                      ((DELAY) == ADC\_TWOSAMPLINGDELAY\_12CYCLES) || \(\backslash\)}
\DoxyCodeLine{                                      ((DELAY) == ADC\_TWOSAMPLINGDELAY\_13CYCLES) || \(\backslash\)}
\DoxyCodeLine{                                      ((DELAY) == ADC\_TWOSAMPLINGDELAY\_14CYCLES) || \(\backslash\)}
\DoxyCodeLine{                                      ((DELAY) == ADC\_TWOSAMPLINGDELAY\_15CYCLES) || \(\backslash\)}
\DoxyCodeLine{                                      ((DELAY) == ADC\_TWOSAMPLINGDELAY\_16CYCLES) || \(\backslash\)}
\DoxyCodeLine{                                      ((DELAY) == ADC\_TWOSAMPLINGDELAY\_17CYCLES) || \(\backslash\)}
\DoxyCodeLine{                                      ((DELAY) == ADC\_TWOSAMPLINGDELAY\_18CYCLES) || \(\backslash\)}
\DoxyCodeLine{                                      ((DELAY) == ADC\_TWOSAMPLINGDELAY\_19CYCLES) || \(\backslash\)}
\DoxyCodeLine{                                      ((DELAY) == ADC\_TWOSAMPLINGDELAY\_20CYCLES))}

\end{DoxyCode}


Definition at line 666 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c___private___macros_gaa71cdff6dafddfccff8a7e88768bfb54}} 
\index{ADC Private Macros@{ADC Private Macros}!IS\_ADC\_THRESHOLD@{IS\_ADC\_THRESHOLD}}
\index{IS\_ADC\_THRESHOLD@{IS\_ADC\_THRESHOLD}!ADC Private Macros@{ADC Private Macros}}
\doxysubsubsection{IS\_ADC\_THRESHOLD}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+THRESHOLD(\begin{DoxyParamCaption}\item[{}]{THRESHOLD }\end{DoxyParamCaption})~((THRESHOLD) $<$= ((uint32\+\_\+t)0x\+FFFU))}



Definition at line 732 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

