C:/altera/projetos/ldd/uart/v2/newClock_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/altera/projetos/ldd/uart/v2/newClock_tb.vhd
Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity sbox1_tb
-- Compiling architecture sinais of sbox1_tb

} {} {}}
