#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May  8 22:40:41 2019
# Process ID: 25256
# Current directory: C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.runs/synth_1
# Command line: vivado.exe -log Receiver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Receiver.tcl
# Log file: C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.runs/synth_1/Receiver.vds
# Journal file: C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Receiver.tcl -notrace
Command: synth_design -top Receiver -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18416 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 357.660 ; gain = 100.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Receiver' [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/Receiver.vhd:32]
INFO: [Synth 8-638] synthesizing module 'LO' [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/LO.vhd:44]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/LO.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'LO' (1#1) [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/LO.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Mixer' [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/Mixer.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Mixer' (2#1) [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/Mixer.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BPF' [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:52]
	Parameter N bound to: 3 - type: integer 
	Parameter R bound to: 256 - type: integer 
	Parameter BITS_IN bound to: 15 - type: integer 
	Parameter BITS_OUT bound to: 39 - type: integer 
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:66]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:66]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:66]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:78]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:89]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:108]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:108]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'BPF' (3#1) [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:52]
INFO: [Synth 8-638] synthesizing module 'PhaseDetector' [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/PhaseDetector.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element DebCount2_reg was removed.  [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/PhaseDetector.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element SigIn2Deb_reg was removed.  [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/PhaseDetector.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'PhaseDetector' (4#1) [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/PhaseDetector.vhd:37]
INFO: [Synth 8-638] synthesizing module 'LoopFilter' [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/LPF.vhd:35]
INFO: [Synth 8-638] synthesizing module 'BPF__parameterized0' [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:52]
	Parameter N bound to: 3 - type: integer 
	Parameter R bound to: 128 - type: integer 
	Parameter BITS_IN bound to: 1 - type: integer 
	Parameter BITS_OUT bound to: 22 - type: integer 
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:66]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:66]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:66]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:78]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:89]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:108]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:108]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'BPF__parameterized0' (4#1) [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/BPF.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'LoopFilter' (5#1) [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/LPF.vhd:35]
INFO: [Synth 8-638] synthesizing module 'NCO' [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/NCO.vhd:32]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/NCO.vhd:41]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/NCO.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'NCO' (6#1) [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/NCO.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Receiver' (7#1) [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/Receiver.vhd:32]
WARNING: [Synth 8-3331] design NCO has unconnected port FAdd[23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 414.707 ; gain = 157.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 414.707 ; gain = 157.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 414.707 ; gain = 157.980
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CombS[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "SigIn1Deb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "CombS[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.srcs/sources_1/new/NCO.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 423.137 ; gain = 166.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     40 Bit       Adders := 1     
	   4 Input     40 Bit       Adders := 1     
	   5 Input     40 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 3     
	   4 Input     23 Bit       Adders := 2     
	   5 Input     23 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 4     
	               23 Bit    Registers := 10    
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Mixer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BPF 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     40 Bit       Adders := 1     
	   4 Input     40 Bit       Adders := 1     
	   5 Input     40 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 4     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PhaseDetector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BPF__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   4 Input     23 Bit       Adders := 1     
	   5 Input     23 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 4     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LoopFilter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 1     
Module NCO 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "CombS[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CICUp/CombS[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CICDown/CombS[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design NCO has unconnected port FAdd[23]
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[22]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[21]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[20]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[19]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[18]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[17]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[16]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[15]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[14]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[13]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[12]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[11]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[10]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[9]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[8]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[7]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[6]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[5]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[4]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[3]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[2]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[1]) is unused and will be removed from module Receiver.
WARNING: [Synth 8-3332] Sequential element (NCO/FControl_reg_rep[0]) is unused and will be removed from module Receiver.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 572.289 ; gain = 315.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|LO          | COUNT_TABLE[0]   | 128x8         | LUT            | 
|NCO         | COUNT_TABLE_2[0] | 1024x10       | LUT            | 
|LO          | COUNT_TABLE[0]   | 128x8         | LUT            | 
|NCO         | COUNT_TABLE_2[0] | 1024x10       | LUT            | 
+------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 572.289 ; gain = 315.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 572.289 ; gain = 315.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 572.289 ; gain = 315.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 572.289 ; gain = 315.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 572.289 ; gain = 315.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 572.289 ; gain = 315.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 572.289 ; gain = 315.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 572.289 ; gain = 315.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     1|
|4     |LUT2   |    23|
|5     |LUT3   |     3|
|6     |LUT4   |    10|
|7     |LUT5   |     3|
|8     |LUT6   |    21|
|9     |FDCE   |    11|
|10    |FDRE   |    16|
|11    |IBUF   |    25|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   136|
|2     |  LO     |LO     |    78|
|3     |  Mixer  |Mixer  |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 572.289 ; gain = 315.563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 572.289 ; gain = 315.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 572.289 ; gain = 315.563
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 651.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 651.469 ; gain = 397.465
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 651.469 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Soph/Documents/College/Senior/EE119c/FMReceiver/FMReceiver.runs/synth_1/Receiver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Receiver_utilization_synth.rpt -pb Receiver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  8 22:41:00 2019...
