<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
<meta name="Generator" content="Kate, the KDE Advanced Text Editor" />
<title>tute0.du</title>
</head>
<body>
<pre style='color:#000000;background-color:#fdfcfa;'>
<span style='color:#257713;'>/*</span>
<span style='color:#257713;'>    Tutorial0 for Desilog</span>
<span style='color:#257713;'>    </span>
<span style='color:#257713;'>    Compile with </span>
<span style='color:#257713;'>        desilog -top tute0</span>
<span style='color:#257713;'>    Compile+run through ModelSim with</span>
<span style='color:#257713;'>        desilog -top tute0 -tb.vsim tute0_tb</span>
<span style='color:#257713;'>    Generates files in the &quot;autogen/&quot; folder</span>
<span style='color:#257713;'>    </span>
<span style='color:#257713;'>    View the src_tute0.html for syntax-hilighted version.</span>
<span style='color:#257713;'>    Demonstrates a hello-world unit, with a testbench</span>
<span style='color:#257713;'>    </span>
<span style='color:#257713;'>*/</span>
 
 
<b><span style='color:#800000;'>entity</span></b> tute0<b><span style='color:#0000c0;'>{</span></b>       <span style='color:#257713;'>// just like in VHDL, describes ports</span>
    <b><span style='color:#800080;'>clock</span></b> clk<b><span style='color:#0000c0;'>;</span></b>      <span style='color:#257713;'>// clocks are read-only input handles. They have the &quot;.clk&quot; and &quot;.reset&quot; read-only properties</span>
    <b><span style='color:#800080;'>in</span></b> <b><span style='color:#800080;'>reg</span></b><b><span style='color:#0000c0;'>&lt;</span></b>clk<b><span style='color:#0000c0;'>&gt;{</span></b>    <span style='color:#257713;'>// input registers, expected to have been clocked by &quot;clk&quot;</span>
        <b><span style='color:#a71aae;'>u8</span></b> xx<b><span style='color:#0000c0;'>,</span></b> yy<b><span style='color:#0000c0;'>;</span></b>  <span style='color:#257713;'>// 8-bit </span>
    <b><span style='color:#0000c0;'>}</span></b>
    <b><span style='color:#800080;'>in</span></b> <b><span style='color:#800080;'>wire</span></b> <b><span style='color:#a71aae;'>u8</span></b> someUnused<b><span style='color:#0000c0;'>;</span></b> <span style='color:#257713;'>// for input wires/latches, input can also come from registers</span>
    
    <b><span style='color:#800080;'>out</span></b> <b><span style='color:#800080;'>reg</span></b><b><span style='color:#0000c0;'>&lt;</span></b>clk<b><span style='color:#0000c0;'>&gt;</span></b> <b><span style='color:#a71aae;'>u8</span></b> sum<b><span style='color:#0000c0;'>;</span></b>    <span style='color:#257713;'>// output register, clocked by &quot;clk&quot;</span>
    <b><span style='color:#800080;'>out</span></b> <b><span style='color:#800080;'>reg</span></b><b><span style='color:#0000c0;'>&lt;</span></b>clk<b><span style='color:#0000c0;'>&gt;</span></b> <b><span style='color:#a71aae;'>u8</span></b> totalSum <b><span style='color:#0000c0;'>=</span></b> <b>0</b><b><span style='color:#0000c0;'>;</span></b> <span style='color:#257713;'>// sync-reset to this value when &quot;clk.reset&quot; is active</span>
    
    <b><span style='color:#800080;'>out</span></b> <b><span style='color:#800080;'>wire</span></b>  <b><span style='color:#a71aae;'>u8</span></b> outXorWire<b><span style='color:#0000c0;'>;</span></b>
    <b><span style='color:#800080;'>out</span></b> <b><span style='color:#800080;'>latch</span></b> <b><span style='color:#a71aae;'>u8</span></b> outLatch<b><span style='color:#0000c0;'>;</span></b>
<b><span style='color:#0000c0;'>}</span></b>


<b><span style='color:#800000;'>unit</span></b> tute0<b><span style='color:#0000c0;'>{</span></b> <span style='color:#257713;'>// just like &quot;architecture&quot; in VHDL</span>
    
    <b><span style='color:#800080;'>reg</span></b><b><span style='color:#0000c0;'>&lt;</span></b>clk<b><span style='color:#0000c0;'>&gt;</span></b> <b><span style='color:#a71aae;'>u4</span></b> counter <b><span style='color:#0000c0;'>=</span></b> <b>0</b><b><span style='color:#0000c0;'>;</span></b> <span style='color:#257713;'>// a 4-bit register, reset to 0</span>
    
    <b><span style='color:#000080;'>combi</span></b><b><span style='color:#0000c0;'>{</span></b>
        <b><span style='color:#0000ff;'>if</span></b><b><span style='color:#0000c0;'>(</span></b>xx<b><span style='color:#0000c0;'>==</span></b><b>0x55</b><b><span style='color:#0000c0;'>){</span></b>
            outLatch <b><span style='color:#0000c0;'>=</span></b> yy<b><span style='color:#0000c0;'>;</span></b>
        <b><span style='color:#0000c0;'>}</span></b>
    <b><span style='color:#0000c0;'>}</span></b>
    
    <b><span style='color:#000080;'>on_clock</span></b><b><span style='color:#0000c0;'>&lt;</span></b>clk<b><span style='color:#0000c0;'>&gt;</span></b> MyProcess<b><span style='color:#0000c0;'>{</span></b>
        <b><span style='color:#800080;'>var</span></b> <b><span style='color:#a71aae;'>u8</span></b> varSum<b><span style='color:#0000c0;'>;</span></b> <span style='color:#257713;'>// a local &quot;variable&quot;. It's ensured to be a wire</span>
        
        varSum <b><span style='color:#0000c0;'>=</span></b> xx <b><span style='color:#0000c0;'>+</span></b> yy<b><span style='color:#0000c0;'>;</span></b>
        sum <b><span style='color:#0000c0;'>=</span></b> varSum<b><span style='color:#0000c0;'>;</span></b>
        
        totalSum <b><span style='color:#0000c0;'>=</span></b> totalSum <b><span style='color:#0000c0;'>+</span></b> varSum<b><span style='color:#0000c0;'>;</span></b>
        <b><span style='color:#0000ff;'>if</span></b><b><span style='color:#0000c0;'>(</span></b>counter<b><span style='color:#0000c0;'>==</span></b><b>5</b><b><span style='color:#0000c0;'>){</span></b>
            totalSum <b><span style='color:#0000c0;'>=</span></b> varSum<b><span style='color:#0000c0;'>;</span></b>
        <b><span style='color:#0000c0;'>}</span></b>
        
        outXorWire <b><span style='color:#0000c0;'>=</span></b> xx <b><span style='color:#0000c0;'>^</span></b> yy<b><span style='color:#0000c0;'>;</span></b> <span style='color:#257713;'>// note, we can write to wires from within a clocked process, finally!</span>
        counter<b><span style='color:#0000c0;'>++;</span></b>
    <b><span style='color:#0000c0;'>}</span></b>
<b><span style='color:#0000c0;'>}</span></b>



<b><span style='color:#800000;'>testbench</span></b> tute0 tute0_tb<b><span style='color:#0000c0;'>{</span></b> <span style='color:#257713;'>// optional, a testbench</span>
    force<b><span style='color:#0000c0;'>{</span></b> <span style='color:#257713;'>// keep these inputs constant</span>
        someUnused <b><span style='color:#0000c0;'>=</span></b> <b>0x77</b><b><span style='color:#0000c0;'>;</span></b>
    <b><span style='color:#0000c0;'>}</span></b>
    
    verify<b><span style='color:#0000c0;'>(</span></b><b>5</b><b><span style='color:#0000c0;'>,</span></b><b>2</b><b><span style='color:#0000c0;'>)</span></b> <span style='color:#257713;'>// 5 cycles after reset, on every clock provide some values to inputs, and 2 cycles later verify the outputs match requirements</span>
        <b><span style='color:#800080;'>in</span></b><b><span style='color:#0000c0;'>(</span></b>xx<b><span style='color:#0000c0;'>,</span></b> yy<b><span style='color:#0000c0;'>)</span></b> <span style='color:#257713;'>// we'll provide values for these inputs</span>
        <b><span style='color:#800080;'>out</span></b><b><span style='color:#0000c0;'>(</span></b>sum<b><span style='color:#0000c0;'>,</span></b> totalSum<b><span style='color:#0000c0;'>)</span></b> <span style='color:#257713;'>// we'll verify the values of these outputs</span>
    <b><span style='color:#0000c0;'>{</span></b>
        <b>3</b><b><span style='color:#0000c0;'>,</span></b><b>4</b>         <b><span style='color:#0000c0;'>:</span></b> <b>7</b><b><span style='color:#0000c0;'>,</span></b><b>7</b><b><span style='color:#0000c0;'>;</span></b>  <span style='color:#257713;'>// on clock 5, set xx=3,yy=4  ; 2 clocks later verify sum==7,totalSum==7</span>
        <b>0x55</b><b><span style='color:#0000c0;'>,</span></b><b>0x11</b>   <b><span style='color:#0000c0;'>:</span></b> <b>0x66</b><b><span style='color:#0000c0;'>,</span></b> <b>0x6D</b><b><span style='color:#0000c0;'>;</span></b>
        <b>1</b><b><span style='color:#0000c0;'>,</span></b><b>1</b>         <b><span style='color:#0000c0;'>:</span></b> <b>2</b><b><span style='color:#0000c0;'>,</span></b> <b>0x6F</b><b><span style='color:#0000c0;'>;</span></b>
    <b><span style='color:#0000c0;'>}</span></b>
<b><span style='color:#0000c0;'>}</span></b>
</pre>
</body>
</html>
