{"status":1,
 "complete":1, 
"list":{"3247415692":{"item_id":"3247415692", 
"resolved_id":"3247415692", 
"given_url":"https://anysilicon.com/the-ultimate-guide-to-clock-gating/",
 "given_title":"The Ultimate Guide to Clock Gating", 
"favorite":"0", "status":"1", "time_added":"1612369636", 
"time_updated":"1613039250", "time_read":"1612377794", 
"time_favorited":"0", "sort_id":0, "resolved_title":"The 
Ultimate Guide to Clock Gating", 
"resolved_url":"https://anysilicon.com/the-ultimate-guide-to-clock-gating/",
 "excerpt":"Clock Gating is defined as: “Clock gating is a 
technique/methodology to turn off the clock to certain parts of the 
digital design when not needed”.", "is_article":"1", 
"is_index":"0", "has_video":"0", "has_image":"0", 
"word_count":"1190", "lang":"en", "time_to_read":5, 
"top_image_url":"https://anysilicon.com/wp-content/uploads/2021/02/clock-gating-feature.png",
 "tags":{"chip-design":{"item_id":"3247415692", 
"tag":"chip-design"}, 
"semiconductors":{"item_id":"3247415692", 
"tag":"semiconductors"}}, "listen_duration_estimate":461}, 
"3246223265":{"item_id":"3246223265", 
"resolved_id":"3246223265", 
"given_url":"https://www.allaboutcircuits.com/technical-articles/6-causes-of-mos-transistor-leakage-current/",
 "given_title":"6 Causes of MOS Transistor Leakage Current", 
"favorite":"0", "status":"1", "time_added":"1612262425", 
"time_updated":"1613039250", "time_read":"1612282586", 
"time_favorited":"0", "sort_id":1, "resolved_title":"6 
Causes of MOS Transistor Leakage Current", 
"resolved_url":"https://www.allaboutcircuits.com/technical-articles/6-causes-of-mos-transistor-leakage-current/",
 "excerpt":"Before continuing, be sure you're familiar with the 
basic concepts of MOS transistors that will prepare you for the 
following information. The drain/source and substrate junctions in a MOS
 transistor are reverse biased during transistor operation.", 
"is_article":"1", "is_index":"0", "has_video":"0", 
"has_image":"1", "word_count":"1189", "lang":"en", 
"time_to_read":5, 
"top_image_url":"https://www.allaboutcircuits.com/uploads/thumbnails/MOS_transistor_leakage_current_featured1.jpg",
 "tags":{"chip-design":{"item_id":"3246223265", 
"tag":"chip-design"}, 
"semiconductors":{"item_id":"3246223265", 
"tag":"semiconductors"}}, 
"authors":{"146144133":{"item_id":"3246223265", 
"author_id":"146144133", "name":"Nirbindu Das", 
"url":"https://www.allaboutcircuits.com/author/nirbindu-das"}}, 
"image":{"item_id":"3246223265", 
"src":"https://www.allaboutcircuits.com/uploads/articles/MOS_transistor_leakage_current_band_to_band_tunneling_reverse_biase_pn_junction_MOS_transistor.jpg",
 "width":"0", "height":"0"}, 
"images":{"1":{"item_id":"3246223265", "image_id":"1", 
"src":"https://www.allaboutcircuits.com/uploads/articles/MOS_transistor_leakage_current_band_to_band_tunneling_reverse_biase_pn_junction_MOS_transistor.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"2":{"item_id":"3246223265", "image_id":"2", 
"src":"https://www.allaboutcircuits.com/uploads/articles/MOS_transistor_leakage_current_MOS_transistor_energy_band_diagrams_flat_band,_positive_gate_voltage,_and_negative_gate_voltage..jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"3":{"item_id":"3246223265", "image_id":"3", 
"src":"https://www.allaboutcircuits.com/uploads/articles/MOS_transistor_leakage_current_energy_band_diagram_Fowler-Nordheim_tunneling_and_direct_tunneling.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"4":{"item_id":"3246223265", "image_id":"4", 
"src":"https://www.allaboutcircuits.com/uploads/articles/MOS_transistor_leakage_current_energy_band_diagram_hot_carrier_injection_effect.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"5":{"item_id":"3246223265", "image_id":"5", 
"src":"https://www.allaboutcircuits.com/uploads/articles/MOS_transistor_leakage_current_thin_depletion_region_at_drain-substrate_interface_and_flow_of_GIDL_current.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}},
 "listen_duration_estimate":460}, 
"3238840707":{"item_id":"3238840707", 
"resolved_id":"3238840707", 
"given_url":"https://semiengineering.com/new-transistor-structures-at-3nm-2nm/",
 "given_title":"New Transistor Structures At 3nm/2nm", 
"favorite":"0", "status":"1", "time_added":"1611574703", 
"time_updated":"1613039250", "time_read":"1611583501", 
"time_favorited":"0", "sort_id":2, "resolved_title":"New 
Transistor Structures At 3nm/2nm", 
"resolved_url":"https://semiengineering.com/new-transistor-structures-at-3nm-2nm/",
 "excerpt":"Several foundries continue to develop new processes 
based on next-generation gate-all-around transistors, including more 
advanced high-mobility versions, but bringing these technologies into 
production is going to be difficult and expensive.", 
"is_article":"1", "is_index":"0", "has_video":"0", 
"has_image":"1", "word_count":"3364", "lang":"en", 
"time_to_read":15, 
"top_image_url":"https://semiengineering.com/wp-content/uploads/SiGe-Channels_IBM-paper.jpg",
 "tags":{"chip-design":{"item_id":"3238840707", 
"tag":"chip-design"}, 
"semiconductors":{"item_id":"3238840707", 
"tag":"semiconductors"}}, 
"authors":{"68454693":{"item_id":"3238840707", 
"author_id":"68454693", "name":"Mark LaPedus", 
"url":"https://semiengineering.com/author/mark-lapedus/"}}, 
"image":{"item_id":"3238840707", 
"src":"https://i1.wp.com/semiengineering.com/wp-content/uploads/Transistor1.png?resize=1506%2C434&amp;ssl=1",
 "width":"1506", "height":"434"}, 
"images":{"1":{"item_id":"3238840707", "image_id":"1", 
"src":"https://i1.wp.com/semiengineering.com/wp-content/uploads/Transistor1.png?resize=1506%2C434&amp;ssl=1",
 "width":"1506", "height":"434", "credit":"", 
"caption":""}}, "listen_duration_estimate":1302}, 
"509280898":{"item_id":"509280898", 
"resolved_id":"509280898", 
"given_url":"https://anysilicon.com/die-per-wafer-formula-free-calculators/",
 "given_title":"Die Per Wafer (free) Calculator", 
"favorite":"0", "status":"1", "time_added":"1610721548", 
"time_updated":"1613039250", "time_read":"1610731477", 
"time_favorited":"0", "sort_id":3, "resolved_title":"Die Per
 Wafer Formula and (free) Calculator", 
"resolved_url":"http://anysilicon.com/die-per-wafer-formula-free-calculators/",
 "excerpt":"Calculating the number of Dies Per Wafer (DPW) is a very
 simple and straight forward task. It’s actually based on basic high 
school mathematics which are related to circle area formula, remember 
Pi?", "is_article":"1", "is_index":"0", "has_video":"0", 
"has_image":"1", "word_count":"308", "lang":"", 
"top_image_url":"http://anysilicon.com/wp-content/uploads/2013/03/die-per-wafer.png",
 "tags":{"chip-design":{"item_id":"509280898", 
"tag":"chip-design"}, 
"semiconductors":{"item_id":"509280898", 
"tag":"semiconductors"}}, "image":{"item_id":"509280898", 
"src":"http://anysilicon.com/wp-content/uploads/2013/08/die-per-wafer-calculator.png",
 "width":"263", "height":"158"}, 
"images":{"1":{"item_id":"509280898", "image_id":"1", 
"src":"http://anysilicon.com/wp-content/uploads/2013/08/die-per-wafer-calculator.png",
 "width":"263", "height":"158", "credit":"", 
"caption":""}, "2":{"item_id":"509280898", 
"image_id":"2", 
"src":"http://anysilicon.com/wp-content/uploads/2013/03/die-per-wafer.png",
 "width":"306", "height":"349", "credit":"", 
"caption":""}, "3":{"item_id":"509280898", 
"image_id":"3", 
"src":"http://anysilicon.com/wp-content/uploads/2013/03/die-per-wafer-formula.png",
 "width":"351", "height":"101", "credit":"", 
"caption":""}}, "listen_duration_estimate":119}, 
"3230270967":{"item_id":"3230270967", 
"resolved_id":"3230270967", 
"given_url":"https://anysilicon.com/the-ultimate-guide-to-static-timing-analysis-sta/",
 "given_title":"The Ultimate Guide to Static Timing Analysis (STA)",
 "favorite":"0", "status":"1", "time_added":"1610721528", 
"time_updated":"1613039250", "time_read":"1610731416", 
"time_favorited":"0", "sort_id":4, "resolved_title":"The 
Ultimate Guide to Static Timing Analysis (STA)", 
"resolved_url":"https://anysilicon.com/the-ultimate-guide-to-static-timing-analysis-sta/",
 "excerpt":"Static Timing Analysis is defined as: a timing 
verification that ensures whether the various circuit timing are meeting
 the various timing requirements. One of the most important and 
challenging aspect in the ASIC/FPGA design flow is timing closure.", 
"is_article":"1", "is_index":"0", "has_video":"0", 
"has_image":"1", "word_count":"1369", "lang":"en", 
"time_to_read":6, 
"top_image_url":"https://anysilicon.com/wp-content/uploads/2021/01/static-timing-anaysis-overview-feature.png",
 "tags":{"chip-design":{"item_id":"3230270967", 
"tag":"chip-design"}, 
"semiconductors":{"item_id":"3230270967", 
"tag":"semiconductors"}}, "image":{"item_id":"3230270967", 
"src":"https://anysilicon.com/wp-content/uploads/2021/01/img_60015ad190dc4.png",
 "width":"210", "height":"186"}, 
"images":{"1":{"item_id":"3230270967", "image_id":"1", 
"src":"https://anysilicon.com/wp-content/uploads/2021/01/img_60015ad190dc4.png",
 "width":"210", "height":"186", "credit":"", 
"caption":""}}, "listen_duration_estimate":530}, 
"3230046212":{"item_id":"3230046212", 
"resolved_id":"3230046212", 
"given_url":"https://www.allaboutcircuits.com/technical-articles/learn-about-the-thermal-characterization-parameters/",
 "given_title":"Introduction to Thermal Characterization 
Parameters", "favorite":"0", "status":"1", 
"time_added":"1610701212", "time_updated":"1613039250", 
"time_read":"1610731398", "time_favorited":"0", "sort_id":5,
 "resolved_title":"Introduction to Thermal Characterization 
Parameters", 
"resolved_url":"https://www.allaboutcircuits.com/technical-articles/learn-about-the-thermal-characterization-parameters/",
 "excerpt":"In previous articles in this series, we looked at two 
important thermal performance metrics of an IC package, 
junction-to-thermal (or θJA) and junction-to-case (θJC) thermal 
resistances. We also discussed the test conditions for measuring θJA and
 how to design for θJC with a heat sink.", "is_article":"1", 
"is_index":"0", "has_video":"0", "has_image":"1", 
"word_count":"1146", "lang":"en", "time_to_read":5, 
"top_image_url":"https://www.allaboutcircuits.com/uploads/thumbnails/psi_jt_featured.png",
 "tags":{"chip-design":{"item_id":"3230046212", 
"tag":"chip-design"}, 
"semiconductors":{"item_id":"3230046212", 
"tag":"semiconductors"}, "thermal":{"item_id":"3230046212", 
"tag":"thermal"}}, 
"authors":{"63144872":{"item_id":"3230046212", 
"author_id":"63144872", "name":"Steve Arar", 
"url":"https://www.allaboutcircuits.com/author/steve-arar"}}, 
"image":{"item_id":"3230046212", 
"src":"https://www.allaboutcircuits.com/uploads/articles/learn-about-the-thermal-characterization-parameters-mahdi-aac-image1.jpg",
 "width":"0", "height":"0"}, 
"images":{"1":{"item_id":"3230046212", "image_id":"1", 
"src":"https://www.allaboutcircuits.com/uploads/articles/learn-about-the-thermal-characterization-parameters-mahdi-aac-image1.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"2":{"item_id":"3230046212", "image_id":"2", 
"src":"https://www.allaboutcircuits.com/uploads/articles/learn-about-the-thermal-characterization-parameters-mahdi-aac-image2.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}},
 "listen_duration_estimate":444}, 
"3229670747":{"item_id":"3229670747", 
"resolved_id":"3229670747", 
"given_url":"http://www.isine.com/resources/die-yield-calculator", 
"given_title":"Die Yield Calculator | iSine Analog, Digital &amp; 
Mixed Signal IC Solutions", "favorite":"0", "status":"1", 
"time_added":"1610662581", "time_updated":"1613039250", 
"time_read":"1610731382", "time_favorited":"0", "sort_id":6,
 "resolved_title":"Die Yield Calculator", 
"resolved_url":"http://www.isine.com/resources/die-yield-calculator",
 "excerpt":"Use this online calculator to figure out die yield using
 Murphy's model. You'll need to know the die size, wafer diameter, and 
defect density. iSine is your complete resource for ASIC design - from 
concept to manufacturing and testing.", "is_article":"1", 
"is_index":"0", "has_video":"0", "has_image":"1", 
"word_count":"111", "lang":"en", 
"tags":{"chip-design":{"item_id":"3229670747", 
"tag":"chip-design"}, 
"semiconductors":{"item_id":"3229670747", 
"tag":"semiconductors"}}, "image":{"item_id":"3229670747", 
"src":"http://www.isine.com/sites/default/files/wafer.jpg", 
"width":"0", "height":"0"}, 
"images":{"1":{"item_id":"3229670747", "image_id":"1", 
"src":"http://www.isine.com/sites/default/files/wafer.jpg", 
"width":"0", "height":"0", "credit":"", "caption":""}}, 
"listen_duration_estimate":43}, 
"3217181899":{"item_id":"3217181899", 
"resolved_id":"3217181899", 
"given_url":"https://www.allaboutcircuits.com/technical-articles/designing-with-a-heat-sink-for-junction-to-case-thermal-resistance/",
 "given_title":"Designing with a Heat Sink for Junction-to-Case 
Thermal Resistance", "favorite":"0", "status":"1", 
"time_added":"1609501610", "time_updated":"1613039250", 
"time_read":"1609624890", "time_favorited":"0", "sort_id":7,
 "resolved_title":"Designing with a Heat Sink for Junction-to-Case 
Thermal Resistance", 
"resolved_url":"https://www.allaboutcircuits.com/technical-articles/designing-with-a-heat-sink-for-junction-to-case-thermal-resistance/",
 "excerpt":"In the previous articles, we've discussed factors that 
affect the thermal performance of an IC package, including 
junction-to-ambient thermal resistance (θJA) (including optimal test 
conditions for θJA) and junction-to-case thermal resistance (θJC).", 
"is_article":"1", "is_index":"0", "has_video":"0", 
"has_image":"1", "word_count":"796", "lang":"en", 
"time_to_read":4, 
"top_image_url":"https://www.allaboutcircuits.com/uploads/thumbnails/Junction-to-Case_Thermal_Resistance_featured1_1.jpg",
 "tags":{"chip-design":{"item_id":"3217181899", 
"tag":"chip-design"}, 
"semiconductors":{"item_id":"3217181899", 
"tag":"semiconductors"}, "thermal":{"item_id":"3217181899", 
"tag":"thermal"}}, 
"authors":{"63144872":{"item_id":"3217181899", 
"author_id":"63144872", "name":"Steve Arar", 
"url":"https://www.allaboutcircuits.com/author/steve-arar"}}, 
"image":{"item_id":"3217181899", 
"src":"https://www.allaboutcircuits.com/uploads/articles/Junction-to-Case_Thermal_Resistance_thermal_circuit_model.jpg",
 "width":"0", "height":"0"}, 
"images":{"1":{"item_id":"3217181899", "image_id":"1", 
"src":"https://www.allaboutcircuits.com/uploads/articles/Junction-to-Case_Thermal_Resistance_thermal_circuit_model.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"2":{"item_id":"3217181899", "image_id":"2", 
"src":"https://www.allaboutcircuits.com/uploads/articles/Junction-to-Case_Thermal_Resistance_air_gap_vs_TIM.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"3":{"item_id":"3217181899", "image_id":"3", 
"src":"https://www.allaboutcircuits.com/uploads/articles/Junction-to-Case_Thermal_Resistance_Extruded_channel_style_heat_sink_featuring_serrated_fins.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}},
 "listen_duration_estimate":308}, 
"3216159223":{"item_id":"3216159223", 
"resolved_id":"3216159223", 
"given_url":"https://www.allaboutcircuits.com/technical-articles/junction-to-case-thermal-resistance-in-thermal-design/",
 "given_title":"Junction-to-Case Thermal Resistance in Thermal 
Design", "favorite":"0", "status":"1", 
"time_added":"1609414577", "time_updated":"1613039250", 
"time_read":"1609624897", "time_favorited":"0", "sort_id":8,
 "resolved_title":"Junction-to-Case Thermal Resistance in Thermal 
Design", 
"resolved_url":"https://www.allaboutcircuits.com/technical-articles/junction-to-case-thermal-resistance-in-thermal-design/",
 "excerpt":"The lifetime of a semiconductor device can reduce 
significantly when it is operated at temperatures above the rated 
values. Hence, the thermal performance should be carefully evaluated 
both at the device and system levels.", "is_article":"1", 
"is_index":"0", "has_video":"0", "has_image":"1", 
"word_count":"577", "lang":"en", "time_to_read":3, 
"top_image_url":"https://www.allaboutcircuits.com/uploads/thumbnails/Junction-to-Case_Thermal_Resistance_measuring_R-thetaJC_featured1.jpeg",
 "tags":{"chip-design":{"item_id":"3216159223", 
"tag":"chip-design"}, 
"semiconductors":{"item_id":"3216159223", 
"tag":"semiconductors"}, "thermal":{"item_id":"3216159223", 
"tag":"thermal"}}, 
"authors":{"63144872":{"item_id":"3216159223", 
"author_id":"63144872", "name":"Steve Arar", 
"url":"https://www.allaboutcircuits.com/author/steve-arar"}}, 
"image":{"item_id":"3216159223", 
"src":"https://www.allaboutcircuits.com/uploads/articles/Junction-to-Case_Thermal_Resistance_measuring_R-thetaJC.jpg",
 "width":"0", "height":"0"}, 
"images":{"1":{"item_id":"3216159223", "image_id":"1", 
"src":"https://www.allaboutcircuits.com/uploads/articles/Junction-to-Case_Thermal_Resistance_measuring_R-thetaJC.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"2":{"item_id":"3216159223", "image_id":"2", 
"src":"https://www.allaboutcircuits.com/uploads/articles/Junction-to-Ambient_Thermal_Resistance_of_an_IC_Package_heat_flow_directions_resize.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}},
 "listen_duration_estimate":223}, 
"3214445639":{"item_id":"3214445639", 
"resolved_id":"3214445639", 
"given_url":"https://www.electronicproducts.com/10-basic-advanced-ic-packaging-terms-to-know/#",
 "given_title":"10 basic advanced IC packaging terms to know", 
"favorite":"0", "status":"1", "time_added":"1609257243", 
"time_updated":"1613039250", "time_read":"1609257255", 
"time_favorited":"0", "sort_id":9, "resolved_title":"10 
basic advanced IC packaging terms to know", 
"resolved_url":"https://www.electronicproducts.com/10-basic-advanced-ic-packaging-terms-to-know/",
 "excerpt":"Advanced IC packaging is a prominent technology 
highlight of the “More than Moore” arena. At a time when chip scaling is
 becoming more difficult and expensive at each node, engineers are 
putting multiple chips in advanced packages as an alternative to chip 
scaling.", "is_article":"1", "is_index":"0", 
"has_video":"0", "has_image":"1", "word_count":"1432", 
"lang":"en", "time_to_read":7, 
"top_image_url":"https://www.electronicproducts.com/wp-content/uploads/Samsung-Through-silicon-via.jpg?fit=706%2C686",
 "tags":{"chip-design":{"item_id":"3214445639", 
"tag":"chip-design"}, "packaging":{"item_id":"3214445639", 
"tag":"packaging"}, 
"semiconductors":{"item_id":"3214445639", 
"tag":"semiconductors"}}, 
"authors":{"15594045":{"item_id":"3214445639", 
"author_id":"15594045", "name":"Majeed Ahmad", "url":""}}, 
"image":{"item_id":"3214445639", 
"src":"https://i0.wp.com/www.edn.com/wp-content/uploads/media-1307118-special-projects-logo-square.png?resize=110%2C110&amp;ssl=1",
 "width":"110", "height":"110"}, 
"images":{"1":{"item_id":"3214445639", "image_id":"1", 
"src":"https://i0.wp.com/www.edn.com/wp-content/uploads/media-1307118-special-projects-logo-square.png?resize=110%2C110&amp;ssl=1",
 "width":"110", "height":"110", "credit":"", 
"caption":""}, "2":{"item_id":"3214445639", 
"image_id":"2", 
"src":"https://www.electronicproducts.com/wp-content/uploads/Research-Gate-2.5D-package.png?w=714&amp;resize=696%2C191",
 "width":"696", "height":"191", "credit":"", 
"caption":"Here is a schematic of a 2.5D package. 
Image:&nbsp;Research Gate"}, "3":{"item_id":"3214445639", 
"image_id":"3", 
"src":"https://www.electronicproducts.com/wp-content/uploads/3D-package-Research-Gate.png?w=710&amp;resize=696%2C341",
 "width":"696", "height":"341", "credit":"", 
"caption":"This 3D package cross-section shows the use of Cu TSVs 
for vertical interconnection between Si chips. Image:&nbsp;Research 
Gate"}, "4":{"item_id":"3214445639", "image_id":"4", 
"src":"https://www.electronicproducts.com/wp-content/uploads/Cadence-chiplet-based-system.png?w=640&amp;resize=640%2C375",
 "width":"640", "height":"375", "credit":"", 
"caption":"A chiplet-based system is made of multiple chiplets on an
 interposer. Image:&nbsp;Cadence Design Systems"}, 
"5":{"item_id":"3214445639", "image_id":"5", 
"src":"https://www.electronicproducts.com/wp-content/uploads/Samtec-Fan-out-wafer-level-packaging.jpg?w=600&amp;resize=600%2C463",
 "width":"600", "height":"463", "credit":"", 
"caption":"In this example of FOWLP, the silicon flip chip is 
embedded into the glass substrate, and the RDL fans out over the chip to
 a through-glass via. Image:&nbsp;Samtec"}, 
"6":{"item_id":"3214445639", "image_id":"6", 
"src":"https://www.electronicproducts.com/wp-content/uploads/ASE-Group-Heterogeneous-integration.jpg?w=936&amp;resize=696%2C464",
 "width":"696", "height":"464", "credit":"", 
"caption":"These are some of the technology building blocks for 
heterogeneous integration. Image:&nbsp;ASE Group"}, 
"7":{"item_id":"3214445639", "image_id":"7", 
"src":"https://www.electronicproducts.com/wp-content/uploads/SK-Hynix-High-bandwidth-memory.png?w=800&amp;resize=696%2C438",
 "width":"696", "height":"438", "credit":"", 
"caption":"HBM-based packaging stacks memory dies on top of each 
other and connects them using TSVs to create more I/Os and bandwidth. 
Image:&nbsp;SK Hynix"}, "8":{"item_id":"3214445639", 
"image_id":"8", 
"src":"https://www.electronicproducts.com/wp-content/uploads/Yole-interposer.jpg?w=679&amp;resize=679%2C290",
 "width":"679", "height":"290", "credit":"", 
"caption":"This illustration shows a typical implementation of a 
system-partitioning interposer. Image:&nbsp;Yole Développement"}, 
"9":{"item_id":"3214445639", "image_id":"9", 
"src":"https://www.electronicproducts.com/wp-content/uploads/Fujitsu-redistribution-layer.jpg?w=600&amp;resize=600%2C230",
 "width":"600", "height":"230", "credit":"", 
"caption":"These diagrams show an integrated package using a 
redistribution layer. Image:&nbsp;Fujitsu"}, 
"10":{"item_id":"3214445639", "image_id":"10", 
"src":"https://www.electronicproducts.com/wp-content/uploads/Samsung-Through-silicon-via.jpg?w=706&amp;resize=696%2C676",
 "width":"696", "height":"676", "credit":"", 
"caption":"In TSV packaging, DRAM chips are ground down, pierced, 
and connected with electrodes. Image:&nbsp;Samsung Electronics"}, 
"11":{"item_id":"3214445639", "image_id":"11", 
"src":"https://www.eetimes.com/wp-content/uploads/hetero.png?w=150&amp;h=150&amp;crop=1",
 "width":"150", "height":"150", "credit":"", 
"caption":""}, "12":{"item_id":"3214445639", 
"image_id":"12", 
"src":"https://www.eetimes.com/wp-content/uploads/Mahajan.png?w=150&amp;h=150&amp;crop=1",
 "width":"150", "height":"150", "credit":"", 
"caption":""}, "13":{"item_id":"3214445639", 
"image_id":"13", 
"src":"https://www.eetimes.com/wp-content/uploads/Quinnell.png?w=150&amp;h=150&amp;crop=1",
 "width":"150", "height":"150", "credit":"", 
"caption":""}, "14":{"item_id":"3214445639", 
"image_id":"14", 
"src":"https://i1.wp.com/www.eetimes.com/wp-content/uploads/Felton.png?resize=150%2C150&amp;ssl=1",
 "width":"150", "height":"150", "credit":"", 
"caption":""}, "15":{"item_id":"3214445639", 
"image_id":"15", 
"src":"https://i0.wp.com/www.eetimes.com/wp-content/uploads/Raychowdhury-Arijit-2020-Georgia-Tech.jpg?resize=150%2C150&amp;ssl=1",
 "width":"150", "height":"150", "credit":"", 
"caption":""}, "16":{"item_id":"3214445639", 
"image_id":"16", 
"src":"https://www.eetimes.com/wp-content/uploads/IC_pack_glossary.png?w=150&amp;h=150&amp;crop=1",
 "width":"150", "height":"150", "credit":"", 
"caption":""}}, "listen_duration_estimate":554}, 
"3212967663":{"item_id":"3212967663", 
"resolved_id":"3212967663", 
"given_url":"https://www.allaboutcircuits.com/technical-articles/junction-to-ambient-thermal-resistance-ic-package-thermal-performance/",
 "given_title":"How Junction-to-Ambient Thermal Resistance of an IC 
Package Affects Thermal", "favorite":"0", "status":"1", 
"time_added":"1609090526", "time_updated":"1613039250", 
"time_read":"1609092576", "time_favorited":"0", 
"sort_id":10, "resolved_title":"How Junction-to-Ambient Thermal 
Resistance of an IC Package Affects Thermal Performance", 
"resolved_url":"https://www.allaboutcircuits.com/technical-articles/junction-to-ambient-thermal-resistance-ic-package-thermal-performance/",
 "excerpt":"Thermal performance of an IC (integrated circuit) 
package can be specified by several different parameters such as θJA, 
θJB, θJC, ΨJT, and ΨJB. A deeper understanding of these parameters can 
help us have a more accurate estimation of the thermal performance of 
our product.", "is_article":"1", "is_index":"0", 
"has_video":"0", "has_image":"1", "word_count":"640", 
"lang":"en", "time_to_read":3, 
"top_image_url":"https://www.allaboutcircuits.com/uploads/thumbnails/Junction-to-Ambient_Thermal_Resistance_of_an_IC_Package_featured.jpg",
 "tags":{"chip-design":{"item_id":"3212967663", 
"tag":"chip-design"}, 
"semiconductors":{"item_id":"3212967663", 
"tag":"semiconductors"}, "thermal":{"item_id":"3212967663", 
"tag":"thermal"}}, 
"authors":{"63144872":{"item_id":"3212967663", 
"author_id":"63144872", "name":"Steve Arar", 
"url":"https://www.allaboutcircuits.com/author/steve-arar"}}, 
"image":{"item_id":"3212967663", 
"src":"https://www.allaboutcircuits.com/uploads/articles/Junction-to-Ambient_Thermal_Resistance_of_an_IC_Package_heat_flow_directions_resize.jpg",
 "width":"0", "height":"0"}, 
"images":{"1":{"item_id":"3212967663", "image_id":"1", 
"src":"https://www.allaboutcircuits.com/uploads/articles/Junction-to-Ambient_Thermal_Resistance_of_an_IC_Package_heat_flow_directions_resize.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"2":{"item_id":"3212967663", "image_id":"2", 
"src":"https://www.allaboutcircuits.com/uploads/articles/Junction-to-Ambient_Thermal_Resistance_of_an_IC_Package_1s_vs_2s2p_PCB.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}},
 "listen_duration_estimate":248}, 
"3189336090":{"item_id":"3189336090", 
"resolved_id":"3175798288", 
"given_url":"https://www.allaboutcircuits.com/technical-articles/transistor-sizing-vlsi-design-linear-delay-model/?utm_source=All+About+Circuits+Members&amp;utm_campaign=eb75182b07-EMAIL_CAMPAIGN_2020_11_30_12_50&amp;utm_medium=email&amp;utm_term=0_2565529c4b-eb75182b07-271151637",
 "given_title":"Transistor Sizing in VLSI Design Using the Linear 
Delay Model - Technical A", "favorite":"0", "status":"1", 
"time_added":"1606849020", "time_updated":"1613039250", 
"time_read":"1608290504", "time_favorited":"0", 
"sort_id":11, "resolved_title":"Transistor Sizing in VLSI Design
 Using the Linear Delay Model", 
"resolved_url":"https://www.allaboutcircuits.com/technical-articles/transistor-sizing-vlsi-design-linear-delay-model/",
 "excerpt":"In this continuation of our series on transistor sizing 
in VLSI, we'll go over the third and final model in our series, the 
linear delay model. Be sure to check out the previous articles if you'd 
like to learn about the linear-RC delay model and the popular Elmore 
delay model.", "is_article":"1", "is_index":"0", 
"has_video":"0", "has_image":"1", "word_count":"1050", 
"lang":"en", "time_to_read":5, 
"top_image_url":"https://www.allaboutcircuits.com/uploads/thumbnails/Linear_delay_model_featured.jpg",
 "tags":{"chip-design":{"item_id":"3189336090", 
"tag":"chip-design"}, 
"semiconductors":{"item_id":"3189336090", 
"tag":"semiconductors"}}, 
"authors":{"142552985":{"item_id":"3189336090", 
"author_id":"142552985", "name":"Tosin Jemilehin", 
"url":"https://www.allaboutcircuits.com/author/tosinjemilehin"}}, 
"image":{"item_id":"3189336090", 
"src":"https://www.allaboutcircuits.com/uploads/articles/linear-delay-model-tj-aac-image1.jpg",
 "width":"0", "height":"0"}, 
"images":{"1":{"item_id":"3189336090", "image_id":"1", 
"src":"https://www.allaboutcircuits.com/uploads/articles/linear-delay-model-tj-aac-image1.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"2":{"item_id":"3189336090", "image_id":"2", 
"src":"https://www.allaboutcircuits.com/uploads/articles/linear-delay-model-tj-aac-image2.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"3":{"item_id":"3189336090", "image_id":"3", 
"src":"https://www.allaboutcircuits.com/uploads/articles/linear-delay-model-tj-aac-image3.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"4":{"item_id":"3189336090", "image_id":"4", 
"src":"https://www.allaboutcircuits.com/uploads/articles/linear-delay-model-tj-aac-table1.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"5":{"item_id":"3189336090", "image_id":"5", 
"src":"https://www.allaboutcircuits.com/uploads/articles/linear-delay-model-tj-aac-image4.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"6":{"item_id":"3189336090", "image_id":"6", 
"src":"https://www.allaboutcircuits.com/uploads/articles/linear-delay-model-tj-aac-image5.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"7":{"item_id":"3189336090", "image_id":"7", 
"src":"https://www.allaboutcircuits.com/uploads/articles/linear-delay-model-tj-aac-image6.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}},
 "listen_duration_estimate":406}, 
"3177961402":{"item_id":"3177961402", 
"resolved_id":"3177961402", 
"given_url":"https://blog.lamresearch.com/finfets-give-way-to-gate-all-around/",
 "given_title":"FinFETs Give Way to Gate-All-Around | Lam Research",
 "favorite":"0", "status":"1", "time_added":"1605796171", 
"time_updated":"1613039250", "time_read":"1605796194", 
"time_favorited":"0", "sort_id":12, 
"resolved_title":"FinFETs Give Way to Gate-All-Around", 
"resolved_url":"https://blog.lamresearch.com/finfets-give-way-to-gate-all-around/",
 "excerpt":"When they were first commercialized at the 22 nm node, 
finFETs represented a revolutionary change to the way we build 
transistors, the tiny switches in the “brains” of a chip.", 
"is_article":"1", "is_index":"0", "has_video":"0", 
"has_image":"1", "word_count":"637", "lang":"en", 
"time_to_read":3, 
"top_image_url":"https://blog.lamresearch.com/wp-content/uploads/2020/10/Lam_GAA_10.26.20_sq.jpg",
 "tags":{"chip-design":{"item_id":"3177961402", 
"tag":"chip-design"}, 
"semiconductors":{"item_id":"3177961402", 
"tag":"semiconductors"}}, 
"authors":{"119785532":{"item_id":"3177961402", 
"author_id":"119785532", "name":"Nerissa Draeger", 
"url":""}}, "image":{"item_id":"3177961402", 
"src":"https://blog.lamresearch.com/wp-content/uploads/2020/10/Lam_GAA_InArticle1_10.26.20.jpg",
 "width":"950", "height":"200"}, 
"images":{"1":{"item_id":"3177961402", "image_id":"1", 
"src":"https://blog.lamresearch.com/wp-content/uploads/2020/10/Lam_GAA_InArticle1_10.26.20.jpg",
 "width":"950", "height":"200", "credit":"", 
"caption":""}, "2":{"item_id":"3177961402", 
"image_id":"2", 
"src":"https://blog.lamresearch.com/wp-content/uploads/2020/10/Lam_GAA_InArticle2_10.26.20.jpg",
 "width":"950", "height":"234", "credit":"", 
"caption":""}, "3":{"item_id":"3177961402", 
"image_id":"3", 
"src":"https://blog.lamresearch.com/wp-content/uploads/2020/10/Lam_GAA_InArticle3_10.26.20.jpg",
 "width":"950", "height":"222", "credit":"", 
"caption":""}}, "listen_duration_estimate":247}, 
"3171089139":{"item_id":"3171089139", 
"resolved_id":"3171089139", 
"given_url":"https://www.allaboutcircuits.com/technical-articles/elmore-delay-model-transistor-sizing-vlsi-design/",
 "given_title":"The Elmore Delay Model in VLSI Design", 
"favorite":"0", "status":"1", "time_added":"1605180646", 
"time_updated":"1613039250", "time_read":"1605181473", 
"time_favorited":"0", "sort_id":13, "resolved_title":"The 
Elmore Delay Model in VLSI Design", 
"resolved_url":"https://www.allaboutcircuits.com/technical-articles/elmore-delay-model-transistor-sizing-vlsi-design/",
 "excerpt":"In the last article, we discussed transistor sizing in 
VLSI design using the linear-RC delay model. We concluded that article 
by noting academics who argue this model is not the most accurate. A 
more accurate model is the Elmore delay model, which we will discuss 
here.", "is_article":"1", "is_index":"0", "has_video":"0", 
"has_image":"1", "word_count":"869", "lang":"en", 
"time_to_read":4, 
"top_image_url":"https://www.allaboutcircuits.com/uploads/thumbnails/Elmore_delay_featured.jpg",
 "tags":{"chip-design":{"item_id":"3171089139", 
"tag":"chip-design"}, 
"semiconductors":{"item_id":"3171089139", 
"tag":"semiconductors"}}, 
"authors":{"142552985":{"item_id":"3171089139", 
"author_id":"142552985", "name":"Tosin Jemilehin", 
"url":"https://www.allaboutcircuits.com/author/tosinjemilehin"}}, 
"image":{"item_id":"3171089139", 
"src":"https://www.allaboutcircuits.com/uploads/articles/elmore-delay-TJ-aac-image1.jpg",
 "width":"0", "height":"0"}, 
"images":{"1":{"item_id":"3171089139", "image_id":"1", 
"src":"https://www.allaboutcircuits.com/uploads/articles/elmore-delay-TJ-aac-image1.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"2":{"item_id":"3171089139", "image_id":"2", 
"src":"https://www.allaboutcircuits.com/uploads/articles/elmore-delay-TJ-aac-image2.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"3":{"item_id":"3171089139", "image_id":"3", 
"src":"https://www.allaboutcircuits.com/uploads/articles/elmore-delay-TJ-aac-image3.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}, 
"4":{"item_id":"3171089139", "image_id":"4", 
"src":"https://www.allaboutcircuits.com/uploads/articles/elmore-delay-TJ-aac-image4.jpg",
 "width":"0", "height":"0", "credit":"", "caption":""}},
 "listen_duration_estimate":336}}, "error":nil, 
"search_meta":{"search_type":"normal"}, "since":1624315413}