-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Mon May  5 00:14:47 2025
-- Host        : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/CNN/OV5640_DDR3_HDMI_UDP_gray___/project/project_1.srcs/sources_1/ip/weight1_bram_4/weight1_bram_4_sim_netlist.vhdl
-- Design      : weight1_bram_4
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tfgg484-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weight1_bram_4_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of weight1_bram_4_bindec : entity is "bindec";
end weight1_bram_4_bindec;

architecture STRUCTURE of weight1_bram_4_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      O => ena_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weight1_bram_4_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[14]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[14]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[14]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of weight1_bram_4_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end weight1_bram_4_blk_mem_gen_mux;

architecture STRUCTURE of weight1_bram_4_blk_mem_gen_mux is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\ : label is "soft_lutpair0";
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(3),
      I1 => \douta[14]\(3),
      I2 => \douta[14]_0\(3),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \douta[14]_1\(3),
      O => douta(3)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(4),
      I1 => \douta[14]\(4),
      I2 => \douta[14]_0\(4),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \douta[14]_1\(4),
      O => douta(4)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(5),
      I1 => \douta[14]\(5),
      I2 => \douta[14]_0\(5),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \douta[14]_1\(5),
      O => douta(5)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(6),
      I1 => \douta[14]\(6),
      I2 => \douta[14]_0\(6),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \douta[14]_1\(6),
      O => douta(6)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(7),
      I1 => \douta[14]\(7),
      I2 => \douta[14]_0\(7),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \douta[14]_1\(7),
      O => douta(7)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => \douta[15]\(0),
      I2 => \douta[15]_0\(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \douta[15]_1\(0),
      O => douta(8)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[14]\(0),
      I2 => \douta[14]_0\(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \douta[14]_1\(0),
      O => douta(0)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[14]\(1),
      I2 => \douta[14]_0\(1),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \douta[14]_1\(1),
      O => douta(1)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(2),
      I1 => \douta[14]\(2),
      I2 => \douta[14]_0\(2),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \douta[14]_1\(2),
      O => douta(2)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe(0),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(1),
      I1 => ena,
      I2 => sel_pipe(1),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\,
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weight1_bram_4_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of weight1_bram_4_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end weight1_bram_4_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of weight1_bram_4_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"43EEBFD9175097B2E6B8A8AD92832F3345D2C5845C670EE8B4FC6E4096881678",
      INIT_01 => X"ED9683CA2ADE2F69C1078C96DF2BDB3D9796D0DCF685F40455192FD2273C5EF3",
      INIT_02 => X"9FBA64DDF3FCC62C2A6740847D3E4B8B214E4453BA1E013D97024D1A86BC2A7C",
      INIT_03 => X"3B297C84765388C8FC86B6711CC01AE52A62DFE2DCBE70BEB42ADECEDD3AE1F0",
      INIT_04 => X"04BF602E1D3CFA6C356BF9EF1FA9F57D7C4F8E3356A135E62BB266E110035BB2",
      INIT_05 => X"7943C1C2209FD9DDBB981BE7FCB27CC8B326ED5C365B2E44A0F4C8A418A47111",
      INIT_06 => X"B0AEAF6A5D5B54CFDE2A54E13EC74CD725612B7C0BBE030B8A4F2F1768201890",
      INIT_07 => X"35DE607652AC68C670FB50A5F18A706DD260445EE60AD91048125E06024D1AF2",
      INIT_08 => X"4687C49FD4236DDF6394BBE54B6014D7FF5FB21B46879E33655684320594A94B",
      INIT_09 => X"6C2F29EC6BCD08F6B0178C0E19C2FF4BEA461C8DB9A5B0188DCC5EC365DA38A1",
      INIT_0A => X"CDA9D3AAFE29F2D660CDA2C82D9B738EF5D4B3BE2376CE317BB407A45CF39A57",
      INIT_0B => X"BD34040D05B519E3DEA631CC4FACCA93F0621F3ACAB1737D1CF862993C7292C1",
      INIT_0C => X"2177802E4E006AD039949D4A283CE9AD1D7CD60B9890254981DF40BE019AD0F6",
      INIT_0D => X"D7BD3092108BBD82BE17AD623CDA88A8D4A6FD87FFB1FA72A712412C3824F434",
      INIT_0E => X"D6A390E7B502873160BB37AD0309E2920C7440FDD1A6D5B1E7784429B4E13EE5",
      INIT_0F => X"0E3553B286290EE257224D63142821762DC59A6273FD6C75FA5AED0C6533A1D1",
      INIT_10 => X"71F96DE01352025467D3DB6B996DD61F08389CEF5BB76EAB6D821027CFA3B8D4",
      INIT_11 => X"65E648A14FB0FAF393178114F4D772520D39F80153522CDE85E72909C3649673",
      INIT_12 => X"80FE6D263EE5E148A17227D070C047D0BF043ED22E1194B350AF95DFEA0DE50E",
      INIT_13 => X"72E1393E789716FD977EB6F62062B8622467A1F9023F0B4282EFCD7ADF0732B9",
      INIT_14 => X"C601565FFBBFF6B32F7558F8CA9C1AA9B415A62E6EBE5029EB410ECDFE1BD329",
      INIT_15 => X"A9116F2993772FF05DA243971902FCC9153119616173898DD84B665A6742ACBF",
      INIT_16 => X"EB98503473E00BCB656E65268F962C66893FA07CEE6C3157C7AE684330C56BEE",
      INIT_17 => X"120CD53A07CE3F4020231E1EF1439EB1172AC972438495840EF27C8E07206E90",
      INIT_18 => X"9D9374866C7A867B5557EDE662F8CF09E599AD03CF4F75D2969BBEB1E3F3E2E6",
      INIT_19 => X"2036853E9647740ABBFFA1A04380B57C3348933F13957D92ED3795210F651439",
      INIT_1A => X"8C0619852902252159CEB0F71782B09E499DF1E1BC3BDCEA6FA791E254647827",
      INIT_1B => X"A06C44A66E660F83165058B84D210D11939E923658C0598492AFB19F0B8B2AD9",
      INIT_1C => X"EEF11D006B19B6909498DF9526EA8FE1579A2E8176F71C14B37959277EC74C52",
      INIT_1D => X"91FD6E5F1BF3CFB29D9074FBC6F5A8BAEE7F254F4BE3AC6D15C8BCBF4D41191E",
      INIT_1E => X"4CE73FE856B57DCD00A172DC1C68E245EFCAF83FBA02F1C25B861E6AB089A67D",
      INIT_1F => X"7F735526D407816EF12C84777A168BA4EB3FDFCE9FDD387B7311C19BDCA33E43",
      INIT_20 => X"92508C6AD0594A8818CF289D0F95AC9E11DD14E6794D20CBE71F4E4821F9F163",
      INIT_21 => X"C45403A5085912A766479AAA3A940C818B8FC0E8ED1EE4D83BD7A8781E6FBCA1",
      INIT_22 => X"08DD1CBEFFDA89C9B68E6ADA83EF6C6E551A9A7CEED65D4B38D8C0BFCDBC526B",
      INIT_23 => X"8DB39D976825E73D863ABEF617CD261F7B6A256687EA86D5444E683039437FD3",
      INIT_24 => X"D712E93BB10B013FA1DA9801AC9D6DE611AF88076A369FF10A4661032C6C7C6A",
      INIT_25 => X"0B678115200FAD58376BE32CCEA117372F9CE61C1697AF79D70A8DDD3287297D",
      INIT_26 => X"1FAC6974C40696DAB03D269D44DDB6CCF21105E765B62B7AD82B44D30A5F9A3F",
      INIT_27 => X"EDC600994645778A97B66401709549FFD4C4B29D8100209AAA3D016FDFA7D7DC",
      INIT_28 => X"F8C9B3FEF7A41C999A71F64F6AF97B9D571A063C30E4B50012179E3F1ACBD55E",
      INIT_29 => X"0CFFDBC1043C938BE02D5F8B46E61FC8E29866AAA1A498F46BC4BBEE7FFBF4E7",
      INIT_2A => X"1B61E80BC7AB93EB5D805A5C2E9F0885B29CB42345E208D02892C9044D98335D",
      INIT_2B => X"16CCB3BD22C203E7D083292164F5FF46E8B9156BA9B3722AA495AE1303958BD4",
      INIT_2C => X"03C7F7D36D64EDDA2043F07824596EC1798145D8160B2EEC06CC109ADB0ED865",
      INIT_2D => X"CBDA832C6BBCA8F7C94FD69595C78A42C60F7E6676400080A31ACF665099316E",
      INIT_2E => X"A00C2388EFA1D480951875A3202306248D30B811F8BBFF9215B754713AC48ABF",
      INIT_2F => X"D4D47E85E5F61AC92DCBD697D5CCC4BB23CE5097801F40B0DD928B7E16B57572",
      INIT_30 => X"9E531B22E09049AAE687E5070E304E5990AB550D5BE85274893D3E9EFBEF53F9",
      INIT_31 => X"388144998BD807F8DE62EB7DD6AF4933FDB8F4F10215FC8BFF582C02B9417CDA",
      INIT_32 => X"0E6F82F2C272BB8B37FA651EA9FA47532FFA4AB467367F285F1F68FA86D5F51C",
      INIT_33 => X"F4AD9D6037B28D35B2A49CAA0A67FC6DA5EAC61E455E649B2BC41EAD8FD81F5B",
      INIT_34 => X"28F04150FD09BFC98F897D62B9B0ACB130B21B5691676B9B85E32E6C3ECEDF5A",
      INIT_35 => X"5AF134F86EF9F2DC3FC8C5644659D18DC39D0423BA0DC9022387A76EED4436A4",
      INIT_36 => X"FE37458418014A32FC2AB0D35B049362F208D75CFFC609B0AF906AEC14110BC1",
      INIT_37 => X"6FB63FCF2AC98E9C3396692E294E39DAEE6DA552CFFE3B34D92C330DC8163FD4",
      INIT_38 => X"D8DF1D8F3343D3C1AED723FF634697A2A9537C525FF2C21C1A0A09A9AB8FD16E",
      INIT_39 => X"AF8D816B7E05467D78B24A0AF14CECB885B1F3FE69CC0966AD67F0C8A18758F6",
      INIT_3A => X"40217BB5CB347BE1AE35821AE48282F6BD203154F1C98B541EFAA60EBC29ECD2",
      INIT_3B => X"F6A57DB9D502CFF4ED4F29028BBD17A12F2B404D2E2DB95383D1E92D227A378B",
      INIT_3C => X"3B2FD33BF291A8C4ED6C3CA51B7D60D435989805B7E5196FC72C27CBE3075A6B",
      INIT_3D => X"000000000000000000000000000000000000000000071ECD2EC6F81322066C4F",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 1) => B"000000000000000",
      DIADI(0) => dina(0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => douta(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CDE93AAE077502AF4E83E7C3FC1D6B55C197B704A9B35E0FAAEDB4D28057F65B",
      INIT_01 => X"DC0D0A07C41C8C04F9118E15C6B876DD485BBFC2B69D112A131230155266DF46",
      INIT_02 => X"4670C1D6EFFC159CA31345610DBF936A9BF71E30F15B9FB81468531CF96DABA0",
      INIT_03 => X"32B104C93790B41367C97A61F0F8F0EE4C7D5F98412C582E671D0EAE768497FA",
      INIT_04 => X"0E4A28D37F572406B70354C6937EFDDDFEEE5A7AB3EB4855505C5BEAE488F2F8",
      INIT_05 => X"F10CE3D526D677EE5F4B636424022B88EC730E5E6166AD606FDF638CCC2C3CF5",
      INIT_06 => X"6CC762AE8A80D111C41D90FAFCF7E35132620A8AB4BF930F47E3C5449EA2CE16",
      INIT_07 => X"07EC20CC575DF8C6EAE111998E2F6411108C69541C5A84362CFF3137B68E5A96",
      INIT_08 => X"57F2929BD870CAC43C9C02B9A787102FA2400CAE21BFB2E78A1D553B1CE5D8B4",
      INIT_09 => X"47D9A01F973CFC18BCFE58AA793807FB79B36B1F48411B63EC09ACA667F7298B",
      INIT_0A => X"397FD5D013A9D19B543E4507C929CA52BDECC8EC8F6037E071562D6D41E45AC2",
      INIT_0B => X"671820184CAB5F5E44B209F8EE39F409232CCFE279C7136AA98311CD92752F86",
      INIT_0C => X"B257C54367B585E66B700BB31758AFA012F3C00EFC55E311905163374ECA43BA",
      INIT_0D => X"B354EA13C839C764B97DA38320A076C2402154DDABC72F9DDB93C64BA8B91CF5",
      INIT_0E => X"A93F595E2486A67837E572CB2E10752F0EBB4AA6EEBE6ECF2338975C7B0248FA",
      INIT_0F => X"67EFD5EC64BE63BBA9765CA71782FB1955C95075084DC55042FF326305C59188",
      INIT_10 => X"AA81E954EBB5DB37DC2CE2D69D5C1C95CAB9B5650CF1C126B752AF4D68133CD6",
      INIT_11 => X"14D916A434A6BC58F6620E8B121DCCFFABC0FAE69498A9B21C32B796C813CDC7",
      INIT_12 => X"E992E64DD3D66775EBB7273189576D45330DE80734975D9DA2FF5B2EF97FA506",
      INIT_13 => X"2FF2487BC9999BF8260ADFAA9EB0B5882434B3B41DEE6107712741CB7DF5AAF9",
      INIT_14 => X"BB088B1777A227E741EDA191F9CBDEBAF91CDB6CA1D4833964A1B8BB6C4CF822",
      INIT_15 => X"FF4E6200E483C303D0E88006D33B779F643F47B1C70353D0590E3206877FB250",
      INIT_16 => X"779497A9A3C0C59EAE976C83540CC93C00A139EAE51602FE27EF4401262AA219",
      INIT_17 => X"FA2A7746F33376BF12CEA2D99582068763908851FEBD710221B9C9147BA0FD04",
      INIT_18 => X"ACFB608BBDE7B25258E28B6F200539B7C6426382307706275DA484844BC8EAF0",
      INIT_19 => X"A51E471AF33223AC6AE924E0A836BF8DBB56B5CA232B25BD822A2E3199F82BF1",
      INIT_1A => X"82A00E64064C3F2CFE680FCD85CF19BC7B29F041BDA88964E380C19FDCC24F1A",
      INIT_1B => X"323F0E7B2B6A88148DD5395C4A312683A5D1935675E639D6DB53716A7FBF5883",
      INIT_1C => X"32E9A69E1DA0E2FCE788364AA84227E652F2E60A7CD7A06DF81AB68DA5A92770",
      INIT_1D => X"D0039E1CD4739A3C28A2B22B8A0F814ECFF305BBD16D3911EF88CD53489A27D6",
      INIT_1E => X"32A1FAB17FFDC2908B5A3D0C1384BEF6149CB9918CB4528BAF1B7F01FA6DEAD1",
      INIT_1F => X"3133803F1001EE665F043FB1B22350B6F8DB305CD5028F44B7418F097342DC7F",
      INIT_20 => X"7BF7F51B94740D4CAF3CD589887B48F1C86159A4F91963EC6A3DA7199712B59E",
      INIT_21 => X"D1B105AEE801E361AEB77FA58AA042F7B152DDD8B09BDE70CB26F9A6E80C4022",
      INIT_22 => X"54E90962C1FB8170132105716BDB209768BBD0770112543EA7789F42C0CC7014",
      INIT_23 => X"27DB6D26FC1528109A5F6B8770DC4BB8B25F8585F1D9C57EAC75508A81E5EDF9",
      INIT_24 => X"FC124BF9C189C7E270CFCAB6EE7A0C2B5D032556DD335928EB6DC667E6B3F6A1",
      INIT_25 => X"103F6C51C04EA3F0FCDB5F40A44248304EC3683C1374ABACED5DBBAAC192A3E7",
      INIT_26 => X"D04BB41D0F9C8E5CC775582B69479FF8765C9E7BF2B339EB9A95DA3490137A7A",
      INIT_27 => X"5439877C8DD4874DDD180E83B784CD3057602198FE1140C1B9F4D0C5E0C49C1F",
      INIT_28 => X"DF5E5B2EDEDFD3CD820DA563A36A232B8652CF00324C329D3E73A98BEAD26604",
      INIT_29 => X"EF855A1EE9F178B4F2A2358909520567BC14976D6D35DD3E3162F5574559DBB6",
      INIT_2A => X"FCC5DCE900D11ED2A1B1BCF11A56533F5869C92E3CEBDE818A6F1557F3301444",
      INIT_2B => X"D6EAAE8E5D4292BE636F2C9DF5B0B7ED5A6A8A35F935EF0D7D4594759242BC54",
      INIT_2C => X"2C673E183CF9EBB3CE9822C79B5A1477695AB7DF9DE43359655EF36E9E54D25C",
      INIT_2D => X"F1E3EADF72209CCFA2C3E68904BCA0D607F58DD202100A23A5E5C7635656029F",
      INIT_2E => X"0EC23337282C9AF1623EE242B253D839630450BF432B78C78C244435FF8E2CDB",
      INIT_2F => X"2F89B4E9CDCB5374399AE53DCC2BDA9AF72F3A25A1CC7203CE903C25472C77EA",
      INIT_30 => X"201B504C2F11EC0135B289AEA00C6A71F4F899625687A5537C437BBDAC8CD92C",
      INIT_31 => X"06E38831DE20BD22B7F4801FC268C3C062AABF5BAF27D1DAE6204AF14882D9BD",
      INIT_32 => X"2C960DBA1CB160FAB5F9D6D0F7BE783B114FA6E5AC2E7CB8773C17522B3FD76E",
      INIT_33 => X"8120914F0F67D65C11A3EDFF522F2B0CCD03E37A780CDC6C5A34297D2C17B788",
      INIT_34 => X"0EE5A29267B2403AF7C8A07D4B53562E385793CA47E8CDBBD7BDEF5F28B53CD6",
      INIT_35 => X"4424E978CB3BBE64AB489E12542BB27DEA4024CD16752751A288E4DE5996A50A",
      INIT_36 => X"A85025C68AB0F2938C9FBE492BD782D8F8C0B95AF477850FECD72C4F03623EA8",
      INIT_37 => X"4CC864F8F3D4837F6DEA56E8F67639D40A7775FADAB982DCE3E63E123CA4D940",
      INIT_38 => X"DA307B6CBFDFB9CB8A3E495F6B99734D173E65BC228824F9EFA35C1A73760638",
      INIT_39 => X"C1E2DBAF3FCDDB1C8FA9D6C080D0AA39C58D88889A8CB36275DFA5A8195EDCC9",
      INIT_3A => X"73CDC7A11434A8931FDCC0D524AD674AAF2FB8E92400E0FC4C57A6E02545327D",
      INIT_3B => X"3269475556CC7A7978E5D66329D95689C6361A247F5EB2C4DCDAB5F727EFB56F",
      INIT_3C => X"9C2B74C9FBEB6835CE26FE63930C4A68A3EE865CEBCC585B50CF7F56C4F8D817",
      INIT_3D => X"5FE0325A6DD6D0AEC2C829762FB337027895D964CC5E6FC1188F885AECE1B591",
      INIT_3E => X"CB6464E03EE939324575BC477BBC6B4F891D18839A2AA485F3C410CE34171E20",
      INIT_3F => X"BE3514666079A1B5CB6F044FFFA6E3A2FC065F23B48FC8D97632E687DCACC9ED",
      INIT_40 => X"469B50D7A71E4B1A83ABB429214398B5D513AA2FF9ECE3A7FBAB027BB7CDC936",
      INIT_41 => X"C38B5D671F2669144184F1A018DBF5E59CE0C8A19A8281DF3155A8CB04F4CAE5",
      INIT_42 => X"B281001EC6F79557CE3290C60F15D542658DD0764EEAFD0D22D093144D4BC7BE",
      INIT_43 => X"1F1B11E8FE861E8FB39BE24E082842C3EE803ED193F11DBA59360E54FBD5A470",
      INIT_44 => X"8D8EB0A094192EF4B49FBE6A6F6F464DEE4BE2CEB5490D423C44ADA017987F8E",
      INIT_45 => X"C69C8066733D58BBBE3AE984D5A24240DA58C8E36D05E501B9FE2C1F86895864",
      INIT_46 => X"C44FD0B230AD28D9D1D914CCDB34077CA02F06CFEE21436C2E23254066F7A4A2",
      INIT_47 => X"85B8417F0BB942406E559A8FC5705D40697436622C7FFBEE93DAD7B5367897DB",
      INIT_48 => X"1299D0CAC913097F331C08E9E6567D992C8C86805AD9444D1AB603F29E1C2ACB",
      INIT_49 => X"8821650435EA60AF1C7AD70EF2C942D94B52B4CAFA835B0794E2D923E9A0C238",
      INIT_4A => X"5429CFF00204C5559915B950C3B7F9538C3FD819DDADFAF94E44B00F2A7242C9",
      INIT_4B => X"23FC31765349465D0ECF98C3F8A618BA57C5A4B45272CF01819D858A57A30CF9",
      INIT_4C => X"923225A5D9C9BCF4B758D18D87FDF1AC1A214CA87EB1BA5AA238F144A47A620A",
      INIT_4D => X"651614D30E1FDC7275B335C46BCF3028FEEB9FB57F015C8E928C6491AC1A097D",
      INIT_4E => X"2C271E7F374FBD7B9A5ED08B8C1B2DAA5891A127FBED666FDA193D0D691130AA",
      INIT_4F => X"6034EF9FFF5BB6AEE66AB30C1B742490B823E2B5DE7E3E1767A2151D4ACBFEA7",
      INIT_50 => X"46EF2F05F36E21904654DB2C1106C2FF4B23B266B89224941B70C88D264CAF26",
      INIT_51 => X"DDB8274034177C65091344C4BD0E3E026B1F5F62EE160E07A726579B08104779",
      INIT_52 => X"BF238C3DD4670621C4E51E71013D0609710C08923C2535B696F35D9941780F9F",
      INIT_53 => X"4D435F0A78A123B2367A7ED2550D37A3CF5CEC3F64FAD8CF5FEFB0E31F9D7317",
      INIT_54 => X"093C72AE822DC9EDD1CF8B8A82958C62DE2378252DEA283D9D9F177CAA2614CB",
      INIT_55 => X"D1BEC254B98B6672E4BA02E7BF1B0509DBD82D1D794F45B98C023AD2F016F7FB",
      INIT_56 => X"5D8EE1D1D67F3DDFCE3663DE86A72C903BAB29495862B13AD017EAEA40E9C215",
      INIT_57 => X"AE7D542EEA8FD0FAFDEF0B8708D34BB6635E3FBD93E787C92107558335C6E910",
      INIT_58 => X"2A9A898B5596E9960BC008D64ED260FF397B539199D4D28C3EFE3EA57BD49AEA",
      INIT_59 => X"BEE174D72C07F157390E729EEB44CBD40DEB535F0B91CF21F7135ED50E014DDC",
      INIT_5A => X"BD83264473A82F2AB529A3C97EA829E02B364CB15B82A18C002CBF57BC570624",
      INIT_5B => X"CD3016FEB4619D2F0A21A504E77BD297075696C4F44180593B5A265D695CA093",
      INIT_5C => X"CD2B608C67C7FC30A08DF35897D5FF658091173C8B4412B3C2A4B01D0762CFDA",
      INIT_5D => X"015208F29A9C54C0134FAC98DC023CAB799231B58DAD6DD0FFD219AFF9331AB8",
      INIT_5E => X"C72175D7E8BFA46568ED6E71174A9A8E0ED072BA5E18AE022224860DBA4B477C",
      INIT_5F => X"BDFB48908DDF0A8994A7DD44E9D63273263DA48478664E30D1CBCC1A4B034E4A",
      INIT_60 => X"6E60E9FF8149D4E8736E3FF3E62CB902B0DA99C9408FEE3697585E6DD131F02C",
      INIT_61 => X"A878EBD11C546A763FC90D6AB66E0521E031CCDC5D961320D951A8FC408CB974",
      INIT_62 => X"2DE639941206E80E0BE0C573E301BD8B1B6D407E601225452AA2C0B08D18D9F3",
      INIT_63 => X"314EE8917D75251D2F616A79862AE6D5F6AD1D2FBFB12A104D0A2E6A5926C5CC",
      INIT_64 => X"759793118FF3E01C79AA280BF4E30C31590B2C2384DC3322E49021A417A2A08C",
      INIT_65 => X"0E9254F94CE407D14D5194B877FB3548FFAF9E5EA9DD68D529C8FAE5C25FF563",
      INIT_66 => X"8ADE273044623BC4E543B63117D6F0E0353DDCBE4C1975D460528415F4F9BAB3",
      INIT_67 => X"E7065E8AED88D3F6ACDA77C1690B6FE21561F58BF609BC56579642F476B3B8B9",
      INIT_68 => X"ECB26336257192C1EF0375A7B857081D5808C36A4FE87D9D4918BEA2B7F17888",
      INIT_69 => X"2A58015B50334E49164555435154CA9ED1D7D94691BFC57203AEE6CB0F551F22",
      INIT_6A => X"7430FA941E9A09E9D633F114E773166B81E7482964776CCC896A2B1BDC6277DB",
      INIT_6B => X"1C81F020550ECC4F4878F426EA9EE8A8FA218AE7D58EA1DFEAB209529C81019D",
      INIT_6C => X"6827821A873370D6071755AA84B8B5CDA372920562E72D9F0E32FF20D85FF374",
      INIT_6D => X"2CAAB8B32F4901893E981EA89312B6ED4E64FFC6BBF281311CE8B5634C727AD0",
      INIT_6E => X"C0AEF250366B21811985A99DADB268D0092607030B1B709B27012E8908767958",
      INIT_6F => X"AA6E085F14F8924FC7298F741D1945EA53C64A0A2B99EBB2E362F18016DA7682",
      INIT_70 => X"35196FDD19B149B6B3F093EFAD74B92DBA5C6E412CEA03E6603B9AEEF51D0A68",
      INIT_71 => X"CC6785785917C8095FA815AC10BAF5CF313AB29DBA7B78D9BB309D3E1D4087C1",
      INIT_72 => X"4A724FA9D0B70D875264B1C624F53488A78ABF6F48BF454B015DEA45517E1FEE",
      INIT_73 => X"699EACE743B24ADD9E03301C2A711C462FDD800BE44398A160BD30EE8DCF76AA",
      INIT_74 => X"D9BF878543F679496038B952D925180DE4AC9907DF2C7608175E525C3EC78292",
      INIT_75 => X"3C480A0AF6AAC308E6BC2BAFCB56CBA756842FA3C2E74FFD6CCFEF1D7EA45B1E",
      INIT_76 => X"AB0C383C549B8F4895DD8A8F03E21EE1A172AB00DF19B2CBC4AC0B96D017C2B3",
      INIT_77 => X"793BE7EDFF8C77D5EF9115001549FCB01E1335671715C3F7EC775F9C345C2E90",
      INIT_78 => X"17A349C6AC282EF9F15582715C8BDBCE46B922C0A2DAD6202A6DA26F379200B9",
      INIT_79 => X"DC6D81F32E678BCF767811B025B6ACA3E84AFE2C75781FB0CF9FF063AEA245C5",
      INIT_7A => X"00000000000000000000005FAACC6A67542BCA2F75EC7A410F2EE3DD6E375FA8",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"055C3ED247B2F682DED03DEBE9B516F83878DE4F9DDC8806D7B0C15740C8D2D9",
      INIT_01 => X"55F5F200012A17103CC93627EC3FFE4FBA0B6159F4DB59133E865C48D54F3DBC",
      INIT_02 => X"1F4CD55530ABA6B9A941DDEB8CCDFABC208651E607568E3710C3C5ACEE7BA69C",
      INIT_03 => X"08D546E4B611A174406ACFBB8D91C959BD4121EFA3F2B3B97854D022C6D5229E",
      INIT_04 => X"E85221CD3D92D535156F12E05F364E7D98186BCE3DD3FB70AF380AFEC4878E92",
      INIT_05 => X"52DCBC7D117E87A62246515466E37908D5820573C79E2ED186AD0D9492277A88",
      INIT_06 => X"54D2AA62C7D1A7948C858446EC121742330BEE1267913445833271FD05B934A2",
      INIT_07 => X"39100E97D510BC8E972A5ACCC6152DFF6174D4BFF7F1A2B6329B81558DA482BF",
      INIT_08 => X"90137ED8CC0DFB656EE262F8974450F5485B33DD9E9618E5DF3BD6A9520E515F",
      INIT_09 => X"8D6B7C4C82621A937B17F422CC83B43C72DF44D8D205024F593649CAD80ECD63",
      INIT_0A => X"0AF643D79C6902C00D9D263B54B04933665E29628E5E490E91035892DD62AD27",
      INIT_0B => X"1ECAAEE6B0201041ABB97AB0A7135DBCD5054E633B7D89D0CEFAE920B28F0826",
      INIT_0C => X"52F3ECAE734AF26DFB75C081EF571AA97834ADE4DA1810C0138A01923811EC30",
      INIT_0D => X"5925DB8FE41B7BD2E0B5915ADA75D7B95FBEB3602ABAF945C0CCF40D910D492E",
      INIT_0E => X"E21CFD21B1319B88B084702B118B7A4B9E2213E88F1EFF92282B7644F8F46F62",
      INIT_0F => X"5305386A2A068A5E9C126554C9CB0878503177445C8AC4E557D1E7F78514DF3D",
      INIT_10 => X"41FFE541F118387A2F015A8F919536752CE52F3C87BCBF853DA12DBC9980AAEF",
      INIT_11 => X"3A8A4DE0A08D6DE8B288E34D948D9E05A00E60040067A944748DEFDEC6E0F402",
      INIT_12 => X"2ABBDFF74B4EB87717BF350B3040CC8B636D6F2B4EAB2820CA9F5F996CBDE151",
      INIT_13 => X"608FAE3BF9AA8C0D973832A678FBE9B5F32D802F777EF45C20F0591D7A5C7F91",
      INIT_14 => X"B42EF55F0232E6A30E5F8BB7E88245856CD0895BBE0ACA1337D6BF9EDD293205",
      INIT_15 => X"9C8CA8D9031DC5DC96639BAEF02FD81158FD8D55B924862E258F9913B8D373AA",
      INIT_16 => X"7A408726D45F9029929D8C2716CEB77DB66D18980A5BCB9E9C353DBB74C7635A",
      INIT_17 => X"957D3F85ED28CB6781C6B8F9E8478002D74F8AD165E25162784C853B79FA11CA",
      INIT_18 => X"8BC37EC2F35F2FFBD6072B31D1AAB4B3E77E072B01FE0F42F86CEFD6C82EE34A",
      INIT_19 => X"A70662646C762F3A71518FEA956EA96A4709E882E3DAB4291C85A7069C2E32A9",
      INIT_1A => X"2ADBFBEAFF7EC73CDC4EF9CF545A30213813D09B38CDE890C7A256D8F01BFB9B",
      INIT_1B => X"C40151DA210E95DE48E070A9FF209374D349BE78D217B2ACD8A4BDEC409492A2",
      INIT_1C => X"E7C3D2348BED7E7256FB143720B5341806AC2FC44679A1499FBCA2CA4D9DFA3B",
      INIT_1D => X"F1DDDA605A53824476AA9170E27D3F569887CCE6C0259EBAC450F455178BD2A3",
      INIT_1E => X"F326FA7F2A2D31369EC3F897F7ECB7757F6D8272826DA716FA8394C34469034C",
      INIT_1F => X"15EE6D0A5CB7E2A9EFA0B79657C5CFC02A21B555DFA4B56BE93E09075CB83288",
      INIT_20 => X"F4944BEC8E2FEC2B450DB095153AB7B38CB4168E63153BF5E49FB62A0AD5012E",
      INIT_21 => X"7F675EF718EE4733BC6724D8FFD0EA37621303F232B0CC8C2ACD567E41F0AD95",
      INIT_22 => X"14D2E7DFA73702C77635C7B9B1328B3D919C083F926951335A38114A3D0E40B5",
      INIT_23 => X"2FBB25F50287A504E48B35EAE0B8CF9EF19217EDD46B8CC0D54D883C795B6F82",
      INIT_24 => X"D7A40756BA9FAA1502D4AB5062B06850E9DAB6F2396CA2ED60FFD82EFB227BC1",
      INIT_25 => X"2414086C29F79CCD2A7E2EA5A241E7A94FA7B8DFF385A90402D9B02533AE3000",
      INIT_26 => X"BC948ADC8D847DC74AE2E7AF8F97DEBB99970936D197119BF7E9FF27D1B940E2",
      INIT_27 => X"EA4F055A21C16B044B6D1C73634CD0AC00089601AD9693B3A703DB844473DAB1",
      INIT_28 => X"FEC6835EE0D8DBCD249F9558C675629FC3024AA83F8A4E55C46696A4057D0BCB",
      INIT_29 => X"A64356B5900E3471FAB5C263B437AC889F430A132DB3CB5BD62C2CB43B6685F2",
      INIT_2A => X"B75A57A05FF250F421D1802E4AAB6A86B1B90C9D09AAEC6CB707C80CC7B9596A",
      INIT_2B => X"82A8FF3F3CC188E503CE5F0ED7DF284F076D06BB58865506F153463B83D83533",
      INIT_2C => X"D4B8C24BA272B0BB5DFCA2C94407E1B5E1C95454B9E6B95F6B167588086307BA",
      INIT_2D => X"83EDEE119CF31BFBA671A072D2CD4319428155AE15071EC4793A0E941DC736B1",
      INIT_2E => X"D68CE915535810CBB8001085AE74C3B08120BF2D6C9B4BF0456CED343D39C788",
      INIT_2F => X"F48DD3930A0CC0B6AC8160934FDF26129B549E9AEF844D02C9F85243C17D47A2",
      INIT_30 => X"5B369D38B9AC472A6912119E7A80AA27A180EF14E0619A23213A0B290660CFF6",
      INIT_31 => X"02BF4F5DC75541F3EC420E9BBB3C7E0E2346DF9260E5C048D01E460290FF1E2F",
      INIT_32 => X"748CB0CE26DF6EC3F8BAAF109BBB3E93FCCD08F0E9A826445383D1A45BD6A4CE",
      INIT_33 => X"564D3D298DB3867A282D09C892A05F4A054BA6D1B3117FFD4E2A0391536ED45F",
      INIT_34 => X"C989D5AC6D9493ED5492D3362333939408A6AC29AB873B441D9A0DB9F2E71A47",
      INIT_35 => X"BA35B158C8D1B6806C2E192A4F7352C3C0FAEF33D2EF2FA9CB5E28E58AC07D7E",
      INIT_36 => X"985323817B797EE03710582CCA29B514F1EA842F3B0BEA82EA11A10C48B6353F",
      INIT_37 => X"D96AE46789F2A55A31504E04087DA2E26F2C849030F29521A04640212FCE5B5E",
      INIT_38 => X"81A3198B1108613AD1159DB495EE278F6ED18372FEC9111F54B1D27DF923D161",
      INIT_39 => X"BEDD5EC64FFEBDEF26F8970FAFD159D4BBCC4D580F1376D6015C85BFB94685AA",
      INIT_3A => X"D6F1084A9BBC641093C8C1B0D65A3CF4958E856DFA12063257F6C7294E6C142B",
      INIT_3B => X"0372DEBAF49ED7653D5EAFFD078069D21A83A6A67EAEA840E6EFD99A22517454",
      INIT_3C => X"780F3C0E19EC1BE9DE19AA251030D79C41DCB4E6ED1731175C672C6C84DD3C63",
      INIT_3D => X"573184216FD997303842F7437DDCAD16DF28CDE783BB73798DD1DB8A79D775AC",
      INIT_3E => X"150DBD9629638BCA6550325708C5978030E684BDE9F11C2BD1679EF1355385F7",
      INIT_3F => X"BA1727C7F89DE13D79C7D6E5341E36442684D6CD8C5B985B68232D7D4D0E6644",
      INIT_40 => X"110F4FCC96BC75744ED7103976549D3679E969C728D0D6908640075A6500085B",
      INIT_41 => X"442372BBD9E27963A54470D23B161C38B2AEAD721B19D2E317879C94B4BCFC72",
      INIT_42 => X"C93237C0519EC9A82323A0E85B8B16822574BE1D2B4A49939E043BE608A3024F",
      INIT_43 => X"5C0467093BB6DBB6103F91A634D8BF3E0DFB036B868DE1B7A83C2B6DD68C1A2E",
      INIT_44 => X"857FDE99502F577AA87148DF298EFF987909318DFBE1603EFA803EE1CA8B9A5F",
      INIT_45 => X"A94E46D74E462E8AB1202B2E8D8B0FF984E2EBEDE7E9D5C1CCDD381C08CD7F72",
      INIT_46 => X"83D3EBD4A3DB3C56CD1E232EA062A14CAE5917AD3B4F290C21DC9058A1F7658D",
      INIT_47 => X"7A13C537F69C39CE2710C5CACFA434D63D3D2EFF929985CEFF4F326AE304F03C",
      INIT_48 => X"604F6EB6E9B6906406A09F21373A35D5C027DF75CC4F1F656D519BD30B3FB6C3",
      INIT_49 => X"C18164EA7A872143D43643084F0D868EBD0CD8DF1DB8338B50531D3FA04EE21D",
      INIT_4A => X"742896EB58BF454014BFEE515FF8B76B0895F31EF2E0455695ABE44E58591040",
      INIT_4B => X"C6203E95287C9AD486088A9C5039A4C7F76CE6364FC8F026D8D6C52EF486EFEE",
      INIT_4C => X"3BF096D33B0BBF1C5AA7FEE95C92D7DAA024CF34D3D5E2C50545DCBBDDD2B1D4",
      INIT_4D => X"CCC8602F864EBD5294F8787C1B13A6958BEE2A6AF2592C00A40DDFFE335A4507",
      INIT_4E => X"CE12C81389D88A0437C951578D3CC581DA6133C9D88EB08C3A36F679EEEA5E92",
      INIT_4F => X"E6E12A8CFB79EA3DA3BB5A8B4F3B0C76C61337D444538EA35681C5DED6AAEFFE",
      INIT_50 => X"ECA21ADF088DF15FD803E60B44B174062DE2385A5771405E86C629ECA461737D",
      INIT_51 => X"1BC770C76ABBBE48094B87FD172EF12CEB8E7063C1DAB289F88DE12E5CF1532E",
      INIT_52 => X"ED4E5714341F457F060B899044C5040FE449A22994C0719A57F6268117B0DE0E",
      INIT_53 => X"99C88FA6D544F6199D8FDE92A25FD1EECD4847EEBD4BDA7B0EAB42EC036D86C9",
      INIT_54 => X"EA88A0189AFD7BC54FD8BB8C68644ABF3101971CBB097A7CA4638DDD027E397F",
      INIT_55 => X"0784F1EA708A0A8DF5533E153ACA4301434100CE903A5DE9D1C6BC3D09100EAC",
      INIT_56 => X"B583176A1E0D11BF4F68C445FFDC16F86F7A84FC8808970D6EED653D7F6946FC",
      INIT_57 => X"D5DF418BA928337652A36FCCF90875E04DDAA5EC8CEC29952DAE20C99BE21F9E",
      INIT_58 => X"36993719C1360A9099C5500BBD97A06DE4C8EFC7F68B8A404F12D49FAA9351F8",
      INIT_59 => X"7DE55AEC21A902BD4AAD4C4E3E07209612F5E56412AEB9D85332072BEEAA28B1",
      INIT_5A => X"07A1E0E0FA52FB439B755760BF09F2E54637487D59D84CACF95849BADE99DBB5",
      INIT_5B => X"B4532619F681E26EEA725178E408A73EAC9AFBD560AEFFA372F1E7A0CDFFF547",
      INIT_5C => X"AC84D64AD4BE53AB1254FAEE0B367E554635969C14D26453E9DB2AEF73CEB452",
      INIT_5D => X"1C87508A36E6065A3D8F76879F8D1956DD9EF3EF7F6B2F1FCF8951A9FBD33A26",
      INIT_5E => X"F10ED596F7228DEDF8AC3B4537F97B49328C5838829BA036817C5ED6F6EFD491",
      INIT_5F => X"95094DF90AEAC632CCDD047FE43F60DD8CCBAB1AFADFA423FFFD9CCB2C674AC7",
      INIT_60 => X"A2206553F2096DF1C21C4F55CA739D9C78915EA00D9685C44F21F0B6E3A5B39B",
      INIT_61 => X"92069A7AC954EDD92A265D1E04825CEC3BAB5F0BDC28319F8404CC41F431A14E",
      INIT_62 => X"1803D62399FC4360610614B686275F06691CA3BE82170A622308F2BE30F255FC",
      INIT_63 => X"17332DC40BFFC55525D3ACEF52E34CE86926A16F3C89F73825EDBC29C4328C27",
      INIT_64 => X"624732C33268B283CF3F1975E6CACF39BD20279D07067325267838A11F5CA505",
      INIT_65 => X"ABE1BB85811209082503C2F3572B66AE60F93E1D13EB19243729FDF5C1D4F677",
      INIT_66 => X"05EA1640C7617835277F1A270C4AFF4C09414089944A64D6215999548BFF7CA7",
      INIT_67 => X"B15A6BE1ED545DB97A66E8A1BE93BB0E0C551F9B8295E9BE441D9914DE55A44B",
      INIT_68 => X"4F7BDAD59E93B0741FD5BB41D5ED919482F3CAB6CCA32ACD3CE5D1CBF83E720E",
      INIT_69 => X"D8AF521CFF0981130B16CC8C644F4DC35C7BD191EC0FB3187F770000B2B51706",
      INIT_6A => X"053131E8DBD8BAD8779671902E596FDDA33A144FB44D138107F4BEE6FE810F8F",
      INIT_6B => X"EB144283AEEF489EA894D7BCBD37B353A56AE24195AEABCB940F9E512FA4F1DD",
      INIT_6C => X"83942BE97D23DF1497F8275E03F71ED7B3A374789E74AEF2C61F2B5590D3E8B4",
      INIT_6D => X"6E1E477459C49E833159648AE108378B63B9CA00D3024709FC1818A8236C998D",
      INIT_6E => X"870428577227D151AAFDEAC07F0C944B8BDDA3FAF0964FD42A8634FF22754524",
      INIT_6F => X"9631A3A46EC58EA90CC3A125465893938E7EF1569BECA31BD8595D97CCB82BC4",
      INIT_70 => X"447FE16032D6D62A8EECA02B8176FBCEC865A28CFB501B89162441460666E2C0",
      INIT_71 => X"36974A6F7B0BB8B0D0B6A605877C330B4A4F860776AF2F0A71D183483D237928",
      INIT_72 => X"BF53AE7552CFB4A12DB1A57C78B85B632027DB4C4C4F36FEBE937C2AEE32A6C9",
      INIT_73 => X"83BADB1B49D3BC8418A21BEC1E534C68ECFCC182734A8686F4C657A0A4A130E1",
      INIT_74 => X"9BC461FE53DD5DAE51F7898F7B1007E685FEC05224595DCA0A3C3CE8116B91C3",
      INIT_75 => X"96CF7A5F284CDD47059DA7A9E8E86CA0A893D1E35D0392A321CB79482B466983",
      INIT_76 => X"A857C08DFF002AAD06C06B8726451A3027187EAC7D19B6CEAAD21393A1B33F64",
      INIT_77 => X"2B3D49D8EFD446D30CD6906684D1D014BE247540A4E99E05B31E61D289962749",
      INIT_78 => X"D76D5C0F665F086864C562A8AF2C9F3907950CF07E01D98BDA41F58C5526F23E",
      INIT_79 => X"5B6676994D24DB64584919B19FFBC17A5ACCC236007F182BFFD9348B45768397",
      INIT_7A => X"000000000000000000000075A93600FCA4E2EEFA3700759C5AA962701713AF1E",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9B8A332E110210D40208CF23C0EF61999B1B27AFD28F34CF2FAEA24EF18021EB",
      INIT_01 => X"00F1B70897A4442F68B3B2233CFE714DB28F27DB795A0DFF8E4891E8CA250E8B",
      INIT_02 => X"A17F31543F3F5013788046BB58DD852F5786F098CB603E8654490A8697ED7253",
      INIT_03 => X"CF7334F532CB5FFFCF3001D0EDC94E2FB2EA1DEC69C5F016F6E9F9F8441A4E3B",
      INIT_04 => X"FAC69CF116F184AA83C4B9DEC3396FE41E0D9C97C03917E119475BDB5408A490",
      INIT_05 => X"ECBBF3519F98C089897070605634608685724DDCE07015F809B89574943EB554",
      INIT_06 => X"B561B3437DBE305BE3DE61A5F5532A3AEB3DB580D18972730BF67BFF5669C0C3",
      INIT_07 => X"C8AAD3F5A5574EE44B2D430049CBA02738BC01E5688A5E632FECBD940FB38BAA",
      INIT_08 => X"4CCFBCD1904C58B780F8930A5CE3575441B6ACF75FA5AFF0C2CB3C1F20910627",
      INIT_09 => X"79D85DDC725F8EA0862C6FD01401273A2BDCBD0C039921ECC641C6EA01A1373F",
      INIT_0A => X"F01BC7030CA03862E4BC0E84C0E10C1C14F5584A9C6829571671F82D42D15AC3",
      INIT_0B => X"CA21983C2329173B5F989C2BBD1125C19C0349EE2EAEFDCC3B3EC74E5F17DC13",
      INIT_0C => X"DC963DE5C4CC153C6271CA03779BCE1FA7CD701CD2AB6A6D2210CD9D25F20EE5",
      INIT_0D => X"05C929D55D2A98E5FAA1EE906D54045ED29CBBE85FB9050826F2F8130F9AE395",
      INIT_0E => X"7A57B46C456260EFAB021181975BC30B58EB49F2B6795EE1EA4657EC954BD908",
      INIT_0F => X"4670B4211080B02E1B1D63478A260F0FFA318FE9D1114231231696C930BBC6D7",
      INIT_10 => X"A1BD3417C408288E804C6E3C318124E2DE3D9341FBA5E1C2035932B6D9CB9334",
      INIT_11 => X"01749F062C83F1035877C0BBB5D70FCC772A2223E22BE0706C23434DD967E1DB",
      INIT_12 => X"3492327F4D51CCDD23CD5887A4C9A97853D818299B43001F36554E2D4FA14853",
      INIT_13 => X"1717ABD6D681870821A505889543960833FB03BDC600619F31EF161E6B2F2FDB",
      INIT_14 => X"B162051ADB63720E36E24D02EAC95AA7B4422F5AB1B5CCBBAB7D1A8B300420F5",
      INIT_15 => X"010044BC1DCA97AEC7FEE11017F1D028C437E23E73191770E0E35987F4695EBC",
      INIT_16 => X"23558D22E66F4ED3696CFDC70D8EAFC49CF0532DD6E21E92BE022FBF32264C7C",
      INIT_17 => X"ECFDC569E8F0BDE8F3AD0D793F97502E8E73402A3628BF2CBFD886C5A8411B7D",
      INIT_18 => X"30C86B4EA9E99BE0427953F2B5600FEB315008C0D982B275939FDF312E2D6688",
      INIT_19 => X"3FFC446324A57A82D414ED53F346B591337AED47817ECFAC09D8D6F85F5B3F8E",
      INIT_1A => X"10A8745AF4871B48D30855B5BD45A0CE398887957FA84C4BBECAB08677060593",
      INIT_1B => X"3C63D2DEBF745DF4363FD57846BCEBD5461EFE6FD73DFB9D1A707F9E21FE9FDF",
      INIT_1C => X"E212F0D049E69030685D0D390D4047A18F4E8B319D31383541F32E7486710F56",
      INIT_1D => X"322A0CD8DE80797D3D5A8AB3CFA18A6FA8991627F03B989549A618CD02676D8B",
      INIT_1E => X"894CA54C581D20FBE08C9713C1EE2F3C96B6C614BC286A4E15491D8AB9D1D6C9",
      INIT_1F => X"1710F8058EFCCDF7BFF03AA1FA3339731C2206A75D2BDB9237F240C57DBE280C",
      INIT_20 => X"479662D774A87F6544BEDB9CAA89F0DBDB13E7A1787891BD71896540E93FE0AB",
      INIT_21 => X"80738E3614EEC13BD08A57B33C9278373B33445C9D7B36B6C3E1A1BCF2326E44",
      INIT_22 => X"984EAFBED1F6821F4ECB26EED8A85DDE4C11E6897CEFA3E350FE84B383FE89A6",
      INIT_23 => X"0C89DDD226184196E677BE0FFE6E4B84A3EC9B5C2D7FCC12AFB27D4E413D186F",
      INIT_24 => X"D65A0713230E0FD8424AD60F7448CDB7719ED9CC0DAFD45AFFFB5682D3582C42",
      INIT_25 => X"F1AFFBA92AEE445CBF70B5804CF68001DDE55D724B8A51A40C20BDF56CCEB4D2",
      INIT_26 => X"04097F786D391D5C1BE6AA2699D44E364B3B9D4F170F34DB2CD8A540A1B21E6E",
      INIT_27 => X"30F98FC257931D12345156387C1423CF3FEA81D23C77DFFACDE244C4AB360AAC",
      INIT_28 => X"1F2627D200F2A60753D2826270530E76135FEF1FB8303F358524DDC62F6AE91F",
      INIT_29 => X"9B80DFF298F4788E5D2001D36374A20AD36FC9E678AD5C7CBCF3B7A786272B60",
      INIT_2A => X"D82B754DBB641BFCD9145D1A05BA910E09F49168C8CBD1CEF10BD1038E415DD3",
      INIT_2B => X"1051B3CC81B3B49CCBCA7068C61BC7BAA2D46799827128DCABFAE997AA9E584E",
      INIT_2C => X"6099BE1E5838C15FE4B3D528A70D182DBFA11A7E1692BE2A4D6E31768D12E0DA",
      INIT_2D => X"67A4D948466CD1EFBBA09B8670642BBA76AB6F4E025DEC320538C8E2F5FEF696",
      INIT_2E => X"ECBBBC9E3A3853BFBAF4DC0D9A78C02807E309FD8F66BF039872765DF3A1EF3B",
      INIT_2F => X"BCBCF02A29DBB55ACE567EBE72BE1E660CC1DB2B7AF4AC907FA1BA8B8A3D7FDC",
      INIT_30 => X"B97BFA72C437B28340428C654FAC9EEBB80F1646DC9CB4723830A52FD44391A4",
      INIT_31 => X"7C20B78C9AC8123AC2E6E6E96B358F087E630EBBF6AF0CC2BDCB931A32F29249",
      INIT_32 => X"5D38F4E44EBE4CFDBA7E8AC222BB847A750FBD7939F21FC26B7521371011B010",
      INIT_33 => X"C5E25409A9471A937B265861BF63D60F18FA104A0FCAC43094A58896F20D2BD4",
      INIT_34 => X"8607300927214671A2E87BB6FB2EDE8B0293A0F90DCB3259F5DD0373C37CF0E3",
      INIT_35 => X"24D54CD943305883F18F857F124DEC51A7E8F5C4CA59E06DCF52D9990A1C41EC",
      INIT_36 => X"2C1561CC7A6F98738EC8C628949EB8BEAB243268157F8C0AB8B9D68DB06BF494",
      INIT_37 => X"106A3AE70A493FADF92EF4ED5CC5C31390E6802696142EF876E2E62EFD1B8CEC",
      INIT_38 => X"665898D5C72413B7A7ED882758978BC4D0CAAA0D9EC9342FA33DA39B91797602",
      INIT_39 => X"9F61DC63C87E112F86940678FBB1F46E4AEC6A39122F70F0113B3E744872B38A",
      INIT_3A => X"477A4C18C1BC149B2334CB7DBE73F2E0DE5514D29D185C8107D2D849CEFEE7C6",
      INIT_3B => X"25FD038C7AC4D0B3C4ACC06D5E10F77E63804BEE11A4957B2B470B86B5298C44",
      INIT_3C => X"C4ABF847BD8CCC9FBE24D68E8F6CA27F8896F9E3028D3FA171ECEC2B8174B289",
      INIT_3D => X"0191491DBFF840033199141F68946DC6A519C21F46B54F302F4D46FF6D2E25FF",
      INIT_3E => X"11E30ED232164DAAA90AFD02C9842834437FF37F1E8A811F37669B9234BFD236",
      INIT_3F => X"3397FC9CB157971F4B93A627B8BB819EFE89D0966A88F9839986B37C8CAD6B57",
      INIT_40 => X"C941EE7DDDBDBB061D6BB3F0B28D75D9DCFE9B6905BD5F628B391A35D1F7F8F5",
      INIT_41 => X"16F92254615F104D33FAE015A5F977D5AF7E939EBCEAC314EF556B1CA59B4226",
      INIT_42 => X"CEB5EACA964E0AAE7EE5464250581F3148348570609A00E521B2BCDF035437CF",
      INIT_43 => X"1FB78069D556A0AD3122EFFDF4A124F0B36611071E1412B99DFF2D2319E14C9C",
      INIT_44 => X"13583C5D34499FB8909362CE75FCBD90EBC6F01D23E42A5A7A06F5672AA3AC42",
      INIT_45 => X"99EC0C83F85C9A508A41FB4F43C808453CA5E49862DB193CF25F27CAF295B9C4",
      INIT_46 => X"0BCE8AC9927508AFBBEFA3C212F42AE008745080C5CA5B3CCBEFA4DCC58EB10F",
      INIT_47 => X"562969CC8B65E6A9FB5B302B3B44E7809EA3F48963B9B5CA0511E4361DEECAD8",
      INIT_48 => X"4A0E513B0FD4FF54FBBD7568D7A1BBD86BE43EB59C0EE367F60C01D5D681E5A8",
      INIT_49 => X"69EF4D98D167CAFF203C08282B491DA20F7C657854FD83553A5C5DF31045E22B",
      INIT_4A => X"E427401C1A9852FA1361FE48A03841D291942200FA9718B8DFD9ACAC2AD45178",
      INIT_4B => X"CD25E9ABF9AA8D00BBF6613BE2569BD7CEEDCCC8C7C2D306D44091AFB8CEDE7C",
      INIT_4C => X"3718E6FDFCEDF34185CC32CD6E23F64FD2A1A72B320FF8CE36DBDABBA5AB2697",
      INIT_4D => X"F866834DC3ADFA791B8E7CF11E1355E20106B0D002FD601F961FA9E7B4B5F1EA",
      INIT_4E => X"5C796D7AF937825F223E9532FC00114317DA22B6BF7AB32E2061D4474BCEF2FC",
      INIT_4F => X"A5EEAC477C9BEBCEF2836B09AE497C36220E45D4BA5E93A08F9D907BC7CCB7F9",
      INIT_50 => X"0AAB080859EDB237E06E4F4520231CCEAA0F05EBD5848FD30312EB6058020D9E",
      INIT_51 => X"6C9D59F92D76D0F8F194D3CAA7F916DE60667D7326E16CA5D5435BEC9A10E4FC",
      INIT_52 => X"7E31AD540F5A444FB07FB147B1F720BDC47BA59ECE64DB4C5A3770A176B6DEF3",
      INIT_53 => X"E544EF31C14506A4FAF24BA010CDFDFA3B63A0FB6052ADAD31000787B1A87912",
      INIT_54 => X"B38C57FBB1C0FFF6583F03DBC86E79994F8DB38A9CE0EFB94687DBA5E1F45B3A",
      INIT_55 => X"E88C53F5EB70DE7F37AC741D33A703D7AA0EA73DFB20F63F7324260913392BBB",
      INIT_56 => X"70E40D2FFDBED0DA734B9FFC8A2E7D69E604FE2B894F202E8948CF45133FC818",
      INIT_57 => X"13BA4DFD496A5FFA98FA6EA5A8D33FB1420B0560C3D997F22B8DFF15D1491DA6",
      INIT_58 => X"62D332A112E657F38A8776FE618204B029DF8374BA790C0E4A1720B04880C1BA",
      INIT_59 => X"C89DFB1201DBE3743AAB8444D09E51A30BD2822B1535177F518C3BAFCBB98C59",
      INIT_5A => X"0E0CEC2CEDCC7FDEDB59FFC3CD8F8D996C67A10840B7C5C79C59CCA99D2BE150",
      INIT_5B => X"FBC588D3E3D5C564073FFCCACC0EFED3DE8B7D5BEF9BDDB14EA3BA3F5E81F7CC",
      INIT_5C => X"CF770EE10089013FF1CD8BB7745E444EF0F03E4759B07EB6E7F0755DEA60F909",
      INIT_5D => X"2DC03447BB7033855C8E5D6A582698EF3B67E49418A093EA257EBDE8C797A911",
      INIT_5E => X"6D943C437EB17E738534523EFB8403EF0D59791AC7ACF53FD31E4F80396D2EB3",
      INIT_5F => X"D1B2846211A057C3534819A4393BF0889046FB96A27A0F5FB77A778327B2E8BF",
      INIT_60 => X"FB5A02365121791F109972D1B22190EA5CD75633148C5ED552A4BB837A1CEBAA",
      INIT_61 => X"3B4F293C30FFA6CA8BA30A0D4CA90F38D8B3C2AB827E8AD3D75663B8A60B9979",
      INIT_62 => X"7DF8A2A84D3DED31514110B0092AAE7CD29F73FADF981EB7E8D5A326403E1EC8",
      INIT_63 => X"1D5B682D8A324D53F1BE75C4EFE5DFD71342B3C646DA2F82EC2527D8B74ED551",
      INIT_64 => X"F1D66992EB8D40FC151BEF42FDB83D689B90D5615EE795419A4DA7C52AB63B5D",
      INIT_65 => X"8CFA743A3A100982E1BE834FAC18F24039106480FB7355C01F5B1D70D19C1CEA",
      INIT_66 => X"E57467C81C57DC1DD5B3B8049146566412127A831D34938BBC67C70A68E8B24D",
      INIT_67 => X"65330C3ADC66E7DCD1F614A7739A5CB09B4D357E2F4A65363179BE71768E90AC",
      INIT_68 => X"E6798AA5B08E10CCDE6262B2C28EBE82EEC045EB7996EEF832483008B9B14623",
      INIT_69 => X"1678D1B7F65F5115D085D4E94171FE4E39283E4142ACED7CADAC007098049B00",
      INIT_6A => X"4B7D907F783B2A4EAFB114F182B7834E06966DFA72E6DA332B733E2CF206DC05",
      INIT_6B => X"4F65702EDBCBBE7866ED06200021D3875AD77EE6EC4D997F99417B011E37C5FB",
      INIT_6C => X"FC62EE7F2C58156162976B41BEE7378F18D76D1ED51826EFE02F477034E02950",
      INIT_6D => X"8C537F283819B597BE92B3AF039277BA47507630139C03C801A67D5C947F2880",
      INIT_6E => X"3863CFE520643ECAFFC1946B5E1ABCF1F34A6ED97385BC873A1363742C57FF21",
      INIT_6F => X"3E01135B9BD836B43B792CA406517BA2DAC1ED5972415E5F0FE00841913E350C",
      INIT_70 => X"4D49D33433C3BDEA6633C8A23E1CD91331EEBCDDB819498E657AD4FBE39B2EAA",
      INIT_71 => X"1AE77B62B72F120D36DE1EDC5452474A30863BF0E01B6FC9F86C455CB69FD105",
      INIT_72 => X"8037A209636A88FE387BE30B4F197F45886E9F6A26834E4CE17D32CBA05BECB8",
      INIT_73 => X"DBDA145CF3E8BB54EAAADFC9ADF793B4B1B9ABE71DFC41E1E24225A8FE704DDC",
      INIT_74 => X"B72A073E1501006E3058F40ECD2BFFE4E9C7627B30839215F7DA7549B28DDAB0",
      INIT_75 => X"2C3DB605A27F4AF283D687C9C3B5650F89A7BFD189B0B0D4D5F38742B80B9172",
      INIT_76 => X"9B88C719EB409C9E7EE81670C55BD95A6AEA1A0FAD941EC85102D3D4EBAE8C78",
      INIT_77 => X"68E581979AFE75C6C7FC1AC3ED2D48C02727F6D722CFC7BF40650622E52414BB",
      INIT_78 => X"DD0B0190A1CC00FA4FC3B2C840D0BA718B822CC58A0EC8AD90D4FAF267DA066E",
      INIT_79 => X"7624B1C109F873CA862B6C1F83533DA3AFDE3B08ADFB37A451BBF41B17F51595",
      INIT_7A => X"0000000000000000000000529EFA05C42F4EDAABB4C012B6C231BDE16F10C37A",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0C50B085FF556F46D359EB2DB20EB43B3F52018812B5CFDA515F93EB3E83804D",
      INITP_01 => X"364A4F03B408F83F4F2E09C1FACA322556407205E81F2A3F5BCFB0FA42315FC5",
      INITP_02 => X"AED87FA845C015C98528C43E0E0416C8F18C3C8F984F97F87A2987B521BB08C8",
      INITP_03 => X"2F9CC839F3902BDFEC1FF7E57EED3DBDC5FDEF41FE98C056FFA088413E5F1F89",
      INITP_04 => X"E06FDBBC17ECD767FAE2981B80AFC7572BEE02AF8ED0381004073DA081674801",
      INITP_05 => X"A8E694159866F118610E3FE8479933A14599AE6CCE7A8CA6ADE3AF437C228D7D",
      INITP_06 => X"4A082369FAE82007F8DE3C3BDDE137F989688A665481D5B37AD29CC450AAEC3C",
      INITP_07 => X"14A048C7321BB537E1FE84861FFB07C1FFE71E0FF158D0930F2C0438E7300000",
      INITP_08 => X"04A02091E5CFEA389751D7C4FD3EADCBFF6192FF0BF64DE5F5B0BC5B1E078B5C",
      INITP_09 => X"71F9FD9A061BED485E1EB0C74D97737B49DF2AAF1B09E8B418A2B96382373401",
      INITP_0A => X"008A3F9EDFD47C8485D7C147C9F9EF5E4C07FD4231318A190372C48DFE9B404F",
      INITP_0B => X"EEAFEA7BDA2E7D87350154E6E82AB036143487AD32E12AFBAC1F3DBFE17F55AC",
      INITP_0C => X"7E010460008980CE16ABC67628BE32720ADBE57C871CC4375028A8C50FA496D2",
      INITP_0D => X"6012F63C409692FC46F797DA0C7B7E7B4A5FEF72E0AFE14A62F87E21F9E81131",
      INITP_0E => X"5F3EB0E663FDBC390735C500220A100184CA00042B60206832342D4D0C20B425",
      INITP_0F => X"366316BDEC5C7D6D6499AFF959886F6282CA724D88818E76D6B466F84333C89A",
      INIT_00 => X"0000FFFFFFFFFF00FF0000000000FFFFFF0000000000000000FF0000FFFF00FF",
      INIT_01 => X"00FF00FF000000FF00FF00FFFFFFFFFFFF0000FF0000FFFFFFFFFF00FF00FFFF",
      INIT_02 => X"000000FF0000FF00FF00FFFF00FF00FFFFFF0000FFFFFFFFFFFF00FFFF00FF00",
      INIT_03 => X"0000FFFEFFFFFFFF00FF00FF0000FF0000000000000000FFFF000000FF000000",
      INIT_04 => X"FF00FFFF0000FF0000000000FFFFFF00FF00FFFF00FF00000000FFFFFF00FFFF",
      INIT_05 => X"FFFF00FF0000FFFF00FF00FFFF0000FFFFFFFF00FF00FFFF0000FF00FFFF00FF",
      INIT_06 => X"FFFFFFFFFFFFFFFF00FF00FF00FF00FF00FFFF00FFFFFFFF00FF000000FFFF00",
      INIT_07 => X"00010000FFFF000000FF00FF00000000FF00FFFF00000000FF00000000FF00FF",
      INIT_08 => X"00FF00000000FF000000FFFF000000FF00FF00FFFFFFFFFFFFFF000000FF00FF",
      INIT_09 => X"00FF00FFFF00FFFFFFFF0000FFFFFFFFFF00FFFF00000000FFFFFFFFFF00FF00",
      INIT_0A => X"FFFFFF00FF000001000000FFFFFFFFFF0000FF00FF00FF000000FFFFFFFFFFFF",
      INIT_0B => X"00FF00FF00FFFF0000FF00000000000000FFFFFF0000FF000000000000FF00FF",
      INIT_0C => X"FFFFFFFFFF00FF00FFFF0000FF00FF000000FFFF0000FF000000FF0000FF00FF",
      INIT_0D => X"00FF0000FFFFFFFF0000FF00FFFFFF0000000000FF0000FFFFFF0100000000FF",
      INIT_0E => X"FF00FEFF00FF000000010000FF000000FFFFFFFFFF0000000000FFFFFFFFFFFF",
      INIT_0F => X"0000FFFF00FFFF0000FF0000FF00FF0000FF0000FFFFFFFF000000000000FFFF",
      INIT_10 => X"0000FF00000000FFFF00FFFFFF00FFFF00000000FF000000FFFF0000FF000000",
      INIT_11 => X"00FFFFFFFF00FF000000FF00FF0000FFFF00000000FFFFFFFF00FFFF00FF00FF",
      INIT_12 => X"FF0000FFFF00000000FF0000FFFFFFFFFF0000FF00FFFFFFFFFFFFFFFF000000",
      INIT_13 => X"FEFFFFFF000000FFFF000000FFFF00000000FFFFFFFF0000FF000000FFFFFFFF",
      INIT_14 => X"00000000FFFFFF000000000000FF0000000000FF00FFFF00FFFF0000FF000000",
      INIT_15 => X"FF00000000FF00FF0000FF00FF000000FFFF000000FF00000000FFFFFFFFFF00",
      INIT_16 => X"00FF000000FF01FFFFFF000000000000000000FF00FF00FFFFFF0000FF0000FF",
      INIT_17 => X"FF00FF00FEFFFF00FFFF00FFFF00000000FFFFFFFFFFFFFFFF00FF00FF000000",
      INIT_18 => X"0000FFFFFFFFFF0000FF00FFFFFFFFFF000000FFFFFFFFFFFF000000FF0000FF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFF00FF0000000000FF000000FF00000000FF0000000000FF",
      INIT_1A => X"FFFFFFFFFFFFFF00FF0000FFFF000000FFFF00000000000000FF00FF00FFFF00",
      INIT_1B => X"FFFF000000FF00FFFFFFFFFFFFFF00FFFFFFFF00FFFFFFFF00FF0000000000FF",
      INIT_1C => X"00FFFFFFFFFFFF00FFFFFF00FFFF00FF0000FFFFFFFF00FFFF00FFFFFFFF00FF",
      INIT_1D => X"FFFFFF00FFFF0000000000FFFFFFFFFFFFFFFFFF00FFFFFEFFFFFF0000FF00FF",
      INIT_1E => X"FFFFFFFF0000FFFFFF0000FF000000000000FF00FF00FFFFFFFF00FFFFFFFFFF",
      INIT_1F => X"0000FF00FFFFFFFFFF0000FFFFFF0000FFFF0100FF0000000000FFFFFF0000FF",
      INIT_20 => X"FF000000000000FF00FFFF0000FFFEFE00FF0000FF00000000000000010000FF",
      INIT_21 => X"0000000000FF00000000000000FFFFFF0000FFFFFFFF00FFFF00FF0000000100",
      INIT_22 => X"FF000000FFFEFF00FFFF00FF000000000000FFFFFF000000000000FF00000000",
      INIT_23 => X"0000FF00FF00FFFFFFFFFF00FFFFFF00000000000000FF00FF00FF00FFFFFFFF",
      INIT_24 => X"FF00000000000000FF00FF00FFFFFFFFFFFF000000FFFFFF00FF00FF00FFFFFF",
      INIT_25 => X"FFFFFFFFFF00FF00FFFFFF000000FF00FF0000FFFF000000010000FFFF00FFFF",
      INIT_26 => X"000000FF00FFFFFFFFFFFF00FFFF0000FFFF00FF00FFFFFF00FFFF0001FFFFFF",
      INIT_27 => X"FFFFFF000000000000FFFE00FFFFFFFFFFFF01FFFF00FFFFFF00FEFFFFFF0000",
      INIT_28 => X"00FFFFFFFFFF00000000FF000000FF00FF000000FFFF00FF00FFFFFFFFFF00FF",
      INIT_29 => X"FF00FF00FFFF00FFFFFFFF000000FFFFFF00FF00FFFFFFFF00FF00000000FFFF",
      INIT_2A => X"FFFF0000FFFFFF0000FFFFFFFF00FF00FF000000FFFF0000FF00FF0000FFFF00",
      INIT_2B => X"00FF000000FE00FFFF0000FFFF0000FEFF00FF00FFFFFF0000FFFF00FFFF0000",
      INIT_2C => X"00FF000000FFFFFFFF0000FFFF0000FF0000FFFF0000FFFFFF00FF00000000FF",
      INIT_2D => X"00FFFF00000000FF00000000FFFFFF000000FFFFFFFFFFFFFFFFFF00FF000000",
      INIT_2E => X"FF0000FFFF00000000FFFF0000FFFF00FFFFFFFF000000FF000000FFFF000000",
      INIT_2F => X"FF00FF00FF000000FFFFFF0000FFFF00FF0000FF00FF0000000000FF00FF00FF",
      INIT_30 => X"00FF00FF00000000FF00FF00FF00FF00FFFFFF00FFFF00000000FFFFFFFF0000",
      INIT_31 => X"00FFFFFFFF00FF00FFFF00FF0000FF00FF0000FFFFFF0000FFFF000000FF0000",
      INIT_32 => X"00FF00FF01FF0000FF000000000000FFFFFF00FF00FF00FFFF00FFFF0000FFFF",
      INIT_33 => X"FF000000FF0000FF00FFFF00FF000000FF000000FF00FF0000FFFF0000FFFF00",
      INIT_34 => X"FFFF00FFFFFF00FFFFFFFF00000000FF0000FFFF00FFFFFFFFFFFFFFFF0000FF",
      INIT_35 => X"FFFFFFFFFF000000FFFF00FFFFFFFF000000FFFFFFFF00000000FFFFFF00FFFF",
      INIT_36 => X"FFFFFFFFFF00FF00FFFFFF00FF0000000000FF00000000000000000000FFFEFF",
      INIT_37 => X"00FF0000FF00FF0000000000FF0100000000FF000000FFFF00FFFF00FF0000FE",
      INIT_38 => X"FFFFFF0000FFFFFF0000FFFF0000000101000100000100000000000000000000",
      INIT_39 => X"00000000FFFFFFFF0000FF00FFFF00000000000000FF00000000FFFFFF000000",
      INIT_3A => X"FFFEFFFF000000FF00FF01FFFF000000FFFF00FF00010000FF0000FF0000FFFF",
      INIT_3B => X"FFFEFFFFFFFFFFFFFFFFFF0000FFFFFF000000FFFFFFFF0000000000FFFFFFFF",
      INIT_3C => X"010000FFFFFFFFFFFFFFFFFFFF00FFFF0000000000FFFFFFFFFF0000000000FE",
      INIT_3D => X"FFFFFF00010000FFFFFFFFFFFFFFFF00FE00000000FF0000FF01000000FFFF00",
      INIT_3E => X"0000FFFF0000FF00000000FFFF00FFFFFF00FFFF00FF00FF0000FFFF00FFFFFF",
      INIT_3F => X"000000FF00FF0000FF00FF000100000000FF0000FF000000FFFF000000FFFFFF",
      INIT_40 => X"000000FFFFFFFF000000000000FFFFFFFF000000FF00FFFF00FF01FFFFFF0000",
      INIT_41 => X"FFFFFEFF00FF00FFFF00FFFF00000000FF00FFFFFFFF000000FF00FFFF00FFFF",
      INIT_42 => X"00000000FF00FEFFFFFFFEFF00FFFE0000FF0000FFFF00FFFFFFFF0000FF00FF",
      INIT_43 => X"FFFFFFFFFFFFFFFF00FFFF00000000FFFF0000FF0000FF01FFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFF00FF0000FFFFFFFFFF00FF00FF00FFFF00FFFFFF0000FF00FEFE",
      INIT_45 => X"FF0000FF00FFFFFF00FF00FF000000FFFFFF00FF00FFFFFFFFFF000000FF0000",
      INIT_46 => X"FFFFFF0000FF00FFFFFF0000FFFFFFFFFFFFFF00FF00FF000000FFFFFF000000",
      INIT_47 => X"0000000000FF0000FF00FF00000000000000FF0000000000FF0000FF000000FF",
      INIT_48 => X"FF0000000000FF000000FFFE00FFFFFF0000FFFF00FF000000000000000000FF",
      INIT_49 => X"000000FFFF000000FF00FF000001FF00FF00FFFFFF0000FF00FFFF000000FFFF",
      INIT_4A => X"000000FFFF00FFFF00000000FF0000FFFFFFFF00FF000000FF00FFFF00FF0000",
      INIT_4B => X"00FF0000FF0000FFFFFF00FFFFFFFFFF0000FF00FF00FF00FF00FF00FFFFFFFF",
      INIT_4C => X"00FF0001FFFF00FFFF0000FF00FFFFFF00FFFFFF0000FFFF00FFFFFFFF00FFFF",
      INIT_4D => X"00FF00FFFFFFFF00000000FFFFFFFE00FF00FFFF00000000FFFF000000FFFFFF",
      INIT_4E => X"0000000000FFFF00000000FFFF00FFFFFFFFFF00FFFF00FF00FF0000FF000000",
      INIT_4F => X"00FFFFFF000000FFFFFFFFFFFF0000FFFFFFFFFFFFFF00FFFF0000FFFF00FF00",
      INIT_50 => X"FFFFFFFFFFFFFF00FF0000FFFF00FFFF00FF00010000000000FF0000FFFFFFFF",
      INIT_51 => X"000000000000FFFF00FFFFFF0000FF00FFFF000000FF0000FF000000FFFF00FF",
      INIT_52 => X"0000FFFF000001FF0000FFFF000000FFFF000000FF00FF00000000FFFF0000FF",
      INIT_53 => X"00FF0000FFFF00000000000000FFFFFFFFFFFFFFFFFF00FF00FF00000100FF00",
      INIT_54 => X"FFFF0000FF0000FFFFFFFFFFFF0100FFFFFFFF00FFFFFFFF00FF00FFFFFFFF00",
      INIT_55 => X"FF00000000FF00FFFFFF00FF00FFFFFFFFFF0000000000FF00FF000000FFFFFF",
      INIT_56 => X"FFFF00FFFFFFFFFFFFFF00FF00FF000000FFFFFFFFFF0000FF00000000FF0000",
      INIT_57 => X"0001000000000000FF000000FF00FF000000FFFFFFFFFFFFFF0000FFFFFFFF00",
      INIT_58 => X"FFFFFF00010000FF00FFFFFFFFFFFFFF00FF00FF00FF00FFFF00FF00FFFF0000",
      INIT_59 => X"FF00FF00FFFF0000000000FFFFFFFFFF0000FFFFFFFF00FFFF00FFFFFFFFFFFF",
      INIT_5A => X"0000FFFF0000FF00FFFFFF00000000FF0100FF00FF00FF00FFFFFFFFFF00FFFF",
      INIT_5B => X"000000FF00FF00000000FFFF00FF0000FF00000000FFFFFFFF00FF00FFFF00FF",
      INIT_5C => X"FFFFFF00FF0000000000FF00FF00FF00FF00FFFF000000000000FFFF00FFFF00",
      INIT_5D => X"0000FFFF00FF00FF00010000000000FF01FF00FF00FF0000FFFFFF0000FFFF00",
      INIT_5E => X"FEFF00FFFF00FF000000FF00FFFFFF0000FFFFFFFFFF00FFFF00000000FFFFFF",
      INIT_5F => X"FFFFFF00FFFFFF00FF00FF00FFFFFFFFFFFFFF00FF00FF0000FFFFFFFF00FFFF",
      INIT_60 => X"00000000FFFFFFFFFF00FF0000FF0000FF0000FF00FFFF00FFFF00FF0000FF00",
      INIT_61 => X"00FF00FF000000000000FF00FF000000FF00FF00FF000000FFFF000000FF00FF",
      INIT_62 => X"FF00000000FFFFFF000000FFFFFF0000FFFF000000FF00000000FFFF01FFFFFF",
      INIT_63 => X"00000000FF00FF00FFFF00FFFF00FFFFFFFFFF0000FF00FF00FFFFFFFFFF0000",
      INIT_64 => X"0000FF00FF000000FF00FFFFFFFFFF000000FFFF0000FF0000FFFFFF0000FF00",
      INIT_65 => X"000001FF00FFFF00FF00FF00FF00FFFFFFFF000000FFFF0000FFFFFF00FFFF00",
      INIT_66 => X"0000000000000000FF000000FF0000FFFF00000000000000FFFF0000FFFFFF00",
      INIT_67 => X"00FFFFFFFFFFFF0000000000000000FF0000000000FF000000FFFF0000000000",
      INIT_68 => X"FFFFFFFFFF0000FEFFFFFF00FF000000000000FF000000FF0000FFFF000000FF",
      INIT_69 => X"00FEFF000000FF00FFFFFFFFFF00000000FFFFFFFFFFFF000000FF01000000FF",
      INIT_6A => X"FFFFFF0000000000FF00FF00FFFFFFFFFFFFFF00000000FF00FF0001FF00FF00",
      INIT_6B => X"00FF0000FF00FF0000FF00FFFFFFFFFFFFFEFF00FFFFFFFF00FFFFFF0000FF00",
      INIT_6C => X"00000000FFFE000000FFFFFFFF00FFFF00FFFFFFFFFEFF0000FFFFFFFE00FFFF",
      INIT_6D => X"00FF000000FFFF00FFFFFFFF00FFFFFFFF0000FF00FFFFFFFFFF00FFFF00FF00",
      INIT_6E => X"01FF000000000000FF0000FF00FFFF00FF0000FF0000FF00FFFFFFFFFFFF0000",
      INIT_6F => X"00FFFF0000000000000000FF0000FF00FFFFFFFF00FFFF000000FFFFFFFF0000",
      INIT_70 => X"00010000FFFF00000000FF0000000000FF00FFFF00FF00000000FF0000FF00FF",
      INIT_71 => X"0000FFFF0001FF000000FFFF00FF00000000FF00FFFF00FF00FF0000FFFF00FF",
      INIT_72 => X"0100FF00FF00FFFF00FFFF00000000000000FF000000000000FFFF00FF000000",
      INIT_73 => X"FF00000000FF0000FFFF0000FF00FF0000000000000000000000000000FF0000",
      INIT_74 => X"0000FF000000FF0000000000FF00FF00000000FF0000000000000000000100FF",
      INIT_75 => X"0000000000FFFFFF0000FFFF00FF00FFFFFF000000FF00FF0000000000000000",
      INIT_76 => X"00FFFF000000FFFFFFFFFFFEFFFE00FFFF00FFFFFFFF00000000FFFFFF0000FF",
      INIT_77 => X"00FF00FFFFFFFFFF0000FFFFFFFFFF00FF00FFFF00000000FFFFFF0000FFFF00",
      INIT_78 => X"00FF00000001FFFF0000FFFF0000FEFFFFFF0000FF000000FF0000FFFF00FF00",
      INIT_79 => X"FFFF00FF00FFFF00FF00FFFF00FF000000FFFF0000FFFF00FFFFFFFFFF000000",
      INIT_7A => X"FF000000FF000000FF000000000000FFFF000000FFFFFF0000FFFFFF01FFFF00",
      INIT_7B => X"FF0000000000FF00FFFF0000FF00FF0000FFFFFF0000FF0000FF0000FFFF00FF",
      INIT_7C => X"00FF00FFFF0000FFFF000000FF00000000FFFE00FFFFFFFF00FFFF000000FF00",
      INIT_7D => X"00FFFF0000FF0000FF0000FFFF0000FFFF00FF00FFFFFFFFFFFFFFFFFF0000FF",
      INIT_7E => X"FFFFFF00FFFF000000FF00FFFFFF000000FFFFFFFFFF00FF00FFFF00FFFF00FF",
      INIT_7F => X"0000FFFF00FFFF0000FFFF000000FFFF000000FF00FFFF00FF00FFFFFFFF00FF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"85216E878A1DE16571FE8575BBEED4F03C0BC23443EF714DB1CC468543C8E4C7",
      INITP_01 => X"B7E55681D371E23AD2FA07A17C7016090227D511380FCE6721686BDD06AC1FC0",
      INITP_02 => X"EBBC6B32F4480C84ED655AC8246DCBC8AB15521A1B9146254AAE2FCEDF8AB561",
      INITP_03 => X"4FB9997C5C24628B7A89ECBFB0BA87BE03F436723F74783417239123EAF0CC3E",
      INITP_04 => X"F87DAE6BA0095EF013A92FA4ECFDFD1B751D41D8599C07B731C3E47D203B3CD3",
      INITP_05 => X"10DA8CCE3946D3B6C85F9C6AE7FFFA23C323FC3EA8270FC36C5EAD8BDBA1A02D",
      INITP_06 => X"16A20EDF797CD634DF7A02F564DCEFDD0A73A68BBD02F046F4F611E7B7C5A58F",
      INITP_07 => X"EEC74BCFB1EE3F0421F3FC64F813F67EA0E7561F07A2F6843D36B335E54315F5",
      INITP_08 => X"44FA3817890D3490513FCF2A4B135D32D5E505490A0C56EFE383EACC6423A5DC",
      INITP_09 => X"3D43A3896620759328003BA504295B1866CF672FFEB8172FEBB66D39144540C0",
      INITP_0A => X"EF3A1429CA2632A05FDCA246B08E101E9140FC145FFDF377388F2A58C11F96ED",
      INITP_0B => X"096D3A7FE2EC2A915FC5E09C5CE7F3AE214A7F6C22E60BC7F0D635A1EEBACF52",
      INITP_0C => X"74E5AFE7B2167CD0AA34158C05642542387D96499A85E3B089FBFA47DF51E444",
      INITP_0D => X"0F86780DEEBEA0F7B13A4CA4793955231FA20E0F16949DCC8009F2AC9DCFBFFB",
      INITP_0E => X"0E06DE1057430069D283D9347A8FE73EE5E322ABB49ABAC389ED9274DAE986C2",
      INITP_0F => X"51E249B33110EF0AF007E6FBC1DE26790D69536BF3D1A82417CF60035DA90795",
      INIT_00 => X"00FF00000000FFFFFFFF0000FF000000FFFFFF0000FF0000FFFF000000FFFFFF",
      INIT_01 => X"FF00FFFF000000FFFFFF0000FFFF000000FF000000FFFF00FF00000000FF00FF",
      INIT_02 => X"00FF00000000FFFFFFFFFF00FFFFFFFF00FFFFFF000000FF00FF0000FFFF00FF",
      INIT_03 => X"0000FFFFFEFF000000000000FF00FFFFFFFF00000000FF000000FFFF00FF0000",
      INIT_04 => X"FF00FFFFFF00FFFFFFFFFF00FFFFFF00FFFF00FF00FF0000FFFEFFFF00000000",
      INIT_05 => X"00FFFFFF000000FFFFFFFFFFFFFFFF00FF00000000FF00FF00FFFFFF00FF00FF",
      INIT_06 => X"FF000000FF00FF00000000FFFFFE00FFFFFFFF00000000FF00FFFF0000FF00FF",
      INIT_07 => X"FF00000000FF00FF0000FF00000000FF00FFFF00FFFFFF00FF00000000FFFFFF",
      INIT_08 => X"0000000000FFFF00FF00FF00FFFF0000000000FFFFFFFFFFFFFF000000000000",
      INIT_09 => X"0000FE00010001FF00FFFF00FF00000000FFFF00FF00FFFFFFFF00FFFFFF00FF",
      INIT_0A => X"0000FFFFFF00000001000000FFFFFFFFFFFF0000FFFFFF0000FFFF0000FFFFFF",
      INIT_0B => X"000000000000FF000000FF0000FFFFFFFFFF00FF00FF00FF000000FF000000FF",
      INIT_0C => X"00FFFFFFFFFF000000FFFFFF00010000000000FF00FFFF0000000000FF0000FF",
      INIT_0D => X"FFFE00FF0000FF00FFFFFFFEFF00FF000000000000FFFFFFFF00FF00000000FF",
      INIT_0E => X"FFFF00FF0000FFFF00FFFFFF000000FFFFFFFF000000FF000000FFFFFF00FF00",
      INIT_0F => X"FF00FFFF00FFFFFFFFFFFF0000FF00FF00FF00FF00FFFF00FF000000000000FF",
      INIT_10 => X"FFFF00FFFFFFFFFFFF000000FF00FF00FF00FFFF00FF00FF00FFFF00000000FF",
      INIT_11 => X"00FF0000FF00FF00FF00FF00FFFFFF000000FF01FFFFFFFFFFFF0000FFFFFF00",
      INIT_12 => X"000000FFFF00FFFFFF0000FF000000FF00FF000000FFFF000000FF0000FF00FF",
      INIT_13 => X"FF00FF00FF00FFFF000000FF00FF00FF00FF00FF0000FF00000000FFFF00FF00",
      INIT_14 => X"0000FF0000FF000000FFFF00FFFF00FFFFFF0000FE00FFFFFFFE0000FF000000",
      INIT_15 => X"FFFFFF00FFFF00FF00FFFF0000FF00FF00FF00FFFF00FF00FFFF0000FF000000",
      INIT_16 => X"FFFFFFFF00FF000000FF0000FF00000000000000FFFF0000FF00000000FF0000",
      INIT_17 => X"FFFFFF00FF00FFFFFF00FFFFFFFF000000FFFF00FF00FFFF0000FFFF0000FF00",
      INIT_18 => X"FFFFFF00FF00FF00FFFFFFFF00000000FFFF0000FFFF00000000FFFFFFFFFF00",
      INIT_19 => X"000000FF00FFFFFF0000FF000100FFFFFF0000FF000000FF0000FF000000FFFF",
      INIT_1A => X"0000FFFFFFFFFFFF00FFFFFF00FF000000FFFFFFFF0000000000FFFE00FF0000",
      INIT_1B => X"000000000000FFFFFFFFFFFF00FF00000000FEFF00FFFF0000FFFFFF0000FF00",
      INIT_1C => X"FF00FFFF00000000FF00FFFFFF00FF00FF00000000FFFFFFFF00FFFFFFFFFF00",
      INIT_1D => X"00FFFFFFFF00FF00FF000000FF0000FFFFFFFF00FFFF0000FF00FEFEFFFFFFFF",
      INIT_1E => X"00FF00FFFFFF00000000FF0000FF000000FFFF000000FF00FF000100FF00FEFE",
      INIT_1F => X"00FF0101FFFFFFFFFF00FFFFFF0000FFFF0000FFFF0000FF00FFFFFFFFFF0100",
      INIT_20 => X"0000FF00000001010000FFFFFF00FFFF0000FFFFFFFF0000FFFF00FF0000FFFF",
      INIT_21 => X"0000FFFF000000FFFFFF00000100FFFFFFFFFF0000FF000000FFFFFFFFFF00FF",
      INIT_22 => X"00FF00FFFF0000FFFF0000FFFFFF00010100000000FFFFFFFF00FFFF00FFFFFF",
      INIT_23 => X"00FFFFFF00FF01FF000000FFFFFF00FF00FF0000010000FFFFFF00FFFF000000",
      INIT_24 => X"FFFFFF00FFFF0000FFFFFFFFFFFF00FFFFFFFFFFFFFF00FF000000FFFF00FFFF",
      INIT_25 => X"000000FE0000FFFFFF00FF00FF0000FF0000FF00FFFFFEFFFF00FF0000FF0000",
      INIT_26 => X"FF00FF000000000000000000FF0000FF00FF00FFFFFEFF00FFFFFFFF00000000",
      INIT_27 => X"FFFFFFFFFF00000000FFFFFFFFFF00FFFF00FF00FFFFFF0100FFFF00FF00FFFF",
      INIT_28 => X"FFFF00FFFF00FFFEFF00FF00000000FFFF00FF00000000000000FF00FFFF00FF",
      INIT_29 => X"00FFFF00FFFF000000FF00FFFFFFFF00FE00FF00FFFF00FFFF000000FF00FFFF",
      INIT_2A => X"FF00FF00FF0000000000FF0001FFFFFF00000000FFFFFFFFFFFF00000000FFFF",
      INIT_2B => X"FFFF00000000FFFF0000FF000000FFFFFFFFFFFFFFFF00000000FFFFFFFFFF00",
      INIT_2C => X"FFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF000000FF000000FFFF",
      INIT_2D => X"FFFF0000FF00000000FF00FFFFFFFFFFFF0000FFFFFF000000FFFF00FF00FF00",
      INIT_2E => X"0000FFFFFF0000FF00FF000000FFFF00FFFF00FF0000FFFFFF00FFFF00FFFF00",
      INIT_2F => X"000000FF00000000FFFF00FFFF00FE00FF000000FFFF0000FFFF0000FFFFFF00",
      INIT_30 => X"FF00FFFF00FFFFFFFFFF000000FF00FFFF00FF0000FF00FFFF000000FFFFFFFF",
      INIT_31 => X"FFFFFFFF00FF0000FFFFFFFF00FFFF00000000FF000000FFFFFFFF0000FFFFFF",
      INIT_32 => X"FF00FFFFFFFF00FF000000000000FF00FFFFFFFF0000000000FF000000FFFF00",
      INIT_33 => X"00000000FF00FF0000FFFFFF0000FFFFFF00FF0000FFFF00FF000000FF00FFFF",
      INIT_34 => X"00FFFF0000FF0000FFFF00FFFFFF0000FFFFFF00FFFFFFFFFEFF00FFFFFF00FF",
      INIT_35 => X"FFFF00FFFFFFFFFF00FFFFFFFF00FF00000000000000FF00FFFFFFFF00FF00FF",
      INIT_36 => X"00FFFFFFFF0000FF00FFFFFFFFFF0000FFFF00FF00FFFF000000FFFF00FF0000",
      INIT_37 => X"000000FF00FFFF00FF00FF000000FF0000000000FFFFFF00FEFF00FFFFFFFFFF",
      INIT_38 => X"FFFFFF0000FF00FF00FF00000000FFFF000000FF00FF00FFFFFFFFFF00FF00FF",
      INIT_39 => X"0000FFFFFFFF01FF0000FFFF00FFFF00FF00FFFF0000FFFF0000FFFF00FF00FF",
      INIT_3A => X"0000000000FFFFFFFF00FF000000FF00FFFFFFFF00FFFF00FF00000000FF0000",
      INIT_3B => X"FF00FF0000000000FFFFFF0000FFFFFF00FF00FF00FFFF00000000FFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFF000000000000FF0000FFFFFFFFFFFF00FFFF0000FFFFFFFFFFFF00",
      INIT_3D => X"0000FF00000000FFFFFFFFFF0000FFFFFFFFFFFFFFFF000000FFFF0000FF0000",
      INIT_3E => X"FF00FFFF000000FFFFFFFF00FFFFFF000000FFFFFFFFFFFF0000000000FF0000",
      INIT_3F => X"FFFFFF00FFFFFF00FFFF000000FFFFFF00FF0000FF00FFFFFFFF0000FFFFFFFF",
      INIT_40 => X"00FFFF0000FF00000000FF000000FFFFFF00FF0000FF00FFFFFF00FFFFFF0000",
      INIT_41 => X"FFFFFF000000FFFFFF0000000000FFFFFFFFFF00FF00FF00FFFF0000FFFF0000",
      INIT_42 => X"00000000FF00FF0000000000FFFF000000FF00FF00FFFF00FFFFFF00FFFFFFFF",
      INIT_43 => X"FFFF00FF00FF00FFFFFFFF0000FF00FF0000000000FF00FF00FF0000FF0000FF",
      INIT_44 => X"00FF0000FF00FFFF000000FF0000FFFF00FF00FFFFFF00FF0000FFFF0000FF00",
      INIT_45 => X"01FF00FF000000FF0000FEFFFFFFFFFFFFFF0000FFFFFFFF0000FF00FF00FF00",
      INIT_46 => X"FF000000FF0000FF00000000FFFF00FF0000FFFF00FF0001FF0000FF00000000",
      INIT_47 => X"00FF000000FF0000FFFFFFFFFF00FF000000FFFFFF000000000000FF00FFFFFF",
      INIT_48 => X"000000FF00FF000000FF000001FF00FF00FF000000000000FFFF000000000000",
      INIT_49 => X"FFFFFF00FF00FEFFFF00FFFF00FFFF0000FFFF00FFFF00FF0000FFFFFF0000FF",
      INIT_4A => X"FFFFFFFFFFFFFF00FF00FFFFFF000000000000FF00FFFFFF0000FF00FFFFFFFF",
      INIT_4B => X"00FFFF0000FFFF00FFFF0000FFFFFFFF00FFFF0000FFFFFF0000FE00FFFFFFFF",
      INIT_4C => X"0000000000FF00000000FF00FF0000FF00FF00FFFF00FFFF000000FFFF000001",
      INIT_4D => X"0100FF00FF00000001000100000000000000FFFEFF00FFFFFF00FF0000FF00FF",
      INIT_4E => X"00FFFF0000FFFF000000FF000000000000FFFFFF00FF00FFFF0000FF0000FEFF",
      INIT_4F => X"0000FFFFFFFF00FF00FF00000000FFFFFF00FF000000FFFFFF000000FF0000FF",
      INIT_50 => X"FFFF0000000000FF000000FFFFFFFFFFFF0000FF00FFFF00FFFFFF00FFFF00FF",
      INIT_51 => X"0000FFFFFF000000FF000001FFFFFFFF0000FF00FF00FF0000FF00FFFF000000",
      INIT_52 => X"00FE00FFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFF0000FFFF00FFFFFF00FFFFFF",
      INIT_53 => X"FF0000FF000000FF00FF000001000000FFFFFFFFFFFF0000000000FF00FF0000",
      INIT_54 => X"FF00FFFF00000000FF000000FFFFFF00000000FF00000000000000FFFFFFFF00",
      INIT_55 => X"00FF00FFFEFFFFFFFFFF00FEFFFF0000FF00FF000000FF0000FF000000FFFF00",
      INIT_56 => X"FFFF0000FF00FF000000FF0000FFFF000000FFFF0000FF00FE00FF0000000000",
      INIT_57 => X"FFFFFF00FFFFFFFF0000FFFFFF00FF00000000FF00FF00000000FF00FF0000FF",
      INIT_58 => X"FFFFFF00FFFFFF00FF00FFFFFF00FF00FFFF0000FFFFFFFF00FF00FF0000FF00",
      INIT_59 => X"FFFFFFFF00000000FFFF00FF00FFFF000000FFFF00FF00FFFF00FF00000000FF",
      INIT_5A => X"0000FF000000FF00FFFFFF0000FFFF0000000000FF00FFFFFFFF000000FFFFFF",
      INIT_5B => X"0000FF00000000FF00FF0000FF00FF0100FFFFFFFFFFFFFF00FFFF00FFFF0000",
      INIT_5C => X"00FF00FFFFFF0000FFFFFF0000FFFFFFFEFFFFFF0000FFFFFF01FF00FFFFFF00",
      INIT_5D => X"00FF00FFFFFFFFFFFFFF000000FF00FFFFFFFF0000000000FF0000FFFFFF0000",
      INIT_5E => X"FFFFFF000000FF00FFFFFF00FFFF00000000FF00FF00FF00FF0000FF000000FF",
      INIT_5F => X"00000000FF0000FF00FFFF00FFFF00FF0000FFFFFF00FF0000FFFFFFFFFFFFFF",
      INIT_60 => X"FFFF00FFFFFFFFFF00FF00FF000000FFFFFFFF0000FF000000FF000000FF0000",
      INIT_61 => X"FF000000FF0000FFFFFFFFFFFF00FFFFFFFFFFFFFF00FF0000FF000000FFFFFF",
      INIT_62 => X"FF0000FFFF00FF00FF00000000FF00FFFFFFFF000000FFFFFF00FFFF00000000",
      INIT_63 => X"0000FFFFFF00000000FFFFFFFFFF00FFFF0000FF00FFFF0001FF0000FF0000FE",
      INIT_64 => X"0000000000FF00FF00FFFF0000FF00000000FF0000FF00FF00FF00000001FF00",
      INIT_65 => X"FF00FF00FF00FF010000FFFF00FF0000000000FF00FF00FFFF000000FFFF0000",
      INIT_66 => X"FF00FFFF0000FF00000000FF00FFFF0000FFFFFFFFFF0000FFFF00FF00000000",
      INIT_67 => X"00FFFEFF00FF0000FFFFFF0000FF00FFFF00FF00FFFFFFFFFFFFFF0000FFFFFF",
      INIT_68 => X"FF0000FFFFFF00FFFFFF0000FFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF00FFFF",
      INIT_69 => X"FF0000000000000000000000FF0000FFFFFFFFFF0000FF00FF00FF00FFFF0000",
      INIT_6A => X"000000FF00FFFF00FF0000FE00FF0000FF0000FFFFFF00FFFFFF0000FFFF0000",
      INIT_6B => X"000000FFFFFFFFFFFF00FF000000FF0000000000FFFFFF0000000000FFFFFFFF",
      INIT_6C => X"00FFFFFFFF0000FF0000FFFFFF0000FF00FF00FF00FF00FF0000FF000000FFFF",
      INIT_6D => X"FF00FFFF000000FE0000FFFFFF00FF0000FF0000FFFF0000FF00FF0000FF0000",
      INIT_6E => X"FFFFFF00FFFFFF00FF00FFFFFFFFFF00FF00FF0000000000FFFFFFFF00FFFFFF",
      INIT_6F => X"00000000FFFFFFFFFF00000000FFFF0000FFFFFFFF01000000000000FFFF00FF",
      INIT_70 => X"FFFF00FFFF00FF00FFFFFF00FF0000FFFF00000000FFFF00FFFF00000000FF00",
      INIT_71 => X"FF000000FF0000FFFFFFFF00FEFF00FFFF0000FF0000FF0000FFFFFF00FF0000",
      INIT_72 => X"FF00FFFF00FF0000FF0000FFFF00FF00FF00FFFFFF00FF00FFFF00000000FEFF",
      INIT_73 => X"FFFFFF0000FF00FFFFFFFF000000FFFF0000FF000000FF00FF00FF00FF00FFFF",
      INIT_74 => X"00FFFFFFFF00FF00FF000000FFFFFFFFFFFFFF0000FFFFFF0000FFFFFFFFFF00",
      INIT_75 => X"FFFF00FF0000FF00FF0000000000FFFFFFFF00FFFF0000FF0000FFFF00FF0000",
      INIT_76 => X"00FF00FF00FFFFFF00FF00000000FFFF000000000000000000FFFF00FF0000FF",
      INIT_77 => X"00000000FFFFFF000000000000FFFF00FFFF00FFFFFFFF00000000FF00000000",
      INIT_78 => X"00FF00FFFFFE00FFFF00FF00FF0000FF0000000100FFFFFFFF0000FF00FF00FF",
      INIT_79 => X"000000FF00FFFFFFFFFE0000FFFFFFFF00FFFF0000000000000000000000FFFF",
      INIT_7A => X"FFFFFFFE0000FFFFFFFF00FF000000FFFF00FF00FF0000000000FF0001FF0000",
      INIT_7B => X"00000000FFFF00FF00FFFF00FF0000FF01FF00FF0000FFFF00FFFF00FF00FFFF",
      INIT_7C => X"FFFF0000000100FFFFFF00FFFFFFFF000000FF0000FFFF0000FFFFFFFF0000FF",
      INIT_7D => X"FFFFFFFF000000000000010000FFFFFFFFFFFF0000FFFF00FFFFFFFFFF00FFFF",
      INIT_7E => X"0000FFFF000000FF000000FF00000000FFFFFF00FFFFFFFF00000000FF00FF00",
      INIT_7F => X"00FF00FF000000FFFFFFFF000000FF0000FF0000FF0000FFFF00FFFF0000FFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"145000023DC0846BF6C3EFB6B17EC71403FE96907F5CCA5FE5BE0AF4364C8F84",
      INITP_01 => X"3D9AFD474DDCC8245112301F2D254D2EB8D803BAFF19423F24845D08006F1B10",
      INITP_02 => X"BE29E2803173180969E00026CB0AC8400AC343BCCD1B5EC8F8C251E761FD6961",
      INITP_03 => X"740AD55FD34712F8ECDA7F6801853FFA6BBADC2EBAFBDE32457C9916BFCA83D3",
      INITP_04 => X"4BB8959F4724762636462F50536F48D793053C72FEE654F8CA7C239DC20911DB",
      INITP_05 => X"A6ED7738BD45C799FEAA88D30183EAAFA7C2129C1CF000DCC890DF06F9AA380E",
      INITP_06 => X"E0029CD67D6C31CD12EC2642D1FFCEDF5ED28FF0BA5A7483143741CB50FD0DC0",
      INITP_07 => X"FFFA6EBBCDF2F365072EFDB4BA8F92FE266FE7925ED5E004195DE4D34581018E",
      INITP_08 => X"422A678EC49AFC7F64E51C68A812F48E212ACEC58FB90562536BC82910F0414F",
      INITP_09 => X"E0F588CC0F3C5AE4758FC9A7040B4215E4F823124FD94F02A5C3A0FF154C4CFC",
      INITP_0A => X"6A1CD48352E35D01F216746FDE62143F923F027D871A276EBAC0ECF79B34CE97",
      INITP_0B => X"1F2EAEFE2D7069741154F80D7AF280295037E28951FEA274ECF7B312A2B81780",
      INITP_0C => X"80F00BF05700830B180341FF0863BEE159501F7D8989FB4C5C9FFE23330EE98F",
      INITP_0D => X"FBA9DD8C17EAA2FBBFF39BEC3DF778EA22EA6EF886F86A822502880B60AF0780",
      INITP_0E => X"784150786900202F7584251D5FDADBE133088807DADD6253CE73BC79BCC3BCE0",
      INITP_0F => X"CCA11FF93200F7C041FFDC379FF925E1EDE1FD3FF012F21F2E479FC796B8463D",
      INIT_00 => X"0000FFFF00FFFF0000FF0000FFFF0000FE000000FFFFFFFFFF00000000FF0000",
      INIT_01 => X"FEFFFF0000FE00FFFF00FFFFFFFFFF0000000000FF00FF00FFFFFEFF00FF0000",
      INIT_02 => X"00FFFFFEFFFFFEFF00FF00FFFFFF0000FFFF0000FF00FF0000FF00FFFFFFFEFF",
      INIT_03 => X"000000000000FFFFFEFFFEFEFFFFFF00FF0000FF00FFFF00FF0000FF00000000",
      INIT_04 => X"FF00FFFF000000FF00FFFFFFFFFFFE00FFFF000000FFFFFF000000FF00FF0000",
      INIT_05 => X"FFFFFFFF00FFFF00FFFF00000000FFFFFFFFFE00FFFFFFFFFF00FFFF00FFFF00",
      INIT_06 => X"0000FFFFFFFF00FFFFFF000000000000FF00000000FF000000FFFF00FF00FFFF",
      INIT_07 => X"000000FF00FF000000FF00FF000000000000000000000000010001000100FF00",
      INIT_08 => X"000000000000000000FFFF00FFFFFFFF000000FFFF00FFFF000000FF00010000",
      INIT_09 => X"0000FE0000FF0001FF00000001FF000000FF00FFFFFF00FF00000000FF000000",
      INIT_0A => X"FFFFFFFFFFFFFFFF000000FFFF0000FF00FF00000000FF000000FFFFFFFFFFFF",
      INIT_0B => X"FF00FFFFFF000000FFFF00FFFF000000000000000000FFFFFF00FFFFFF00FF00",
      INIT_0C => X"0000FF00FFFF00FF0000FF0000FF00FF00FF0000FFFF00FF0000FF00FFFFFF00",
      INIT_0D => X"00FF00FF000000FF000000FF0000FF000000FFFF00000000000000FFFFFFFFFF",
      INIT_0E => X"01FF0000FFFF00FFFFFF00FFFFFF0000FFFF0000FF0000000000FF0000FF0000",
      INIT_0F => X"0000FFFFFFFF00FFFF0000FFFF00FF00FFFFFFFFFFFF00FF00FF000000FFFFFF",
      INIT_10 => X"00FFFF00000000FFFFFFFFFFFFFF00FF00FFFF00FF0000FF00FFFF00000000FF",
      INIT_11 => X"FFFFFFFFFF000000FFFF00000000FF0000FF00FF000000FFFFFFFF0000FFFFFF",
      INIT_12 => X"FFFF0000FFFF00FF000000FFFF00FFFF00FF00FFFFFFFF00FFFF0000FF000000",
      INIT_13 => X"00000000FF00FF00FFFF00000000FFFF00FF00000000FFFFFF00FFFFFFFF0000",
      INIT_14 => X"FEFF0000FF00FFFF00000000FF00FF00FFFF0000FF00000000FF000000000000",
      INIT_15 => X"00FFFF00FF0000FFFFFFFF000000000000000100000000000000FF0000FFFF00",
      INIT_16 => X"0000FFFF000000FF00FFFFFF0000FFFF000000FFFF01010001010000FF0000FF",
      INIT_17 => X"FF00FFFFFFFFFF000000FF00FF0000FEFFFFFF000000FF00FF00000000000000",
      INIT_18 => X"FF00FFFFFFFFFFFFFFFF0000FF00FF00FF0000000000FFFFFFFF00FF0000FFFF",
      INIT_19 => X"00FF000000FF00FF00FFFFFFFFFF0000FF0001FFFF0000FF000000FF00FFFF00",
      INIT_1A => X"FF00FFFFFF00FF00FFFFFFFFFF00FFFFFFFF00FFFFFFFF000000FFFF0000FF00",
      INIT_1B => X"00FFFF00FF00FFFFFF00FFFFFF00FF00FFFF00FFFFFF00000000FF00FFFFFF00",
      INIT_1C => X"00000000000000FFFF00000000FF00FF0000FFFFFFFFFFFFFFFFFFFFFF00FF00",
      INIT_1D => X"FFFFFE00FFFF0000FFFF00FFFF00FF0000FFFFFFFFFFFFFF00FFFF00FF000000",
      INIT_1E => X"FFFF00FF0000FFFF00FF000000FFFFFF000000FF0000FF00FFFFFFFFFF000000",
      INIT_1F => X"00FFFFFF00FF000000000000FF00FF00FFFF00FF00FF00FF00FF00FFFFFFFFFF",
      INIT_20 => X"FFFF00000000FF0000000000FF0000FF000000FF000000FFFFFF00FFFF00FFFF",
      INIT_21 => X"FFFF0000FF00FF0000FFFFFFFFFF00000000FF000000FFFFFF0000FFFFFF00FF",
      INIT_22 => X"FFFFFFFFFFFFFF00FFFFFF0000FFFF0000FF00FF00FF0000FFFFFFFFFF000000",
      INIT_23 => X"FF0000FF0000FFFF0000000000FF00FF0000FFFFFFFF000000FFFFFF0000FF00",
      INIT_24 => X"00FF00FF0000FFFF00FFFF00FFFFFFFF00FF0000FF010000FFFF01FF01FFFFFF",
      INIT_25 => X"0000FFFF00FFFF0000FF000000FFFF000000FF00FFFFFFFF00FF00FF00000000",
      INIT_26 => X"00FE000000FFFFFF0000FF0000FF000000FFFFFF00FFFF000000FF0000FFFF00",
      INIT_27 => X"00FF0000FF00FFFFFF00FFFFFF000001FF0000FF00FF00FFFF0000FFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFF0000FFFF00FF00FF00FF000000FFFFFF00000000000100FFFFFF00",
      INIT_29 => X"FFFF0000FF000000FF0000FF00000000FFFF00FFFFFFFFFF0001000000FFFF00",
      INIT_2A => X"000001FFFFFF0000FFFFFFFF000000000000000000000001FFFF00FFFFFF0000",
      INIT_2B => X"FF00FF0000FFFFFFFFFF00000000FF00000000FF0000FF00FF0000FFFFFF0000",
      INIT_2C => X"00000000000000FFFF0000000000FEFFFFFFFF00FF00FF00FF00FE00FFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFF00FF00FF00FF00FF00FF000000FF000000FFFF00FF0000FFFF",
      INIT_2E => X"FF00FFFFFFFF00FF00FF000000FF00FFFFFF000000FFFFFFFF0000FFFF0000FF",
      INIT_2F => X"FF00FF0000FFFF00FFFFFF00FFFF00FF00FFFFFF00FFFFFF0000FFFFFF000000",
      INIT_30 => X"00FF00FF00000000FFFFFFFFFFFF00FF00000001FFFF00FFFFFF000000000000",
      INIT_31 => X"000000FF00FF00000000FFFE00FFFFFF00FF0000000100FFFFFF0000FF00FFFF",
      INIT_32 => X"FF00FFFFFF00FF0000FF00FFFE00FF0000FFFFFF00FF0000FE0001000000FFFF",
      INIT_33 => X"00FF00FFFFFFFF00FFFF00FF0000FF00FF000000FFFFFFFFFFFFFFFF00000100",
      INIT_34 => X"FFFF00FF000000FFFFFFFFFFFFFFFFFFFFFF0000FEFFFF00FFFF00FFFFFFFFFF",
      INIT_35 => X"000000FF0000FF00FFFFFF00FFFF00000000FF0000FFFF0000FF00000000FF00",
      INIT_36 => X"00FFFFFFFFFF00FF00FFFF00FFFF00000000FFFF000000FFFFFF0000FFFF00FF",
      INIT_37 => X"FFFFFF0000000000000000000000FF00FF0000FFFFFF0000FFFF00FF00FFFF00",
      INIT_38 => X"00FF000000FF00FFFF000000000000FF01000000000000FFFF000000FFFFFF00",
      INIT_39 => X"000000FFFF0000FF00FF00FFFFFF00FEFFFFFF0000FF0000FFFF01FF0000FFFF",
      INIT_3A => X"00FF00FFFFFFFF00FFFF00FF00FF00FFFFFFFE00000000000000000000FF0000",
      INIT_3B => X"0000FF0000FFFF0000FFFF00FFFFFFFFFFFFFF0000FFFFFFFF0000FF0000FF00",
      INIT_3C => X"FF00FFFFFF00FF00FF000000FFFFFFFFFF0000FF0000FF00FFFFFFFFFFFFFF00",
      INIT_3D => X"0000000000FFFFFF0000FF00FFFFFF00FFFFFFFFFFFF00FFFF00FFFF00FF0000",
      INIT_3E => X"FFFF0000FFFF00FFFFFFFFFF0000FF00FFFFFFFF0000FFFF00FFFF0000FF00FF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFEFFFF00FF0000FFFF00FFFFFF00FF00FFFFFF00FFFF",
      INIT_40 => X"000000FF00000000FFFFFFFF0000000000FF0000000000FF00FF0000FFFFFFFF",
      INIT_41 => X"00FF00FF0000FFFF01FFFF00FF00FFFFFFFF0000FF0000000000FF00FF0000FF",
      INIT_42 => X"FF000000FFFFFFFFFF00FFFFFF0000FF0000000000FF00FF00FFFF000000FF00",
      INIT_43 => X"0100FF00000000FF0000FF00FF00FF00FFFF0000FFFFFF00FFFF000000FF00FF",
      INIT_44 => X"FE00FF00FF000000000000FF0000FF00FFFFFFFF00FF0000FF000000FFFFFF00",
      INIT_45 => X"00FFFF0000FF0000FFFFFF0000FF00FF000000FFFFFF000000FFFF00FF000000",
      INIT_46 => X"FFFF000000FF0000FF0000FFFF00FF00FFFFFFFFFFFF000000FFFFFFFFFFFFFF",
      INIT_47 => X"00FF00000000FF000000FF00FF00FF0000FFFE0000FFFFFFFF000000FFFFFF00",
      INIT_48 => X"000000FF00FF00FF00FF0000FFFF000000FF0100FFFF0000FFFFFFFFFFFF0000",
      INIT_49 => X"FF00FF0000FF00FFFFFF00000000FFFFFF00FF0000000000FFFFFFFFFFFFFEFF",
      INIT_4A => X"00FF0000FFFFFFFFFFFF00FFFF0000FF00FF0000FFFFFFFF000000010000FF00",
      INIT_4B => X"FFFFFF0000FF0000FFFFFFFFFF0000000000FF000000FFFF000000FF0000FE00",
      INIT_4C => X"0000000000FF000000000000FF00FFFF00FF00000000FF00000000FF00FF00FF",
      INIT_4D => X"00FFFFFF00FF00FFFF000000FFFFFFFFFFFF0000FF0000FFFF00FF0000FFFFFF",
      INIT_4E => X"00000000FFFFFFFF0000FFFFFFFF000000FF00FFFF00FF00FEFFFF0100FF0000",
      INIT_4F => X"FFFFFF0000000000FFFFFFFF00FF00FFFF000000FF000000FFFF0000FFFF0000",
      INIT_50 => X"FF0000FFFF00FFFF0000FFFF00FF0000FFFF0000FFFFFF00FF0000FF00FFFFFF",
      INIT_51 => X"FF00FFFFFE00FF00FFFF000000010000FFFFFF00FEFF0000FFFFFFFF00FFFFFF",
      INIT_52 => X"FF00000000FFFFFF000000FFFF01FF000000FF0000FFFFFF00FFFF00FFFFFF00",
      INIT_53 => X"FF0000FF0001FF000000FFFFFFFFFFFF000000000000FF0000FFFFFFFFFF00FF",
      INIT_54 => X"FFFE00FFFFFFFF0000FFFF000000FF00000000FF00FF00000000FFFEFFFFFFFF",
      INIT_55 => X"FFFFFFFF0000FF00000000FF00FFFF0000FFFFFF00FF000000FFFF00FFFFFFFF",
      INIT_56 => X"00FE00FF0000FF00FFFFFF000000FFFF00FF00FFFFFF00FF00000000000000FF",
      INIT_57 => X"00FFFF00FF00FF01000000FFFFFF0000FFFF00FF00FF0000FF0000000000FFFF",
      INIT_58 => X"FF00FF000000FF00FF00FFFFFF000000000000FF00FFFFFFFF01000000000000",
      INIT_59 => X"FFFFFF00FFFF0000FFFFFFFF00FFFFFFFF00FFFF0000FFFF000000FF0000FF00",
      INIT_5A => X"00FF00FF000000FFFFFFFFFFFFFFFF01FF00FF000000FF0000FFFFFF00FF0000",
      INIT_5B => X"00FF00FF000000000000FFFF00FFFFFFFFFFFF000000FF00FF000000FF0000FF",
      INIT_5C => X"00FFFFFFFF00FF00FFFFFFFF0000FF00FF000000000000000000FF00FF0000FF",
      INIT_5D => X"000000FF000000FF00FF00FF00FF0000FEFFFFFFFF00000000000000FFFF00FF",
      INIT_5E => X"0000FF00FFFF00FF00FFFFFF0000000000FFFF00FF0001FF00FFFFFF00FF0000",
      INIT_5F => X"000000FFFFFFFFFF0000FF00FFFFFF00FF00FF00FFFFFF00FFFFFFFFFFFFFF00",
      INIT_60 => X"0000FFFF0000FFFF00000000FFFFFF00FFFFFF00FF0000FFFF000000FFFFFFFF",
      INIT_61 => X"00FF00FFFFFF0000FF0000FEFFFEFFFFFEFFFFFFFFFFFF000000FF000000FFFF",
      INIT_62 => X"FF000000FF0000FFFF000000FF0000FFFFFFFFFFFF00FFFF00FF0000FFFF0000",
      INIT_63 => X"00FF00FFFF0000FF00FF00FF00000000000000FFFFFFFFFF00FFFFFFFFFF00FF",
      INIT_64 => X"00000000FF01000000FFFF000000FFFFFF00FFFFFFFFFF00FFFFFF00000000FF",
      INIT_65 => X"000000FFFF000100000001000000FFFF00FF0000000000FFFFFFFFFFFFFFFFFF",
      INIT_66 => X"00FF00FF00FFFFFF0001010100000000FF0000000000FFFF00000001FF00FFFF",
      INIT_67 => X"FF00000000000000FFFFFFFF0001010001010000FF00FFFFFFFFFFFE00000000",
      INIT_68 => X"00FFFF0000000000FF00FF00FFFFFFFF0000000100FFFFFFFF00000000000000",
      INIT_69 => X"0000FF0000FF00FF000000000100FF00FF000000FF00000000000000FF00FFFF",
      INIT_6A => X"FF00000000FFFF00FFFFFFFFFF00010000FFFF00FF01FF00FF0000000000FF00",
      INIT_6B => X"0000FF000000FF00FFFFFF00FF00FF0100FFFF00FFFFFF00FFFFFFFFFF000000",
      INIT_6C => X"0000FFFFFFFF00FFFFFFFFFF00FFFFFF00FFFFFFFF000000FFFFFF00FF00FF00",
      INIT_6D => X"FF00FFFFFFFFFFFFFFFFFFFF0000FFFFFF0000FFFF00FFFFFFFFFF00FFFF0000",
      INIT_6E => X"000000FF00FFFFFFFFFFFF00FF00FF00FF00FF000000FF00FFFFFFFFFF00FFFF",
      INIT_6F => X"FFFFFFFFFF00FFFFFF00FF00FE0000FFFFFF00FFFFFF00FFFF000000FFFF0000",
      INIT_70 => X"FF00FFFFFFFF0000FFFF00000000FFFFFF00FFFFFFFF0000FFFFFF0000000000",
      INIT_71 => X"FFFF0000FFFFFF0000FFFFFF0000FFFFFF00FFFFFFFF000000FEFFFFFF0000FF",
      INIT_72 => X"FFFF00FFFF00FF00FFFF00FFFFFF00FF00FFFF000000FF0000FF00FF0000FFFF",
      INIT_73 => X"0000FFFF0000FFFF00000000FF000000FF000000FF0000000001000000FFFFFF",
      INIT_74 => X"00FF00FFFFFFFFFFFFFF00FFFF00FF00FFFF00FFFF00FFFFFFFFFF00000000FF",
      INIT_75 => X"00FFFFFF00FF00FFFF00000000FF00010000FF0000FF00FF000000FFFFFF00FF",
      INIT_76 => X"00FFFF00FF0100FF00000000000000000001FF00000000000000FF00FFFFFFFF",
      INIT_77 => X"00FFFFFFFF00000000FF0000000000FF00FF00FF0000000000FFFFFFFF000000",
      INIT_78 => X"FF0000FF00FFFF00FF00FFFFFF00000000FF000000FFFF000000FFFFFFFF00FF",
      INIT_79 => X"0000FF00FFFFFF0000FF000000FFFFFFFF0000FFFFFFFFFFFFFF000000FFFFFF",
      INIT_7A => X"FFFFFFFF00000000000000FF0000FF00FFFFFFFF0000FF00000000FFFFFFFFFF",
      INIT_7B => X"FFFFFF00FFFF00FFFFFFFF00000000FFFFFFFFFFFFFF00FF0000FFFFFFFFFFFF",
      INIT_7C => X"FF0000FFFFFEFFFFFFFFFFFFFF0000FF0100FF0000FF00FFFFFFFF00000000FF",
      INIT_7D => X"00FF0000000000FFFFFFFFFEFFFFFFFFFFFF00FFFFFF00000100FFFF00FFFFFF",
      INIT_7E => X"0000FFFF0000FF000000000100000000FFFFFFFF00FFFFFFFFFF000000000000",
      INIT_7F => X"FFFF0000FFFF0000FF00FF00000001FF000000FFFFFFFFFFFFFFFFFFFF0000FF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F3660F89B5362F36C197901F91D080E6F8014573005DD5C62D250A0F7ED1C2FF",
      INITP_01 => X"01621425CD681FFF10DB3F70E2DA73806484B6E4610D73661BD9B23FF9D5073A",
      INITP_02 => X"0FE67088DF9B66D260C0F5F83B4692ADD059F24A3FF2EE66B4841FC012D16050",
      INITP_03 => X"4520A2DE8D19D2EC324F1AC556EC1B4A845A25AE87B049F61109759BE5B56ED7",
      INITP_04 => X"8685D50090AF08F24E6117F6EC0CA030E6B8C300B96C9B68328DEDBE58C26501",
      INITP_05 => X"344FBBEE7F5E84D93FFDAAE7A86077DF96C76373E54C35990A37DE213C779027",
      INITP_06 => X"315664C16D59945C35445A984B66474CE7B76424DB6277F3093786DFC7306948",
      INITP_07 => X"7117FB5C34442D3DF892502B3821064275914258D81573CCD1FE58697C5637F5",
      INITP_08 => X"09EDC3803A7920107B44423AD212139027D659EFFDE966FF5FE3A1FBFFCF5FFF",
      INITP_09 => X"FF32D8E5A9286DFEFEBD3E0DD95EE42A95C057AE6C8137F2033171BA865BC1E4",
      INITP_0A => X"2FD2C62D979EFE232DFDB4CCCD99E181DF3E100E42C361FCED7D49B4DFC2C18F",
      INITP_0B => X"DE899E49BA39C10075F91BBC0504D017A280F06B7E1413E14C237C3B5198BFAC",
      INITP_0C => X"D04B36FB03A79569BF42FF7DFDC31D18B74C5A24990A0CF5394AA38B88FC7916",
      INITP_0D => X"00000000000000000000000000000000000000000000B42832A7A85590ECB0BB",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00FFFFFFFFFFFF00FFFF00FF000000FEFFFF00000000FF00FFFFFFFEFFFFFFFF",
      INIT_01 => X"0000FF00FFFF00FF0000FF0000FF00FF01000000FF00FF0000000000FEFFFFFF",
      INIT_02 => X"000000000000000000FF00FFFFFF00FFFFFF00FF00FF00FFFFFF000000FFFF00",
      INIT_03 => X"FFFFFFFFFF00000000000000000000FF00FF000000FF00FF00FFFFFF0000FFFF",
      INIT_04 => X"FF0000FF000000FFFFFF00FF00000001FF00000000000000FFFFFF0000FFFF00",
      INIT_05 => X"FFFF0000000000FFFF0000FF00FFFFFFFF0000FF00000000000000FFFFFFFFFF",
      INIT_06 => X"FF00FFFF00FF00FF0000FFFF00FFFF000000FF00FFFFFFFF0000FFFF00FFFF00",
      INIT_07 => X"FFFFFFFF0000FFFF00FFFF0000FFFF0000000000FFFFFFFFFF000000FF0000FF",
      INIT_08 => X"FFFFFFFFFF0000FFFFFF00FF00FF00FF0100000000FFFFFF0000FFFFFF00FF00",
      INIT_09 => X"000000FFFF00FFFFFFFF00FFFF0000FFFF00FFFF0100FF000000FFFFFFFFFFFF",
      INIT_0A => X"00FFFF00000000FF00000000FFFF00FF00FFFFFF0000FFFF00FFFF0000FFFF00",
      INIT_0B => X"00FFFF0000FF0000FF00000000FF0000FF00FFFF00FFFF00FFFFFF0000FF0000",
      INIT_0C => X"FFFFFF000000FF00FFFF00FFFF00FF0000FFFFFF0000FFFEFF00000000000000",
      INIT_0D => X"000000FF00000000FFFF00FFFF00FFFF0000FFFFFFFFFFFF00FFFFFF00000000",
      INIT_0E => X"FFFF0000FFFF00FF00FFFF00FF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"00000000000000FF00FFFF000000FF00000000FF01FF01000000FF0000FF00FF",
      INIT_10 => X"000000FF0000FF01FFFF00FF000100FF00FFFF000000000000FF00FF00000000",
      INIT_11 => X"FF00FFFF00FF0000FF00000000FF0000000000FFFFFFFFFFFFFF000000000000",
      INIT_12 => X"0000FFFFFFFFFFFEFFFFFFFF0000FF00FFFFFF00FFFFFF0000FFFF0000FFFF00",
      INIT_13 => X"FFFF00FF0000000000FF00FFFF0000FFFFFFFFFF0000FF0000FF0100FF00FF00",
      INIT_14 => X"0000FFFFFF00FFFF00FF000000FFFF00FE0000FF0000FF00FF00FF00FFFF00FF",
      INIT_15 => X"00FFFF0000000000FFFF000000000000FFFFFFFF00FF00FFFFFFFFFFFE000000",
      INIT_16 => X"FFFF00FFFFFFFFFFFF0000FFFF00FFFF00FFFF0000FFFF00FFFF00FF0000FF00",
      INIT_17 => X"00000001FFFFFFFFFFFFFF0000FFFF0000FFFFFF00000000FF000000FF000000",
      INIT_18 => X"FFFFFE0000FF00FFFF00FFFF00FF00FF00FFFF00FFFFFF00FFFF00FF00FFFFFF",
      INIT_19 => X"000000FF000000FF00000000FF0000FF00FFFFFF00FF00FFFF0000FFFF00FFFF",
      INIT_1A => X"FF00000000FFFFFFFF00FFFF0000000100FF0000FF0000FFFFFFFFFF00FFFF00",
      INIT_1B => X"FF00000000FF000000FF00FFFF00FF000000FF0000FF00FFFE00FF00FFFFFF00",
      INIT_1C => X"00FF00FF00FFFF00FFFFFF00FFFF0000000000FFFF00FFFF00FF0000FF00FF00",
      INIT_1D => X"0000FFFF0000FF0000FF0000FFFFFFFF000000FFFF00FF00FFFF000000FF00FF",
      INIT_1E => X"FF000001FFFF00FF000000FFFF0000FFFFFF00FF0000FF00FFFFFF00FFFF0000",
      INIT_1F => X"00FF000000FF00FF0000FF0000000000FF00FF000000FF00FFFF00FFFFFFFF00",
      INIT_20 => X"00FF00FFFF000000FFFF00000000FF0000FFFF0000FF00FF00000000010000FF",
      INIT_21 => X"0000FFFF0000FF00FF000000FFFF00FFFFFFFF00FFFF00FFFF00FFFFFEFFFF01",
      INIT_22 => X"FF00FFFFFF0001FF00FFFF00FFFF0000FE0000FFFF00FFFF00FFFF00FF000000",
      INIT_23 => X"FFFFFF0000FFFF00FF00FFFFFF000000FFFF00000000FFFF0000000000000000",
      INIT_24 => X"FFFFFF00FFFF000000000000FFFF0000FF00FF00000000000000FFFF01000000",
      INIT_25 => X"00FF0000FFFFFF0000FFFF00000000FF000000FF00FFFFFFFFFFFFFF00FFFF00",
      INIT_26 => X"FF0000FF00000000FF00FF00FFFFFFFF00010000FF000000FFFFFFFF0000FF00",
      INIT_27 => X"FF00000000FFFF00FF00000000FF00FFFFFF00FF00FF00FF0000000000000000",
      INIT_28 => X"0000FFFFFFFF000000FFFFFF00FFFFFFFE0000FF000000000000FF0000FFFFFF",
      INIT_29 => X"00000000FF00FF000000FFFF00FFFFFFFFFF00FFFFFFFF000000FF00000000FF",
      INIT_2A => X"FFFFFF0000FF00FF00FF0000FFFF01000000FFFF00FF00FFFF0000FFFF0000FF",
      INIT_2B => X"FF0000FF00FFFF00FFFF000000FFFFFF00FFFF000000FFFF00FFFFFF0000FFFF",
      INIT_2C => X"FF00FF00FF00000000FFFF000000000000FFFFFF00FFFFFFFFFF00FFFFFFFFFF",
      INIT_2D => X"0000FFFFFFFFFFFFFFFFFFFFFFFF00FFFF00FF00FF00FF00FFFFFF0000FFFFFF",
      INIT_2E => X"00FFFFFFFFFFFFFF00FF00FFFFFFFF00FF00000001FF0000FFFF00FFFF0000FF",
      INIT_2F => X"0000FFFF00FF000000FF0000FFFFFFFFFE00FFFFFF00FFFFFFFFFF00FFFFFF00",
      INIT_30 => X"FFFF000000FFFFFF0000FFFF0000000000FFFF00FF0000FF00FF0000FF000000",
      INIT_31 => X"00000000FF0000FF0000FFFF00FFFFFFFF00000000FFFF00FFFF00FFFFFFFFFF",
      INIT_32 => X"FFFF00FFFF00FFFF00FFFF000000FF0000FFFFFF00FFFFFFFFFFFFFF0000FFFF",
      INIT_33 => X"FFFFFF0000FFFFFFFF00FFFF00FFFFFF00FFFF0000FF00000000FF0000FF0000",
      INIT_34 => X"00FF0000FF00FFFF00FFFF0000FFFF0000FF000000FFFFFF00FF0000FFFF0000",
      INIT_35 => X"0000FFFF00FF00FF00FF000000FF000000FF00FFFF00FF00FF0100FFFF000000",
      INIT_36 => X"00FFFF00FFFF00FF00FF00FFFF0000FFFF0000FF00FF000000FF00FFFFFF0000",
      INIT_37 => X"0000FFFF000000FF00FF00FF00FFFF0000FFFF0000FF0000FEFF0000000000FF",
      INIT_38 => X"00FFFFFFFFFF000000FF00FF00FFFF000000FFFF00FFFFFFFFFFFFFF00FF00FF",
      INIT_39 => X"FFFF00FF000000FFFFFFFFFFFFFFFF0000FF00FFFF00000000FFFF00FF0000FF",
      INIT_3A => X"FFFF00FFFF000000000000FF00FF00FF00FFFFFF0000FFFFFFFF0000FFFF0000",
      INIT_3B => X"00FFFFFF00FF00FFFF0000FF000000FF00FF00000000FF0000FF00FFFF000000",
      INIT_3C => X"0000FFFFFE0001000000FF00000100FF0000000000FFFF0000FF00000000FF00",
      INIT_3D => X"FFFFFFFFFF000000FF0000FF0000FF0000FF00FF000000000000FF00FF00FFFF",
      INIT_3E => X"0000FFFF00FF000000FF000000FF00000000FF00FFFF00FF0000FFFFFFFF00FF",
      INIT_3F => X"00FFFFFF000000FF000000FF00FFFFFFFFFFFFFFFF00FFFF00FF00FFFFFF0000",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFF0000FFFFFFFF00FF00FFFFFFFFFFFFFFFFFFFEFFFFFF",
      INIT_41 => X"00FF00FFFFFFFFFFFFFFFF000000FFFFFF00FF00000000FFFFFFFFFFFF00FFFF",
      INIT_42 => X"FFFFFFFFFFFF00FFFFFFFF00FF0000FF00FFFF0000FFFF00FFFFFFFFFFFFFFFF",
      INIT_43 => X"0000FF0000FFFFFFFFFF00FF00FFFF0000FF00FFFE0000FFFFFFFF00FFFFFFFF",
      INIT_44 => X"FFFF00FF0000FF00000000FF0000FF00000000FF0000FFFFFF0000FF01000000",
      INIT_45 => X"00FFFFFFFF00FFFF00FF000000FF000000FF00000000FF000000FFFFFF00FF00",
      INIT_46 => X"0000FFFFFF00FF0000FFFFFFFF0000FF0000FF0000000000000000FF00010000",
      INIT_47 => X"00000000FF0000FFFFFFFF00FFFF00FFFFFF00000000FFFFFF00000000000000",
      INIT_48 => X"FF00000000FFFF0000FF00FFFF00FFFFFFFF0000000000FFFFFFFF0000FF0000",
      INIT_49 => X"000000000000FFFF0000FFFF000000FF00FFFFFF000000FFFF00FFFFFF00FF00",
      INIT_4A => X"00FFFF00FFFF0000FF000000000000FF0000FFFF00FFFFFFFFFFFFFE0000FF00",
      INIT_4B => X"FF0000FF00FF00FEFFFF00000100000000FF00FF00FFFEFFFF00FF00FFFFFF00",
      INIT_4C => X"FFFF00FFFF0000FF00FF00FFFFFFFF01FFFFFF0000FF00000000FF00FF00FF00",
      INIT_4D => X"FFFFFFFFFFFFFF00FF00FFFFFFFF00FF0000FEFFFFFFFF0000000000FFFF00FF",
      INIT_4E => X"FF00FF00FE0000FF0000FF00FF00000000FFFF00FFFF00FFFFFFFFFFFFFFFF00",
      INIT_4F => X"FFFFFFFFFFFFFFFF0000FFFF0000FF00FFFF00FFFF000000FFFFFF0000FF00FF",
      INIT_50 => X"FFFF00FFFFFFFFFFFFFF00000000FF00FFFF0000000000FFFF000000FFFFFFFF",
      INIT_51 => X"FFFFFF00FFFF00FF00FFFFFFFFFF01FF00FF0000FF0000FFFF00FFFF00FF0000",
      INIT_52 => X"00FF00000000FF00FFFF00000000FFFF00FFFF00000000FFFFFFFFFFFFFF0000",
      INIT_53 => X"FFFF00FFFFFFFFFF0000FFFFFFFFFE00000000FF0000000000000000FFFFFF00",
      INIT_54 => X"FFFF0000FFFF00FFFF0000FFFF0000FFFFFFFF00000000FFFF000000000000FF",
      INIT_55 => X"0000FF00FFFF00FEFFFFFFFFFFFF00FFFF00FFFF00FF0000FFFF0000FFFF0000",
      INIT_56 => X"FF0000FF00FFFFFFFF0000FFFFFFFF00FFFFFFFFFFFFFF000000FF000000FFFF",
      INIT_57 => X"0000FF00FFFFFFFFFFFE00FF0000FF00FFFF000000FFFF000000FF00FFFF00FF",
      INIT_58 => X"00FF00FF000000FFFF0000FFFF000000FF00FFFFFFFFFFFFFF00FF00FFFF0000",
      INIT_59 => X"00FF0000FFFF00000000FF000000FFFF00FFFFFFFFFF00000000FFFFFF01FFFF",
      INIT_5A => X"00FFFFFFFFFFFF00000000FF00FF0000000000FF0000FFFFFEFFFF00000000FF",
      INIT_5B => X"FF00FF000000FF00FF00000000000000FFFFFFFF0000000000FFFF00FF00FFFF",
      INIT_5C => X"0000010000FF00FF0001000000FF0000FFFF00FF00000000000000FF00FFFFFF",
      INIT_5D => X"00FFFFFF00FF00FFFFFFFFFFFF0000FF000000FFFF00FFFFFF00FFFFFFFF0000",
      INIT_5E => X"FF00FFFFFF00FF000000FFFFFF0000FFFFFF0000000000FF0000000000000000",
      INIT_5F => X"FFFF00FFFFFEFF00FF000000FF0000FFFF0000FFFFFFFF0000FF0000FF0000FF",
      INIT_60 => X"FF000000FF000001FFFFFFFFFFFF000000FFFFFFFF0000FF000000FF00FFFE00",
      INIT_61 => X"0000FFFFFF0000FF00FF0000FF00FF01FF00FF000000FFFFFF000000FF00FFFF",
      INIT_62 => X"FF0000FFFF0000FF00000000FF01FF0000000000FFFF0000FFFFFFFF00FF00FF",
      INIT_63 => X"FF00FFFF00FFFFFF00FF0000FFFF000000FF00FFFF00FF000000FF0000FF0000",
      INIT_64 => X"FFFFFFFFFFFF00FFFFFF00000000FFFF000000FFFFFF00FF000000FFFF000000",
      INIT_65 => X"FF00FFFFFFFFFFFF00FF00000001FF00FFFFFFFFFFFFFFFF00FFFFFFFEFF00FF",
      INIT_66 => X"000000000000FFFFFF00FF0000FFFFFFFF0000FF00FF00FF00FFFF00FF0000FF",
      INIT_67 => X"FFFF00FF0000000000FF0000FF00FFFF0000FFFF00FFFF00FFFFFFFFFF00FFFF",
      INIT_68 => X"FF0100FF00000000FFFFFF00FFFF0000FF00FFFF00000000FF00FFFEFF00FFFF",
      INIT_69 => X"0000FFFF0000FF00FF00FF0000FFFFFFFF00FF00FF00000000FF00FF00FF00FF",
      INIT_6A => X"00000000000000000000000000000000FF00FFFF00FF00000000FF00FF000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => ena,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weight1_bram_4_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of weight1_bram_4_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end weight1_bram_4_blk_mem_gen_prim_width;

architecture STRUCTURE of weight1_bram_4_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.weight1_bram_4_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(0) => dina(0),
      douta(0) => douta(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weight1_bram_4_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weight1_bram_4_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \weight1_bram_4_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \weight1_bram_4_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weight1_bram_4_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weight1_bram_4_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \weight1_bram_4_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \weight1_bram_4_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weight1_bram_4_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weight1_bram_4_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \weight1_bram_4_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \weight1_bram_4_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weight1_bram_4_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weight1_bram_4_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \weight1_bram_4_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \weight1_bram_4_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weight1_bram_4_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weight1_bram_4_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \weight1_bram_4_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \weight1_bram_4_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weight1_bram_4_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weight1_bram_4_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \weight1_bram_4_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \weight1_bram_4_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \weight1_bram_4_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \weight1_bram_4_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \weight1_bram_4_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \weight1_bram_4_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weight1_bram_4_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of weight1_bram_4_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end weight1_bram_4_blk_mem_gen_generic_cstr;

architecture STRUCTURE of weight1_bram_4_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.weight1_bram_4_bindec
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      ena => ena,
      ena_array(2 downto 0) => ena_array(2 downto 0)
    );
\has_mux_a.A\: entity work.weight1_bram_4_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[6].ram.r_n_0\,
      DOADO(6) => \ramloop[6].ram.r_n_1\,
      DOADO(5) => \ramloop[6].ram.r_n_2\,
      DOADO(4) => \ramloop[6].ram.r_n_3\,
      DOADO(3) => \ramloop[6].ram.r_n_4\,
      DOADO(2) => \ramloop[6].ram.r_n_5\,
      DOADO(1) => \ramloop[6].ram.r_n_6\,
      DOADO(0) => \ramloop[6].ram.r_n_7\,
      DOPADOP(0) => \ramloop[6].ram.r_n_8\,
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(8 downto 0) => douta(15 downto 7),
      \douta[14]\(7) => \ramloop[7].ram.r_n_0\,
      \douta[14]\(6) => \ramloop[7].ram.r_n_1\,
      \douta[14]\(5) => \ramloop[7].ram.r_n_2\,
      \douta[14]\(4) => \ramloop[7].ram.r_n_3\,
      \douta[14]\(3) => \ramloop[7].ram.r_n_4\,
      \douta[14]\(2) => \ramloop[7].ram.r_n_5\,
      \douta[14]\(1) => \ramloop[7].ram.r_n_6\,
      \douta[14]\(0) => \ramloop[7].ram.r_n_7\,
      \douta[14]_0\(7) => \ramloop[4].ram.r_n_0\,
      \douta[14]_0\(6) => \ramloop[4].ram.r_n_1\,
      \douta[14]_0\(5) => \ramloop[4].ram.r_n_2\,
      \douta[14]_0\(4) => \ramloop[4].ram.r_n_3\,
      \douta[14]_0\(3) => \ramloop[4].ram.r_n_4\,
      \douta[14]_0\(2) => \ramloop[4].ram.r_n_5\,
      \douta[14]_0\(1) => \ramloop[4].ram.r_n_6\,
      \douta[14]_0\(0) => \ramloop[4].ram.r_n_7\,
      \douta[14]_1\(7) => \ramloop[5].ram.r_n_0\,
      \douta[14]_1\(6) => \ramloop[5].ram.r_n_1\,
      \douta[14]_1\(5) => \ramloop[5].ram.r_n_2\,
      \douta[14]_1\(4) => \ramloop[5].ram.r_n_3\,
      \douta[14]_1\(3) => \ramloop[5].ram.r_n_4\,
      \douta[14]_1\(2) => \ramloop[5].ram.r_n_5\,
      \douta[14]_1\(1) => \ramloop[5].ram.r_n_6\,
      \douta[14]_1\(0) => \ramloop[5].ram.r_n_7\,
      \douta[15]\(0) => \ramloop[7].ram.r_n_8\,
      \douta[15]_0\(0) => \ramloop[4].ram.r_n_8\,
      \douta[15]_1\(0) => \ramloop[5].ram.r_n_8\,
      ena => ena
    );
\ramloop[0].ram.r\: entity work.weight1_bram_4_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(0) => dina(0),
      douta(0) => douta(0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\weight1_bram_4_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(2 downto 1),
      douta(1 downto 0) => douta(2 downto 1),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\weight1_bram_4_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(4 downto 3),
      douta(1 downto 0) => douta(4 downto 3),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\weight1_bram_4_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(6 downto 5),
      douta(1 downto 0) => douta(6 downto 5),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\weight1_bram_4_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(15 downto 7),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\weight1_bram_4_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(15 downto 7),
      ena_array(0) => ena_array(1),
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\weight1_bram_4_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOADO(7) => \ramloop[6].ram.r_n_0\,
      DOADO(6) => \ramloop[6].ram.r_n_1\,
      DOADO(5) => \ramloop[6].ram.r_n_2\,
      DOADO(4) => \ramloop[6].ram.r_n_3\,
      DOADO(3) => \ramloop[6].ram.r_n_4\,
      DOADO(2) => \ramloop[6].ram.r_n_5\,
      DOADO(1) => \ramloop[6].ram.r_n_6\,
      DOADO(0) => \ramloop[6].ram.r_n_7\,
      DOPADOP(0) => \ramloop[6].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(15 downto 7),
      ena_array(0) => ena_array(2),
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\weight1_bram_4_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[7].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weight1_bram_4_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of weight1_bram_4_blk_mem_gen_top : entity is "blk_mem_gen_top";
end weight1_bram_4_blk_mem_gen_top;

architecture STRUCTURE of weight1_bram_4_blk_mem_gen_top is
begin
\valid.cstr\: entity work.weight1_bram_4_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weight1_bram_4_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of weight1_bram_4_blk_mem_gen_v8_4_4_synth : entity is "blk_mem_gen_v8_4_4_synth";
end weight1_bram_4_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of weight1_bram_4_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.weight1_bram_4_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weight1_bram_4_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     11.074251 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "weight1_bram_4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "weight1_bram_4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 15700;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 15700;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 15700;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 15700;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "blk_mem_gen_v8_4_4";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of weight1_bram_4_blk_mem_gen_v8_4_4 : entity is "yes";
end weight1_bram_4_blk_mem_gen_v8_4_4;

architecture STRUCTURE of weight1_bram_4_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.weight1_bram_4_blk_mem_gen_v8_4_4_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity weight1_bram_4 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of weight1_bram_4 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of weight1_bram_4 : entity is "weight1_bram_4,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of weight1_bram_4 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of weight1_bram_4 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end weight1_bram_4;

architecture STRUCTURE of weight1_bram_4 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     11.074251 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "weight1_bram_4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "weight1_bram_4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 15700;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 15700;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 15700;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 15700;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.weight1_bram_4_blk_mem_gen_v8_4_4
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
