#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Nov  7 13:54:33 2024
# Process ID: 11880
# Current directory: D:/Code/VHDL/SixteenShadesOfCpu/ALU_Testing/ALU_Testing.runs/synth_1
# Command line: vivado.exe -log ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl
# Log file: D:/Code/VHDL/SixteenShadesOfCpu/ALU_Testing/ALU_Testing.runs/synth_1/ALU.vds
# Journal file: D:/Code/VHDL/SixteenShadesOfCpu/ALU_Testing/ALU_Testing.runs/synth_1\vivado.jou
# Running On        :DESKTOP-NFG9C79
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 3 3300U with Radeon Vega Mobile Gfx  
# CPU Frequency     :2096 MHz
# CPU Physical cores:4
# CPU Logical cores :4
# Host memory       :6352 MB
# Swap memory       :10742 MB
# Total Virtual     :17094 MB
# Available Virtual :7776 MB
#-----------------------------------------------------------
source ALU.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 490.766 ; gain = 200.562
Command: synth_design -top ALU -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9112
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 954.270 ; gain = 455.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Code/VHDL/SixteenShadesOfCpu/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU.vhd:45]
WARNING: [Synth 8-614] signal 'D1' is read in the process but is not in the sensitivity list [D:/Code/VHDL/SixteenShadesOfCpu/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU.vhd:48]
WARNING: [Synth 8-614] signal 'D2' is read in the process but is not in the sensitivity list [D:/Code/VHDL/SixteenShadesOfCpu/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [D:/Code/VHDL/SixteenShadesOfCpu/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU.vhd:45]
WARNING: [Synth 8-7129] Port RHO_PIN in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1063.859 ; gain = 565.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1063.859 ; gain = 565.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1063.859 ; gain = 565.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
WARNING: [Synth 8-327] inferring latch for variable 'ALU_OUT_reg' [D:/Code/VHDL/SixteenShadesOfCpu/ALU_Testing/ALU_Testing.srcs/sources_1/new/ALU.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1063.859 ; gain = 565.523
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port RHO_PIN in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[15] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[14] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[12] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[11] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[10] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[9] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[8] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[2] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[1] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALU_FLAGS[0] in module ALU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:04 . Memory (MB): peak = 1251.016 ; gain = 752.680
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:04 . Memory (MB): peak = 1251.016 ; gain = 752.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:01:05 . Memory (MB): peak = 1251.016 ; gain = 752.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:19 . Memory (MB): peak = 1251.016 ; gain = 752.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:19 . Memory (MB): peak = 1251.016 ; gain = 752.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:19 . Memory (MB): peak = 1251.016 ; gain = 752.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:19 . Memory (MB): peak = 1251.016 ; gain = 752.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:19 . Memory (MB): peak = 1251.016 ; gain = 752.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:19 . Memory (MB): peak = 1251.016 ; gain = 752.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    16|
|2     |LUT4 |     1|
|3     |LD   |    16|
|4     |IBUF |    36|
|5     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    85|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:19 . Memory (MB): peak = 1251.016 ; gain = 752.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:19 . Memory (MB): peak = 1251.016 ; gain = 752.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:19 . Memory (MB): peak = 1251.016 ; gain = 752.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1258.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1351.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

Synth Design complete | Checksum: 6c9fdda9
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:40 . Memory (MB): peak = 1351.949 ; gain = 861.184
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1351.949 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Code/VHDL/SixteenShadesOfCpu/ALU_Testing/ALU_Testing.runs/synth_1/ALU.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 13:56:46 2024...
