
*** Running vivado
    with args -log bw_8bit_mul.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bw_8bit_mul.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bw_8bit_mul.tcl -notrace
Command: synth_design -top bw_8bit_mul -part xc7a50tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10656 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 409.680 ; gain = 96.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bw_8bit_mul' [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/bw_8bit_mul.v:23]
INFO: [Synth 8-6157] synthesizing module 'PG' [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/PG.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PG' (1#1) [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/PG.v:23]
INFO: [Synth 8-6157] synthesizing module 'half' [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/half.v:23]
INFO: [Synth 8-6155] done synthesizing module 'half' (2#1) [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/half.v:23]
INFO: [Synth 8-6157] synthesizing module 'TSG_FA' [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/TSG_FA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TSG_FA' (3#1) [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/TSG_FA.v:23]
INFO: [Synth 8-6157] synthesizing module 'inexact_comp' [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/inexact_comp.v:23]
INFO: [Synth 8-6157] synthesizing module 'BJN' [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/BJN.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BJN' (4#1) [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/BJN.v:23]
INFO: [Synth 8-6155] done synthesizing module 'inexact_comp' (5#1) [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/inexact_comp.v:23]
INFO: [Synth 8-6157] synthesizing module 'exact_comp' [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/exact_comp.v:23]
INFO: [Synth 8-6157] synthesizing module 'FG' [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/FG.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FG' (6#1) [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/FG.v:23]
INFO: [Synth 8-6157] synthesizing module 'NOT' [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/NOT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NOT' (7#1) [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/NOT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'exact_comp' (8#1) [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/exact_comp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bw_8bit_mul' (9#1) [C:/Users/windos 10/project_c15/project_c15.srcs/sources_1/new/bw_8bit_mul.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 464.746 ; gain = 151.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 464.746 ; gain = 151.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcpg236-1
INFO: [Device 21-403] Loading part xc7a50tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 464.746 ; gain = 151.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 464.746 ; gain = 151.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 385   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PG 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module TSG_FA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module BJN 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FG 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 599.867 ; gain = 286.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 599.867 ; gain = 286.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 599.867 ; gain = 286.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 599.867 ; gain = 286.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 599.867 ; gain = 286.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 599.867 ; gain = 286.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 599.867 ; gain = 286.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 599.867 ; gain = 286.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 599.867 ; gain = 286.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    20|
|2     |LUT3 |     5|
|3     |LUT4 |    23|
|4     |LUT5 |    12|
|5     |LUT6 |    46|
|6     |IBUF |    16|
|7     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   138|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 599.867 ; gain = 286.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 599.867 ; gain = 286.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 599.867 ; gain = 286.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 694.809 ; gain = 394.367
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/windos 10/project_c15/project_c15.runs/synth_1/bw_8bit_mul.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bw_8bit_mul_utilization_synth.rpt -pb bw_8bit_mul_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 694.809 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar  4 15:30:45 2025...
