// Seed: 2785505538
module module_0 (
    input tri1 id_0,
    input wor id_1#(.id_23(1)),
    input tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output supply0 id_6,
    input tri0 id_7,
    output tri0 id_8,
    output uwire id_9
    , id_24,
    input tri0 id_10,
    input uwire id_11,
    output tri1 id_12,
    input tri0 id_13,
    input supply1 id_14,
    input wor id_15,
    input supply1 id_16,
    input tri1 id_17,
    output tri id_18,
    output tri1 id_19,
    input supply1 id_20,
    output wire id_21
);
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output tri0 id_2,
    input tri id_3,
    input wire id_4,
    input tri0 id_5,
    input supply0 id_6
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_2,
      id_5,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_3,
      id_4,
      id_2,
      id_0,
      id_1,
      id_6,
      id_1,
      id_3,
      id_2,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.type_30 = 0;
endmodule
