
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 50000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /mnt/c/MTP_orginal/gap//cc-13.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000003 cycles: 2533330 heartbeat IPC: 3.94737 cumulative IPC: 3.94737 (Simulation time: 0 hr 0 min 20 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 5180808 heartbeat IPC: 3.77718 cumulative IPC: 3.8604 (Simulation time: 0 hr 0 min 43 sec) 

Warmup complete CPU 0 instructions: 25000003 cycles: 6521284 (Simulation time: 0 hr 0 min 55 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 28059811 heartbeat IPC: 0.437082 cumulative IPC: 0.232142 (Simulation time: 0 hr 1 min 16 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 71093212 heartbeat IPC: 0.232378 cumulative IPC: 0.232299 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 113961853 heartbeat IPC: 0.233271 cumulative IPC: 0.232687 (Simulation time: 0 hr 2 min 42 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 157979801 heartbeat IPC: 0.22718 cumulative IPC: 0.231086 (Simulation time: 0 hr 3 min 26 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 199992085 heartbeat IPC: 0.238026 cumulative IPC: 0.232593 (Simulation time: 0 hr 4 min 12 sec) 
Finished CPU 0 instructions: 50000000 cycles: 214497134 cumulative IPC: 0.233103 (Simulation time: 0 hr 4 min 35 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.233103 instructions: 50000000 cycles: 214497134
cpu0_DTLB TOTAL     ACCESS:   12903212  HIT:   10420932  MISS:    2482280
cpu0_DTLB LOAD      ACCESS:   12734921  HIT:   10252641  MISS:    2482280
cpu0_DTLB RFO       ACCESS:     168291  HIT:     168291  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.73351 cycles
cpu0_ITLB TOTAL     ACCESS:    5322642  HIT:    5322642  MISS:          0
cpu0_ITLB LOAD      ACCESS:    5322642  HIT:    5322642  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    2482280  HIT:    2478576  MISS:       3704
cpu0_STLB LOAD      ACCESS:    2482280  HIT:    2478576  MISS:       3704
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 219.564 cycles
cpu0_L1D TOTAL     ACCESS:   10694309  HIT:    6935487  MISS:    3758822
cpu0_L1D LOAD      ACCESS:   10521711  HIT:    6766315  MISS:    3755396
cpu0_L1D RFO       ACCESS:     168894  HIT:     168894  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       3704  HIT:        278  MISS:       3426
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 68.7095 cycles
cpu0_L2C TOTAL     ACCESS:    7517533  HIT:    4900979  MISS:    2616554
cpu0_L2C LOAD      ACCESS:    3755286  HIT:    1140306  MISS:    2614980
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    3758821  HIT:    3757483  MISS:       1338
cpu0_L2C TRANSLATION ACCESS:       3426  HIT:       3190  MISS:        236
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 82.6047 cycles
LLC TOTAL     ACCESS:    5231696  HIT:    1687336  MISS:    3544360
LLC LOAD      ACCESS:    2614955  HIT:    1687101  MISS:     927854
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2616505  HIT:          0  MISS:    2616505
LLC TRANSLATION ACCESS:        236  HIT:        235  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles
LLC Load Access : 2614955
Dead Block count: 237369
Unique Blocks Accessed: 302484
Reuse_distance_Access
01_0 1320
02_1 9978
03_2 33901
04_3-4 176514
05_5-6 261639
06_7-8 263928
07_9-10 236414
08_11-12 205314
09_13-15 252480
10_16-20 304816
11_21-30 339075
12_31-40 142198
13_41-50 53306
14_51-60 18940
15_61-70 7154
16_71-80 2987
17_81-100 1908
18_101-150 594
19_151-200 5
20_>200 0
Avg_block_Reuse_Access
01_0 0
02_1 1
03_2 2
04_3-4 14
05_5-6 598
06_7-8 3042
07_9-10 3866
08_11-12 4172
09_13-15 7570
10_16-20 12430
11_21-30 19648
12_31-40 8592
13_41-50 3023
14_51-60 1169
15_61-70 490
16_71-80 211
17_81-100 167
18_101-150 116
19_151-200 4
20_>200 0
Access_per_block
01_0 0
02_1 237369
03_2 710
04_3-4 2126
05_5-6 2900
06_7-8 3346
07_9-10 3487
08_11-12 3408
09_13-15 4602
10_16-20 7126
11_21-30 11243
12_31-40 5484
13_41-50 4804
14_51-60 4680
15_61-70 2746
16_71-80 1344
17_81-100 1985
18_101-150 4383
19_151-200 645
20_>200 96

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      25427  ROW_BUFFER_MISS:     902423
 DBUS AVG_CONGESTED_CYCLE:    3.65034
 WQ ROW_BUFFER_HIT:      66961  ROW_BUFFER_MISS:      62571  FULL:          0


CPU 0 Branch Prediction Accuracy: 86.3075% MPKI: 27.6624 Average ROB Occupancy at Mispredict: 18.3837
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 27.6624
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

