// Seed: 1227154721
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wire id_4,
    output wand id_5,
    output supply0 id_6,
    input supply1 id_7
);
  assign module_1.id_13 = 0;
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output wire id_4,
    input wire id_5,
    output wire id_6,
    output wire id_7,
    input wor id_8,
    input supply1 id_9,
    input wand id_10,
    input wor id_11,
    input wor id_12,
    output uwire id_13,
    input supply1 id_14,
    output tri1 id_15,
    input wor id_16
);
  wire id_18;
  module_0 modCall_1 (
      id_14,
      id_16,
      id_0,
      id_4,
      id_2,
      id_13,
      id_4,
      id_10
  );
  initial id_3 = id_0;
  wire id_19;
endmodule
