#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 25 19:50:44 2021
# Process ID: 17176
# Current directory: C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15384 C:\Users\sel19\Documents\desktop\arqui\vivado\procesador_risc\escomips\escomips.xpr
# Log file: C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/vivado.log
# Journal file: C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 754.164 ; gain = 118.344
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jan 25 19:53:20 2021] Launched synth_1...
Run output will be captured here: C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1/runme.log
set_msg_config -suppress -id {Synth 8-3331} -string {{WARNING: [Synth 8-3331] design bloque_condicion has unconnected port flags_alu[3]} } 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'procesador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj procesador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/paquete_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/archivoRegistros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'archivoRegistros'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/bandera_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bandera_alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/bloque_condicion.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bloque_condicion'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/bloque_nivel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bloque_nivel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/carta_uc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'carta_uc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/decodificador_instruccion.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decodificador_instruccion'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/extensor_direccion.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'extensor_direccion'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/extensor_signo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'extensor_signo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/package_components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/memoriaDatos.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memoriaDatos'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/memoriaPrograma.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memoriaPrograma'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/memoria_funcion.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memoria_funcion'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/memoria_operacion.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memoria_operacion'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/paquete_uc.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/pila.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pila'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/uc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'procesador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_bech_procesador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bech_procesador'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 795.180 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot procesador_behav xil_defaultlib.procesador -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot procesador_behav xil_defaultlib.procesador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador
Built simulation snapshot procesador_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim/xsim.dir/procesador_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim/xsim.dir/procesador_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jan 25 19:59:54 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 25 19:59:54 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 795.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "procesador_behav -key {Behavioral:sim_1:Functional:procesador} -tclbatch {procesador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source procesador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'procesador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 815.754 ; gain = 20.574
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Jan 25 20:16:45 2021] Launched synth_1...
Run output will be captured here: C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 899.469 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'procesador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj procesador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/alu_bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_bits'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot procesador_behav xil_defaultlib.procesador -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot procesador_behav xil_defaultlib.procesador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador
Built simulation snapshot procesador_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "procesador_behav -key {Behavioral:sim_1:Functional:procesador} -tclbatch {procesador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source procesador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'procesador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 899.469 ; gain = 0.000
open_project C:/Users/sel19/Desktop/ESCOMIPS/ESCOMIPS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
current_project escomips
current_project ESCOMIPS
current_project escomips
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Jan 25 21:36:28 2021] Launched synth_1...
Run output will be captured here: C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Jan 25 21:43:01 2021] Launched synth_1...
Run output will be captured here: C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1/runme.log
current_project ESCOMIPS
current_project escomips
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Jan 25 22:21:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Jan 25 22:29:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Jan 25 22:32:26 2021] Launched synth_1...
Run output will be captured here: C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Jan 25 22:33:20 2021] Launched synth_1...
Run output will be captured here: C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1/runme.log
current_project ESCOMIPS
launch_runs synth_1 -jobs 4
[Mon Jan 25 22:36:51 2021] Launched synth_1...
Run output will be captured here: C:/Users/sel19/Desktop/ESCOMIPS/ESCOMIPS.runs/synth_1/runme.log
current_project escomips
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Jan 25 22:47:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'procesador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj procesador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/archivoRegistros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'archivoRegistros'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/bloque_condicion.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bloque_condicion'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/package_components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/uc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'procesador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_bech_procesador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bech_procesador'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot procesador_behav xil_defaultlib.procesador -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot procesador_behav xil_defaultlib.procesador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador
Built simulation snapshot procesador_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 970.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "procesador_behav -key {Behavioral:sim_1:Functional:procesador} -tclbatch {procesador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source procesador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 970.043 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'procesador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 970.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'procesador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj procesador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'procesador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_bech_procesador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bech_procesador'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot procesador_behav xil_defaultlib.procesador -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot procesador_behav xil_defaultlib.procesador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador
Built simulation snapshot procesador_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "procesador_behav -key {Behavioral:sim_1:Functional:procesador} -tclbatch {procesador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source procesador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'procesador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 970.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'procesador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj procesador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_bech_procesador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bech_procesador'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot procesador_behav xil_defaultlib.procesador -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot procesador_behav xil_defaultlib.procesador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "procesador_behav -key {Behavioral:sim_1:Functional:procesador} -tclbatch {procesador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source procesador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'procesador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 970.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'procesador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj procesador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_bech_procesador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bech_procesador'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot procesador_behav xil_defaultlib.procesador -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot procesador_behav xil_defaultlib.procesador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "procesador_behav -key {Behavioral:sim_1:Functional:procesador} -tclbatch {procesador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source procesador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'procesador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 970.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'procesador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj procesador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_bech_procesador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bech_procesador'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot procesador_behav xil_defaultlib.procesador -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot procesador_behav xil_defaultlib.procesador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "procesador_behav -key {Behavioral:sim_1:Functional:procesador} -tclbatch {procesador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source procesador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'procesador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 970.043 ; gain = 0.000
remove_forces { {/procesador/clr} }
set_property top test_bech_procesador [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bech_procesador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bech_procesador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_bech_procesador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bech_procesador'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bech_procesador_behav xil_defaultlib.test_bech_procesador -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bech_procesador_behav xil_defaultlib.test_bech_procesador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bech_procesador
Built simulation snapshot test_bech_procesador_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim/xsim.dir/test_bech_procesador_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim/xsim.dir/test_bech_procesador_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jan 25 23:03:26 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 110.133 ; gain = 17.883
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 25 23:03:27 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 975.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 975.668 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 975.668 ; gain = 0.000
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim/simulate.log"
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_b.vhd w ]
add_files -fileset sim_1 C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_b.vhd
set_property top test_b [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim/simulate.log"
current_project ESCOMIPS
close_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_bech_procesador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench_procesador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_b'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture behavioral of entity xil_defaultlib.test_b
Built simulation snapshot test_b_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim/xsim.dir/test_b_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim/xsim.dir/test_b_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Jan 25 23:09:35 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 110.094 ; gain = 17.910
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 25 23:09:35 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.051 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1000.051 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Jan 25 23:12:50 2021] Launched synth_1...
Run output will be captured here: C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1/runme.log
set_msg_config -suppress -id {Synth 8-3917} -string {{WARNING: [Synth 8-3917] design procesador has port instruccion[19] driven by constant 0} } 
set_msg_config -suppress -id {Synth 8-3917} -string {{WARNING: [Synth 8-3917] design procesador has port instruccion[15] driven by constant 0} } 
set_msg_config -suppress -id {Synth 8-3917} -string {{WARNING: [Synth 8-3917] design procesador has port instruccion[11] driven by constant 0} } 
set_msg_config -suppress -id {Synth 8-3917} -string {{WARNING: [Synth 8-3917] design procesador has port instruccion[10] driven by constant 0} } 
set_msg_config -suppress -id {Synth 8-3917} -string {{WARNING: [Synth 8-3917] design procesador has port instruccion[9] driven by constant 0} } 
set_msg_config -suppress -id {Synth 8-3917} -string {{WARNING: [Synth 8-3917] design procesador has port instruccion[7] driven by constant 0} } 
set_msg_config -suppress -id {Synth 8-3917} -string {{WARNING: [Synth 8-3917] design procesador has port instruccion[6] driven by constant 0} } 
set_msg_config -suppress -id {Synth 8-3917} -string {{WARNING: [Synth 8-3917] design procesador has port instruccion[5] driven by constant 0} } 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1175.316 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'procesador'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture behavioral of entity xil_defaultlib.test_b
Built simulation snapshot test_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1175.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_b'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture behavioral of entity xil_defaultlib.test_b
Built simulation snapshot test_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:59 . Memory (MB): peak = 1175.316 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:02 . Memory (MB): peak = 1175.316 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1175.316 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_b'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture behavioral of entity xil_defaultlib.test_b
Built simulation snapshot test_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:10:02 . Memory (MB): peak = 1175.316 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:10:05 . Memory (MB): peak = 1175.316 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:10:13 . Memory (MB): peak = 1175.316 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_b'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture behavioral of entity xil_defaultlib.test_b
Built simulation snapshot test_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1175.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_bech_procesador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench_procesador'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1175.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_bech_procesador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench_procesador'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1175.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_b'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture behavioral of entity xil_defaultlib.test_b
Built simulation snapshot test_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1175.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_b'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture behavioral of entity xil_defaultlib.test_b
Built simulation snapshot test_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1175.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_b'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture behavioral of entity xil_defaultlib.test_b
Built simulation snapshot test_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:09:07 . Memory (MB): peak = 1175.316 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:09:10 . Memory (MB): peak = 1175.316 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:09:16 . Memory (MB): peak = 1175.316 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'procesador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_b'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture behavioral of entity xil_defaultlib.test_b
Built simulation snapshot test_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1175.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_b'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture behavioral of entity xil_defaultlib.test_b
Built simulation snapshot test_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1175.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_b'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture behavioral of entity xil_defaultlib.test_b
Built simulation snapshot test_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1175.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'procesador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_b'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture behavioral of entity xil_defaultlib.test_b
Built simulation snapshot test_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1175.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'procesador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_b'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1175.316 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture behavioral of entity xil_defaultlib.test_b
Built simulation snapshot test_b_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1175.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1175.316 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 26 00:33:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'procesador'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1175.316 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture behavioral of entity xil_defaultlib.test_b
Built simulation snapshot test_b_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1175.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1175.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.srcs/sim_1/new/test_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_b'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
"xelab -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95a1d2c0d96e47a6954fed18ad32c5bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_b_behav xil_defaultlib.test_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.paquete_procesador
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.paquete_uc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paquete_alu
Compiling architecture behavioral of entity xil_defaultlib.memoriaPrograma [memoriaprograma_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_funcion [memoria_funcion_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_operacion [memoria_operacion_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_instruccion [decodificador_instruccion_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.bandera_alu [bandera_alu_default]
Compiling architecture bahevioral of entity xil_defaultlib.bloque_condicion [bloque_condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.bloque_nivel [bloque_nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.carta_uc [carta_uc_default]
Compiling architecture behavioral of entity xil_defaultlib.uc [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.archivoRegistros [archivoregistros_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bit [alu_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_bits [alu_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.memoriaDatos [memoriadatos_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_signo [extensor_signo_default]
Compiling architecture behavioral of entity xil_defaultlib.extensor_direccion [extensor_direccion_default]
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture behavioral of entity xil_defaultlib.test_b
Built simulation snapshot test_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sel19/Documents/desktop/arqui/vivado/procesador_risc/escomips/escomips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_b_behav -key {Behavioral:sim_1:Functional:test_b} -tclbatch {test_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1757.945 ; gain = 0.000
