[12] Jo Van Bulck, Frank Piessens, and Raoul Strackx. SGX-step.
In Proceedings of the 2nd Workshop on System Software for
Trusted Execution - SysTEX’17. ACM Press, 2017.
[13] Victor Costan and Srinivas Devadas. Intel SGX Explained.
Technical report, Cryptology ePrint Archive. Report 2016/086,
2016. https://eprint.iacr.org/2016/086.pdf.
[14] Victor Costan, Ilia A Lebedev, and Srinivas Devadas. Sanctum:
Minimal hardware extensions for strong software isolation. In
USENIX Security Symposium, pages 857–874, 2016.
[15] Craig Disselkoen, David Kohlbrenner, Leo Porter, and Dean
Tullsen. Prime+Abort: A Timer-free High-precision L3 Cache
In USENIX Security Symposium,
Attack Using Intel TSX.
2017.
[16] Goran Doychev and Boris Köpf. Rigorous Analysis of Soft-
ware Countermeasures Against Cache Attacks. In SIGPLAN
Conference on Programming Language Design and Implemen-
tation (PLDI). ACM, 2017.
[17] Goran Doychev, Boris Köpf, Laurent Mauborgne, and Jan
Reineke. CacheAudit: A Tool for the Static Analysis of Cache
Side Channels. In USENIX Security Symposium. ACM, 2013.
[18] Dmitry Evtyushkin, Dmitry Ponomarev, and Nael Abu-
Jump over ASLR: Attacking branch predictors
IEEE/ACM International Symposium on
Ghazaleh.
to bypass ASLR.
Microarchitecture, 2016.
[19] Dmitry Evtyushkin, Ryan Riley, Nael CSE Abu-Ghazaleh,
Dmitry Ponomarev, et al. BranchScope: A New Side-Channel
Attack on Directional Branch Predictor. ACM Conference
on Architectural Support for Programming Languages and
Operating Systems, pages 693–707, 2018.
[20] Michael Godfrey. On The Prevention of Cache-Based Side-
Channel Attacks in a Cloud Environment. Master’s thesis,
Queen’s University, Ontario, Canada, 2013.
[21] Johannes Götzfried, Moritz Eckert, Sebastian Schinzel, and
Tilo Müller. Cache Attacks on Intel SGX. In European Work-
shop on Systems Security, 2017.
[22] Ben Gras, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida.
Translation Leak-aside Buffer: Defeating Cache Side-channel
Protections with TLB Attacks. In USENIX Security Sympo-
sium, 2018.
[23] Ben Gras, Kaveh Razavi, Erik Bosman, Herbert Bos, and Cris-
tiano Giuffrida. ASLR on the Line: Practical Cache Attacks on
the MMU. In Annual Network and Distributed System Security
Symposium (NDSS), 2017.
[24] Daniel Gruss, Julian Lettner, Felix Schuster, Olga Ohrimenko,
Istvan Haller, and Manuel Costa. Strong and Efﬁcient Cache
Side-channel Protection Using Hardware Transactional Mem-
ory. In USENIX Security Symposium. USENIX Association,
2017.
[25] Daniel Gruss, Clémentine Maurice, Anders Fogh, Moritz Lipp,
and Stefan Mangard. Prefetch Side-Channel Attacks: Bypass-
ing SMAP and Kernel ASLR. In ACM SIGSAC Conference on
Computer and Communications Security (CCS). ACM, 2016.
[26] Daniel Gruss, Clémentine Maurice, Klaus Wagner, and Stefan
Mangard. Flush+Flush: A Fast and Stealthy Cache Attack.
In International Conference on Detection of Intrusions and
Malware, and Vulnerability Assessment (DIMVA). Springer-
Verlag, 2016.
[27] Daniel Gruss, Raphael Spreitzer, and Stefan Mangard. Cache
Template Attacks: Automating Attacks on Inclusive Last-level
Caches. In USENIX Security Symposium, 2015.
[28] Roberto Guanciale, Hamed Nemati, Christoph Baumann, and
Mads Dam. Cache Storage Channels: Alias-Driven Attacks
and Veriﬁed Countermeasures. In IEEE Symposium on Security
& Privacy (IEEE S&P), 2016.
[29] David Gullasch, Endre Bangerter, and Stephan Krenn. Cache
Games – Bringing Access-Based Cache Attacks on AES to
Practice. In IEEE Symposium on Security & Privacy (IEEE
S&P), 2011.
[30] Xiaochen Guo, Engin Ipek, and Tolga Soyata. Resistive Com-
putation: Avoiding the Power Wall with Low-leakage, STT-
MRAM Based Computing. In International Symposium on
Computer Architecture (ISCA). ACM, 2010.
[31] F. Hameed, A. A. Khan, and J. Castrillon. Performance and
Energy-Efﬁcient Design of STT-RAM Last-Level Cache. IEEE
Transactions on Very Large Scale Integration (VLSI) Systems,
2018.
[32] Wei-Ming Hu. Reducing Timing Channels with Fuzzy Time.
In IEEE Computer Society Symposium on Research in Security
and Privacy, 1991.
466    29th USENIX Security Symposium
USENIX Association
[33] Intel.
Intel Software Guard Extensions. Tutorial slides.
https://software.intel.com/sites/default/files/
332680-002.pdf. Reference Number: 332680-002, revision
1.1.
[34] Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar. S$A: A
Shared Cache Attack That Works across Cores and Deﬁes VM
Sandboxing – and Its Application to AES. In IEEE Symposium
on Security & Privacy (IEEE S&P), 2015.
[35] Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar. Cross
Processor Cache Attacks. In ACM Symposium on Information,
Computer and Communications Security (ASIACCS). ACM,
2016.
[36] Aamer Jaleel, Eric Borch, Malini Bhandaru, Simon C.
Steely Jr., and Joel Emer. Achieving Non-Inclusive Cache
Performance with Inclusive Caches: Temporal Locality Aware
(TLA) Cache Management Policies. In Proceedings of the
2010 43rd Annual IEEE/ACM International Symposium on
Microarchitecture, MICRO ’43, pages 151–162, Washington,
DC, USA, 2010. IEEE Computer Society.
[37] Aamer Jaleel, William Hasenplaugh, Moinuddin Qureshi,
Julien Sebot, Simon Steely, Jr., and Joel Emer. Adaptive Inser-
tion Policies for Managing Shared Caches. In International
Conference on Parallel Architectures and Compilation Tech-
niques (PACT). ACM, 2008.
[38] Mehmet Kayaalp, Nael Abu-Ghazaleh, Dmitry Ponomarev, and
Aamer Jaleel. A High-resolution Side-channel Attack on Last-
level Cache. In IEEE/ACM Design Automation Conference
(DAC). ACM, 2016.
[39] Mehmet Kayaalp, Khaled N. Khasawneh, Hodjat Asghari Esfe-
den, Jesse Elwell, Nael Abu-Ghazaleh, Dmitry Ponomarev, and
Aamer Jaleel. RIC: Relaxed Inclusion Caches for mitigating
LLC side-channel attacks. In IEEE/ACM Design Automation
Conference (DAC), 2017.
[40] Taesoo Kim, Marcus Peinado, and Gloria Mainar-Ruiz.
STEALTHMEM: System-level Protection Against Cache-
based Side Channel Attacks in the Cloud. In USENIX Security
Symposium. USENIX Association, 2012.
[41] Vladimir Kiriansky, Ilia Lebedev, Saman Amarasinghe, Srini-
vas Devadas, and Joel Emer. DAWG: A Defense Against
Cache Timing Attacks in Speculative Execution Processors.
In IEEE/ACM International Symposium on Microarchitecture
(MICRO), 2018.
[42] Vladimir Kiriansky and Carl Waldspurger.
Buffer Overﬂows: Attacks and defenses.
arXiv:1807.03757, 2018.
Speculative
arXiv preprint
[43] Helge Klein. Modern multi-process browser architec-
ture. https://helgeklein.com/blog/2019/01/modern-
multi-process-browser-architecture/, 2019.
[44] Paul Kocher, Daniel Genkin, Daniel Gruss, Werner Haas, Mike
Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher,
Michael Schwarz, and Yuval Yarom. Spectre Attacks: Exploit-
ing Speculative Execution. arXiv preprint arXiv:1801.01203,
2018.
[45] Boris Köpf, Laurent Mauborgne, and Martín Ochoa. Auto-
matic Quantiﬁcation of Cache Side-channels. In International
Conference on Computer Aided Veriﬁcation (CAV). Springer-
Verlag, 2012.
[46] Esmaeil Mohammadian Koruyeh, Khaled N Khasawneh,
Chengyu Song, and Nael Abu-Ghazaleh. Spectre Returns!
Speculation Attacks using the Return Stack Buffer. In USENIX
Security Symposium, 2018.
[47] Sangho Lee, Ming-Wei Shih, Prasun Gera, Taesoo Kim, Hye-
soon Kim, and Marcus Peinado. Inferring ﬁne-grained control
ﬂow inside sgx enclaves with branch shadowing. USENIX
Security Symposium, pages 16–18, 2017.
[48] Y. Lee, J. Kim, H. Jang, H. Yang, J. Kim, J. Jeong, and J. W. Lee.
A Fully Associative, Tagless DRAM Cache. In International
Symposium on Computer Architecture (ISCA). ACM, 2015.
[49] Moritz Lipp, Daniel Gruss, Raphael Spreitzer, Clémentine Mau-
rice, and Stefan Mangard. ARMageddon: Cache Attacks on
Mobile Devices. In USENIX Security Symposium, 2016.
[50] Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher,
Werner Haas, Stefan Mangard, Paul Kocher, Daniel Genkin,
Yuval Yarom, and Mike Hamburg. Meltdown. arXiv preprint
arXiv:1801.01207, 2018.
[51] Fangfei Liu, Qian Ge, Yuval Yarom, Frank Mckeen, Carlos
Rozas, Gernot Heiser, and Ruby B. Lee. CATalyst: Defeating
Last-Level Cache Side Channel Attacks in Cloud Comput-
ing. In IEEE International Symposium on High Performance
Computer Architecture (HPCA), 2016.
[52] Fangfei Liu and Ruby B. Lee. Random Fill Cache Architecture.
In IEEE/ACM International Symposium on Microarchitecture
(MICRO). IEEE Computer Society, 2014.
[53] Fangfei Liu, Hao Wu, Kenneth Mai, and Ruby B. Lee. New-
cache: Secure Cache Architecture Thwarting Cache Side-
In IEEE/ACM International Symposium
Channel Attacks.
on Microarchitecture (MICRO), 2016.
[54] Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B.
Lee. Last-Level Cache Side-Channel Attacks Are Practical. In
IEEE Symposium on Security & Privacy (IEEE S&P), 2015.
[55] Wanli Liu and Donald Yeung. Using Aggressor Thread Infor-
mation to Improve Shared Cache Management for CMPs. In
International Conference on Parallel Architectures and Com-
pilation Techniques (PACT), 2009.
[56] Giorgi Maisuradze and Christian Rossow. ret2spec: Specula-
tive execution using Return Stack Buffers. In ACM SIGSAC
Conference on Computer and Communications Security (CCS),
2018.
[57] Robert Martin, John Demme, and Simha Sethumadhavan.
TimeWarp: Rethinking Timekeeping and Performance Moni-
toring Mechanisms to Mitigate Side-channel Attacks. In Inter-
national Symposium on Computer Architecture (ISCA). IEEE
Computer Society, 2012.
[58] Matt Miller. Mitigating arbitrary native code execution in
microsoft edge. https://blogs.windows.com/msedgedev/
2017/02/23/mitigating-/, Jun 2018.
[59] Ahmad Moghimi, Thomas Eisenbarth, and Berk Sunar. Mem-
Jam: A false dependency attack against constant-time crypto
implementations in SGX. Cryptographers’ Track at the
RSA Conference, pages 21–44, 2018. 10.1007/978-3-319-
76953-0_2.
USENIX Association
29th USENIX Security Symposium    467
[60] Ahmad Moghimi, Gorka Irazoqui, and Thomas Eisenbarth.
CacheZoom: How SGX ampliﬁes the power of cache attacks.
Technical report, arXiv:1703.06986 [cs.CR], 2017. https:
//arxiv.org/abs/1703.06986.
[61] Dag Arne Osvik, Adi Shamir, and Eran Tromer. Cache Attacks
and Countermeasures: The Case of AES. In The Cryptogra-
phers’ Track at the RSA Conference on Topics in Cryptology
(CT-RSA), 2006.
[62] Pulp-Platform. Ariane RISC-V CPU. https://github.com/
pulp-platform/ariane.
[63] Moinuddin K. Qureshi. Ceaser: Mitigating Conﬂict-based
Cache Attacks via Encrypted-Address and Remapping.
In
IEEE/ACM International Symposium on Microarchitecture
(MICRO), 2018.
[64] Moinuddin K. Qureshi and Yale N. Patt. Utility-Based Cache
Partitioning: A Low-Overhead, High-Performance, Runtime
Mechanism to Partition Shared Caches. In IEEE/ACM Inter-
national Symposium on Microarchitecture (MICRO). IEEE
Computer Society, 2006.
[65] Daniel Sanchez and Christos Kozyrakis. Scalable and Ef-
ﬁcient Fine-Grained Cache Partitioning with Vantage.
In
IEEE/ACM International Symposium on Microarchitecture
(MICRO), 2012.
[66] Michael Schwarz, Samuel Weiser, Daniel Gruss, Clémentine
Maurice, and Stefan Mangard. Malware Guard Extension: Us-
ing SGX to Conceal Cache Attacks. In Detection of Intrusions
and Malware, and Vulnerability Assessment (DIMVA), 2017.
[67] Anatoly Shusterman, Lachlan Kang, Yarden Haskal, Yosef
Meltser, Prateek Mittal, Yossi Oren, and Yuval Yarom. Robust
website ﬁngerprinting through the cache occupancy channel.
CoRR, abs/1811.07153, 2018.
[68] Adrian Tang, Simha Sethumadhavan, and Salvatore Stolfo.
CLKSCREW: exposing the perils of security-oblivious energy
managemen. In USENIX Security Symposium, 2017.
[69] David Trilla, Carles Hernandez, Jaume Abella, and Fran-
cisco J. Cazorla. Cache Side-channel Attacks and Time-
predictability in High-performance Critical Real-time Systems.
In IEEE/ACM Design Automation Conference (DAC). ACM,
2018.
[70] Jo Van Bulck, Frank Piessens, and Raoul Strackx. Foreshadow:
Extracting the Keys to the Intel SGX Kingdom with Transient
Out-of-Order Execution. USENIX Security Symposium, 2018.
[71] Stephan Van Schaik, Cristiano Giuffrida, Herbert Bos, and
Kaveh Razavi. Malicious Management Unit: Why Stopping
Cache Attacks in Software is Harder Than You Think.
In
USENIX Security Symposium, 2018.
[72] Yao Wang, Andrew Ferraiuolo, Danfeng Zhang, Andrew C.
Myers, and G. Edward Suh.
SecDCP: Secure Dynamic
Cache Partitioning for Efﬁcient Timing Channel Protection.
In IEEE/ACM Design Automation Conference (DAC). ACM,
2016.
[73] Zhenghong Wang and Ruby B. Lee. New Cache Designs for
Thwarting Software Cache-based Side Channel Attacks. In
International Symposium on Computer Architecture (ISCA).
ACM, 2007.
[74] Mario Werner, Thomas Unterluggauer, Lukas Giner, Michael
Schwarz, Daniel Gruss, and Stefan Mangard. ScatterCache:
Thwarting Cache Attacks via Cache Set Randomization. In
USENIX Security Symposium, 2019.
[75] Yuejian Xie and Gabriel H. Loh. PIPP: Promotion/Insertion
Pseudo-partitioning of Multi-core Shared Caches. In Interna-
tional Symposium on Computer Architecture (ISCA). ACM,
2009.
[76] Mengjia Yan, Bhargava Gopireddy, Thomas Shull, and Josep
Torrellas. Secure Hierarchy-Aware Cache Replacement Policy
(SHARP): Defending Against Cache-Based Side Channel At-
acks. In International Symposium on Computer Architecture
(ISCA). ACM, 2017.
[77] Mengjia Yan, Read Sprabery, Bhargava Gopireddy, Christo-
pher W. Fletcher, Roy Campbell, and Josep Torrellas. At-
tack Directories, Not Caches: Side Channel Attacks in a Non-
Inclusive World. To appear in the Proceedings of the IEEE
Symposium on Security & Privacy (IEEE S&P), May 2019.
[78] Yuval Yarom and Katrina Falkner. FLUSH+RELOAD: A
High Resolution, Low Noise, L3 Cache Side-channel Attack.
In USENIX Security Symposium, 2014.
[79] Yuval Yarom, Daniel Genkin, and Nadia Heninger.
CacheBleed: a timing attack on OpenSSL constant-time RSA.
volume 7, pages 99–112. Springer, 2017.
[80] Ning Zhang, Kun Sun, Deborah Shands, Wenjing Lou, and
Y. Thomas Hou. TruSpy: Cache Side-Channel Information
Leakage from the Secure World on ARM Devices. Cryptology
ePrint Archive, Report 2016/980, 2016. https://eprint.
iacr.org/2016/980.
[81] Yinqian Zhang, Ari Juels, Michael K. Reiter, and Thomas Ris-
tenpart. Cross-VM Side Channels and Their Use to Extract
Private Keys. In ACM SIGSAC Conference on Computer and
Communications Security (CCS). ACM, 2012.
[82] Ziqiao Zhou, Michael K. Reiter, and Yinqian Zhang. A Soft-
ware Approach to Defeating Side Channels in Last-Level
Caches. In ACM SIGSAC Conference on Computer and Com-
munications Security (CCS). ACM, 2016.
468    29th USENIX Security Symposium
USENIX Association