$date
	Wed Oct  3 10:36:37 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 5 ! morse [4:0] $end
$var reg 4 " num [3:0] $end
$var reg 1 # rdy $end
$var reg 1 $ rst $end
$scope module codificador $end
$var wire 4 % num [3:0] $end
$var wire 1 # ready $end
$var wire 1 $ reset $end
$var reg 5 & morse [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
bx %
1$
x#
bx "
b0 !
$end
#1
0$
#2
b1 !
b1 &
b1 "
b1 %
1#
#3
b11 !
b11 &
b10 "
b10 %
1#
#4
b111 !
b111 &
b11 "
b11 %
1#
#5
b1111 !
b1111 &
b100 "
b100 %
1#
#6
b11111 !
b11111 &
b101 "
b101 %
1#
#7
b11110 !
b11110 &
b110 "
b110 %
1#
#8
b11100 !
b11100 &
b111 "
b111 %
1#
#9
b11000 !
b11000 &
b1000 "
b1000 %
1#
#10
b10000 !
b10000 &
b1001 "
b1001 %
1#
#11
b0 !
b0 &
b0 "
b0 %
1#
#12
