
---------- Begin Simulation Statistics ----------
simSeconds                                   0.876230                       # Number of seconds simulated (Second)
simTicks                                 876229764000                       # Number of ticks simulated (Tick)
finalTick                                876229764000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    515.29                       # Real time elapsed on the host (Second)
hostTickRate                               1700446683                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8561312                       # Number of bytes of host memory used (Byte)
simInsts                                    130224464                       # Number of instructions simulated (Count)
simOps                                      140942817                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   252719                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     273519                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        876230021                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               6.709446                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.149044                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       141951219                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   681236                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      153334782                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    657                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1689637                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1155414                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  50                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           517071594                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.296545                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.932914                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 444855070     86.03%     86.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  36047547      6.97%     93.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  15942027      3.08%     96.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   8120447      1.57%     97.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   5362614      1.04%     98.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2509661      0.49%     99.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2760266      0.53%     99.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1310213      0.25%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    163749      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             517071594                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  330132     23.09%     23.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  12303      0.86%     23.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     23.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     23.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     23.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     23.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                   18      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    1      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      4      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     23.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 349608     24.46%     48.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                737498     51.59%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           24      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      99155301     64.67%     64.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       373722      0.24%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        131084      0.09%     65.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       196606      0.13%     65.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        16641      0.01%     65.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       393216      0.26%     65.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       393216      0.26%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc       393216      0.26%     65.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv          257      0.00%     65.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc       758098      0.49%     66.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     66.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           64      0.00%     66.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       333495      0.22%     66.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp        86134      0.06%     66.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            1      0.00%     66.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        65610      0.04%     66.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     66.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     66.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     66.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     66.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     66.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        65536      0.04%     66.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp        16384      0.01%     66.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       278528      0.18%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd          256      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp          256      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu        20758      0.01%     66.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix          5120      0.00%     66.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov        20480      0.01%     66.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP       524288      0.34%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     33144249     21.62%     88.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     16962241     11.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      153334782                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.174994                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1429564                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.009323                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                802095100                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               133952958                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       131314638                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 23076279                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                10561800                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        10559724                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   143127276                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    11637046                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                       38088390                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                 275819361                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         0.31                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.24                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.04                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     80524                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                        20305641                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       359158427                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       22051181                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      16970258                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       860601                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1903433                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1020991      3.85%      3.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1020892      3.85%      7.71% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          321      0.00%      7.71% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     22001815     83.06%     90.77% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      2310591      8.72%     99.49% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.49% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       135111      0.51%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       26489721                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          284      0.07%      0.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          436      0.10%      0.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           66      0.02%      0.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       397050     94.40%     94.59% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        22711      5.40%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           51      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        420598                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            6      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          304      0.18%      0.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           52      0.03%      0.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       171370     99.62%     99.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          225      0.13%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           70      0.04%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       172027                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1020707      3.92%      3.92% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1020456      3.91%      7.83% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          255      0.00%      7.83% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     21604765     82.87%     90.71% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      2287880      8.78%     99.48% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.48% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       135060      0.52%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     26069123                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          214      0.13%      0.13% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           52      0.03%      0.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       170350     99.72%     99.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          144      0.08%     99.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           70      0.04%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       170830                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond       169881    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total       169881                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          214     22.55%     22.55% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           52      5.48%     28.03% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          469     49.42%     77.45% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          144     15.17%     92.62% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     92.62% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           70      7.38%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total          949                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     13579934     51.26%     51.26% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     11753603     44.37%     95.64% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1020991      3.85%     99.49% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       135193      0.51%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     26489721                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        88464     51.42%     51.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        83557     48.57%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            6      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       172027                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          22001815                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      8423832                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            172027                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            700                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             26489721                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                88342                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                15638182                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.590349                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1057                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          135432                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             135193                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              239                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1020991      3.85%      3.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1020892      3.85%      7.71% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          321      0.00%      7.71% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     22001815     83.06%     90.77% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      2310591      8.72%     99.49% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.49% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       135111      0.51%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     26489721                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1020991      9.41%      9.41% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          486      0.00%      9.41% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          321      0.00%      9.42% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      9694253     89.34%     98.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          377      0.00%     98.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       135111      1.25%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      10851539                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          304      0.34%      0.34% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.34% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        87813     99.40%     99.75% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          225      0.25%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        88342                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          304      0.34%      0.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        87813     99.40%     99.75% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          225      0.25%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        88342                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 876229764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       135432                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       135193                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          239                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          122                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       135554                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1021497                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1021493                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                786                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1020707                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1020707                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         1690127                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          681186                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            171498                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    516686644                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.273502                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.085882                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       463411270     89.69%     89.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        24572593      4.76%     94.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        10880342      2.11%     96.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         4735637      0.92%     97.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         3817415      0.74%     98.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1585971      0.31%     98.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1548772      0.30%     98.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          794656      0.15%     98.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         5339988      1.03%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    516686644                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      131186                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               1020711                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           24      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     98751501     69.88%     69.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       373722      0.26%     70.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       131078      0.09%     70.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       196606      0.14%     70.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        16641      0.01%     70.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       393216      0.28%     70.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       393216      0.28%     70.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc       393216      0.28%     71.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv          257      0.00%     71.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc       758068      0.54%     71.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     71.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           64      0.00%     71.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       333446      0.24%     72.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp        86128      0.06%     72.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            1      0.00%     72.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        65606      0.05%     72.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     72.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      0.05%     72.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp        16384      0.01%     72.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       278528      0.20%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd          256      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp          256      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu        20755      0.01%     72.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix         5120      0.00%     72.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov        20480      0.01%     72.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP       524288      0.37%     72.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     21728361     15.38%     88.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     16762076     11.86%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    141314831                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5339988                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            130596478                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              141314831                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      130224464                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        140942817                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  6.709446                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.149044                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           38490437                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         121189557                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         21728361                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        16630910                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts          10559468                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           24      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     98751501     69.88%     69.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       373722      0.26%     70.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       131078      0.09%     70.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       196606      0.14%     70.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp        16641      0.01%     70.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt       393216      0.28%     70.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult       393216      0.28%     70.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc       393216      0.28%     71.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv          257      0.00%     71.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc       758068      0.54%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            1      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           64      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       333446      0.24%     72.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp        86128      0.06%     72.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            1      0.00%     72.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        65606      0.05%     72.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     72.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     72.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     72.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        65536      0.05%     72.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp        16384      0.01%     72.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     72.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       278528      0.20%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd          256      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp          256      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu        20755      0.01%     72.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix         5120      0.00%     72.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov        20480      0.01%     72.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP       524288      0.37%     72.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     21728361     15.38%     88.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     16762076     11.86%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    141314831                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     26069123                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     24913101                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1156022                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     21604765                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      4464358                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1020711                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1020707                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                477161502                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              13079338                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  26450697                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 79823                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 300234                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             11753661                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   530                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              143673792                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2023                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           153254258                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                372564                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         26268376                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        33135007                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       16962177                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.174902                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       54992202                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      54394917                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     161812863                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     79288983                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          50097184                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     40708283                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      2147807                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads      4419508                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites       106792                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads       8405409                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites      6351890                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           12909787                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      26673497                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  601526                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 6651                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles       212763                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  15750174                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                300551                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          517071594                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.278500                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.322713                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                490465531     94.85%     94.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2610834      0.50%     95.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2045095      0.40%     95.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2419271      0.47%     96.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2389442      0.46%     96.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  3871117      0.75%     97.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1669702      0.32%     97.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1690936      0.33%     98.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  9909666      1.92%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            517071594                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             132928248                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.151705                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           26489721                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.030231                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    489877920                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    300234                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      89248                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    36143                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              143005019                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  366                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 22051181                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                16970258                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                681236                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      3053                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    33016                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         192666                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          89878                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        87983                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               177861                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                141881505                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               141874362                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  70667207                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 130593519                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.161915                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.541123                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      805100                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  322820                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              192666                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 208182                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               746844                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               13775279                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           21658957                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             61.582632                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            33.685750                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 797616      3.68%      3.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              2094007      9.67%     13.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  574      0.00%     13.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    4      0.00%     13.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              9476598     43.75%     57.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              3205046     14.80%     71.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79              2357122     10.88%     82.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89              1458208      6.73%     89.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               777101      3.59%     93.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             547707      2.53%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             255960      1.18%     96.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             399565      1.84%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              98494      0.45%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              15638      0.07%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3432      0.02%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                575      0.00%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               4503      0.02%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2567      0.01%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1636      0.01%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                251      0.00%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 66      0.00%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 45      0.00%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 40      0.00%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                139      0.00%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                390      0.00%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1065      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1803      0.01%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               4290      0.02%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              11459      0.05%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           143056      0.66%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              489                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             21658957                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores          39021439                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 876229764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 876229764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 876229764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 876229764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 876229764000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 300234                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                477307006                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  140585                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       12073772                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  26384946                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                865051                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              143029406                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                 152438                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                  33121                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          341320                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           159738669                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   252955430                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                151026713                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  8406523                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups              2450775                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.matLookups                   549918                       # Number of matrix rename lookups (Count)
system.cpu.rename.committedMaps             157719711                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  2018958                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  326733                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 161                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2264685                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                78872428                       # count of registers freed and written back to integer free list (Count)
system.cpu.rob.reads                        654347909                       # The number of ROB reads (Count)
system.cpu.rob.writes                       286394869                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                130224464                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  140942817                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   119                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  15750171.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  19269045.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.018820730250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2799                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2799                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             83713902                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               43137                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     37076474                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    16762087                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   37076474                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  16762087                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 2103063                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               16716282                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       29.73                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          5                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                3834376                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                 262212                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                4387013                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                8172149                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                4670553                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               15750171                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                748864                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    19                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2               3949440                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3              11976209                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                 86528                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1027                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 14555881                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                 10550691                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  5184802                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                  1774334                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                  1179876                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   889049                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   317314                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   294263                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   225876                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     1232                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                      47                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                      25                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2159                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2660                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2949                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2862                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2851                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2837                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2855                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2809                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2884                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2941                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2859                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2870                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2829                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2818                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2832                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2833                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                      41                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                      44                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                      30                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                      48                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                      60                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                     106                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                      70                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                     104                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                     170                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                      21                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                      79                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2799                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    12494.868524                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean    4777.628303                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   13223.245165                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-4095          1006     35.94%     35.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-8191          684     24.44%     60.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-12287          171      6.11%     66.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-16383          133      4.75%     71.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-20479           43      1.54%     72.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-24575           55      1.96%     74.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-28671           87      3.11%     77.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-32767           79      2.82%     80.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-36863          540     19.29%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::86016-90111            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2799                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2799                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.355841                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.035091                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev      18.146666                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16-31           2798     99.96%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::976-991            1      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2799                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                134596032                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               1170023817                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             113806488                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1335293395.71715355                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               129882015.74033727                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   876229743000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       16275.13                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst   1008010944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    147804397                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       458803                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1150395690.050994396210                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 168682237.322401672602                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 523610.380347682454                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     15750171                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     21326303                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data     16762087                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 398222576750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 679315904750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 26022489225750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25283.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     31853.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1552461.17                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst   1008010944                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    162012873                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      1170023817                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst   1008010944                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total   1008010944                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data    113281748                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    113281748                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      15750171                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      21326303                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         37076474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data     16630921                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        16630921                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst      1150395690                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       184897706                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1335293396                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst   1150395690                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total     1150395690                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      129283155                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         129283155                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst     1150395690                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      314180860                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1464576550                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              34973411                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                45780                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       2320868                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        725048                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        888935                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        331660                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       1360789                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       5156468                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       2214483                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        862370                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        211229                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        599996                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10     11512390                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      2869371                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      1319415                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      3929936                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       396764                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       273689                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           946                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           948                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           944                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           941                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1017                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1159                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1218                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          2661                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1093                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        28665                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1035                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          944                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          947                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          942                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             421787025250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           174867055000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        1077538481500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12060.22                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30810.22                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             29406662                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               42210                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             84.08                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.20                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      5570311                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   402.352165                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   233.055024                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   380.727802                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      1761926     31.63%     31.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      1065925     19.14%     50.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       616327     11.06%     61.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       330235      5.93%     67.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       126239      2.27%     70.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       231493      4.16%     74.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       162512      2.92%     77.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        72031      1.29%     78.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      1203623     21.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      5570311                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         2238298304                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         2929920                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2554.465046                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 3.343781                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    19.98                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                19.96                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.09                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 876229764000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      20910803760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      11114340600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     98964833940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       43247700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 69168512400.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 392248526130                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   6157681440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   598607945970                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    683.163219                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  10895851250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  29259100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 836074812750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      18861273900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      10024989645                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    150745320600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      195723900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 69168512400.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 394507991880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   4254973440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   647758785765                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    739.256771                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   7185956500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  29259100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 839784707500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 876229764000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             37007060                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            37007069                       # Transaction distribution (Count)
system.membus.transDist::WriteReq            16630917                       # Transaction distribution (Count)
system.membus.transDist::WriteResp           16630917                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq              69404                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp             69404                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq             10                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq               4                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp              4                       # Transaction distribution (Count)
system.membus.transDist::SwapReq               131166                       # Transaction distribution (Count)
system.membus.transDist::SwapResp              131166                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     31500341                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     76176780                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               107677121                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port   1008010880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    276344101                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1284354981                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           53838566                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 53838566    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             53838566                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 876229764000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         70603735500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        83540295250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        67310823932                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
