VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/fizza/work/uart_receiver/run001/k6_N10_tileable_dpram8K_dsp36_40nm/diffeq_f_systemC/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml diffeq_f_systemC.blif --route_chan_width 300 --constant_net_method route


Architecture file: /home/fizza/work/uart_receiver/run001/k6_N10_tileable_dpram8K_dsp36_40nm/diffeq_f_systemC/MIN_ROUTE_CHAN_WIDTH/arch/k6_N10_tileable_dpram8K_dsp36_40nm.xml
Circuit name: diffeq_f_systemC

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'frac_lut6' input port 'in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'frac_lut6' output port 'lut6_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'frac_lut6' output port 'lut5_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'frac_lut6' output port 'lut4_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.01 seconds (max_rss 18.4 MiB, delta_rss +1.4 MiB)

Timing analysis: ON
Circuit netlist file: diffeq_f_systemC.net
Circuit placement file: diffeq_f_systemC.place
Circuit routing file: diffeq_f_systemC.route
Circuit SDC file: diffeq_f_systemC.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 300
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 300
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 7: clb[0].cin[0] unconnected pin in architecture.
Warning 8: clb[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 0.02 seconds (max_rss 20.2 MiB, delta_rss +1.9 MiB)
Circuit file: diffeq_f_systemC.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.03 seconds (max_rss 22.2 MiB, delta_rss +1.9 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 201
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 22.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.1 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 22.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 576
    .input :      66
    .latch :      96
    .output:      96
    0-LUT  :       2
    6-LUT  :     311
    mult_36:       5
  Nets  : 635
    Avg Fanout:     3.2
    Max Fanout:   100.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 2687
  Timing Graph Edges: 15168
  Timing Graph Levels: 36
# Build Timing Graph took 0.02 seconds (max_rss 24.2 MiB, delta_rss +1.6 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 96 pins (3.6%), 96 blocks (16.7%)
# Load Timing Constraints

SDC file 'diffeq_f_systemC.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 24.2 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'diffeq_f_systemC.blif'.

After removing unused inputs...
	total blocks: 576, total nets: 635, total inputs: 66, total outputs: 96
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 memory:1,1 mult_36:1,1
Packing with high fanout thresholds: io:128 clb:32 memory:128 mult_36:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    19/480       3%                            7    20 x 20    
    38/480       7%                            9    20 x 20    
    57/480      11%                           11    20 x 20    
    76/480      15%                           12    20 x 20    
    95/480      19%                           14    20 x 20    
   114/480      23%                           16    20 x 20    
   133/480      27%                           18    20 x 20    
   152/480      31%                           20    20 x 20    
   171/480      35%                           22    20 x 20    
   190/480      39%                           24    20 x 20    
   209/480      43%                           26    20 x 20    
   228/480      47%                           28    20 x 20    
   247/480      51%                           30    20 x 20    
   266/480      55%                           31    20 x 20    
   285/480      59%                           33    20 x 20    
   304/480      63%                           35    20 x 20    
   323/480      67%                           44    20 x 20    
   342/480      71%                           63    20 x 20    
   361/480      75%                           82    20 x 20    
   380/480      79%                          101    20 x 20    
   399/480      83%                          120    20 x 20    
   418/480      87%                          139    20 x 20    
   437/480      91%                          158    20 x 20    
   456/480      95%                          177    20 x 20    
   475/480      98%                          196    20 x 20    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 313
  LEs used for logic and registers    : 96
  LEs used for logic only             : 217
  LEs used for registers only         : 0

Incr Slack updates 1 in 6.684e-05 sec
Full Max Req/Worst Slack updates 1 in 1.2783e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000128075 sec
FPGA sized to 20 x 20 (auto)
Device Utilization: 0.21 (target 1.00)
	Block Utilization: 0.28 Type: io
	Block Utilization: 0.15 Type: clb
	Block Utilization: 0.83 Type: mult_36

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        162                               0.592593                     0.407407   
       clb         35                                18.3143                      6.91429   
   mult_36          5                                     72                           32   
    memory          0                                      0                            0   
Absorbed logical nets 167 out of 635 nets, 468 nets not absorbed.

Netlist conversion complete.

# Packing took 0.30 seconds (max_rss 26.2 MiB, delta_rss +2.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'diffeq_f_systemC.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.132357 seconds).
# Load packing took 0.14 seconds (max_rss 64.3 MiB, delta_rss +38.0 MiB)
Warning 9: Netlist contains 0 global net to non-global architecture pin connections
Warning 10: Logic block #38 ($false) has only 1 output pin '$false.O[7]'. It may be a constant generator.
Warning 11: Logic block #39 ($true) has only 1 output pin '$true.O[7]'. It may be a constant generator.

Pb types usage...
  io                   : 162
   inpad               : 66
   outpad              : 96
  clb                  : 35
   fle                 : 313
    ble6               : 313
     lut6              : 313
      lut              : 313
     ff                : 96
  mult_36              : 5
   mult_36x36_slice    : 5
    mult_36x36         : 5

# Create Device
## Build Device Grid
FPGA sized to 20 x 20: 400 grid tiles (auto)

Resource usage...
	Netlist
		162	blocks of type: io
	Architecture
		576	blocks of type: io
	Netlist
		35	blocks of type: clb
	Architecture
		234	blocks of type: clb
	Netlist
		5	blocks of type: mult_36
	Architecture
		6	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		27	blocks of type: memory

Device Utilization: 0.21 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.28 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.15 Logical Block: clb
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory
	Physical Tile mult_36:
	Block Utilization: 0.83 Logical Block: mult_36

FPGA size limited by block type(s): mult_36

## Build Device Grid took 0.00 seconds (max_rss 64.3 MiB, delta_rss +0.0 MiB)
Warning 12: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 300
Y-direction routing channel width is 300
## Build tileable routing resource graph took 2.09 seconds (max_rss 80.8 MiB, delta_rss +16.6 MiB)
  RR Graph Nodes: 93412
  RR Graph Edges: 1094795
# Create Device took 2.13 seconds (max_rss 80.8 MiB, delta_rss +16.6 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 4.02 seconds (max_rss 80.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 13: Found no more sample locations for SOURCE in clb
Warning 14: Found no more sample locations for OPIN in clb
## Computing src/opin lookahead took 0.01 seconds (max_rss 80.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 4.02 seconds (max_rss 80.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.22 seconds (max_rss 80.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.22 seconds (max_rss 80.8 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 81.0 MiB, delta_rss +0.0 MiB)

There are 1072 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 7724

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 25.7455 td_cost: 1.56623e-07
Initial placement estimated Critical Path Delay (CPD): 16.5927 ns
Initial placement estimated setup Total Negative Slack (sTNS): -912.47 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -16.5927 ns

Initial placement estimated setup slack histogram:
[ -1.7e-08: -1.5e-08)  9 (  4.7%) |*****
[ -1.5e-08: -1.3e-08)  6 (  3.1%) |***
[ -1.3e-08: -1.2e-08)  8 (  4.2%) |****
[ -1.2e-08:   -1e-08) 12 (  6.2%) |******
[   -1e-08: -8.5e-09) 13 (  6.8%) |*******
[ -8.5e-09: -6.9e-09)  7 (  3.6%) |****
[ -6.9e-09: -5.3e-09) 15 (  7.8%) |********
[ -5.3e-09: -3.7e-09) 26 ( 13.5%) |*************
[ -3.7e-09:   -2e-09)  0 (  0.0%) |
[   -2e-09: -4.3e-10) 96 ( 50.0%) |************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 592
Warning 15: Starting t: 100 of 202 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 5.6e-04   0.951      21.50 1.3973e-07  16.179       -880  -16.179   0.608  0.0274   19.0     1.00       592  0.200
   2    0.0 5.4e-04   0.976      20.18 1.336e-07   15.466       -862  -15.466   0.583  0.0136   19.0     1.00      1184  0.950
   3    0.0 5.1e-04   0.992      19.59 1.3157e-07  15.364       -856  -15.364   0.551  0.0065   19.0     1.00      1776  0.950
   4    0.0 4.8e-04   0.993      19.07 1.3055e-07  15.124       -852  -15.124   0.515  0.0033   19.0     1.00      2368  0.950
   5    0.0 4.6e-04   0.994      18.82 1.2843e-07  15.198       -849  -15.198   0.500  0.0056   19.0     1.00      2960  0.950
   6    0.0 4.4e-04   0.993      18.25 1.271e-07   15.134       -846  -15.134   0.400  0.0032   19.0     1.00      3552  0.950
   7    0.0 4.1e-04   0.999      18.12 1.1627e-07  15.173       -848  -15.173   0.448  0.0046   18.2     1.29      4144  0.950
   8    0.0 3.9e-04   0.999      17.89 1.1654e-07  15.135       -847  -15.135   0.434  0.0022   18.4     1.24      4736  0.950
   9    0.0 3.7e-04   0.995      17.77 1.1416e-07  15.135       -848  -15.135   0.434  0.0049   18.3     1.28      5328  0.950
  10    0.0 3.6e-04   1.004      17.58 1.1321e-07  15.071       -843  -15.071   0.454  0.0015   18.2     1.32      5920  0.950
  11    0.0 3.4e-04   1.000      17.53 1.1693e-07  15.071       -844  -15.071   0.414  0.0018   18.4     1.22      6512  0.950
  12    0.0 3.2e-04   1.003      17.70 1.1138e-07  15.071       -844  -15.071   0.444  0.0014   17.9     1.41      7104  0.950
  13    0.0 3.0e-04   0.991      17.55 1.1146e-07  15.071       -842  -15.071   0.429  0.0042   18.0     1.38      7696  0.950
  14    0.0 2.9e-04   0.999      17.32 1.0876e-07  15.014       -839  -15.014   0.365  0.0011   17.8     1.46      8288  0.950
  15    0.0 2.7e-04   0.995      17.30 9.7557e-08  15.014       -843  -15.014   0.360  0.0032   16.5     1.98      8880  0.950
  16    0.0 2.6e-04   0.996      17.13 9.103e-08   14.925       -845  -14.925   0.324  0.0019   15.2     2.49      9472  0.950
  17    0.0 2.5e-04   0.999      17.06 8.378e-08   14.925       -841  -14.925   0.328  0.0009   13.4     3.17     10064  0.950
  18    0.0 2.4e-04   0.998      17.00 7.9329e-08  14.926       -842  -14.926   0.314  0.0011   11.9     3.76     10656  0.950
  19    0.0 2.2e-04   1.001      17.06 7.5715e-08  14.926       -841  -14.926   0.312  0.0011   10.4     4.34     11248  0.950
  20    0.0 2.1e-04   0.999      17.18 7.2994e-08  14.926       -841  -14.926   0.329  0.0014    9.1     4.86     11840  0.950
  21    0.0 2.0e-04   0.995      17.13 7.0615e-08  14.925       -841  -14.925   0.287  0.0023    8.1     5.25     12432  0.950
  22    0.0 1.9e-04   1.000      17.03 6.8912e-08  14.925       -840  -14.925   0.304  0.0007    6.8     5.73     13024  0.950
  23    0.0 1.8e-04   0.999      17.00 6.7805e-08  14.922       -840  -14.922   0.312  0.0006    5.9     6.09     13616  0.950
  24    0.0 1.7e-04   1.000      17.02 6.6762e-08  14.922       -840  -14.922   0.291  0.0004    5.2     6.38     14208  0.950
  25    0.0 1.6e-04   0.999      17.00 6.5812e-08  14.922       -840  -14.922   0.314  0.0006    4.4     6.68     14800  0.950
  26    0.0 1.6e-04   0.999      16.99 6.52e-08    14.936       -839  -14.936   0.302  0.0011    3.8     6.90     15392  0.950
  27    0.0 1.5e-04   1.000      17.08 6.3951e-08  14.936       -846  -14.936   0.314  0.0004    3.3     7.10     15984  0.950
  28    0.0 1.4e-04   0.998      16.99 6.3648e-08  14.936       -844  -14.936   0.292  0.0016    2.9     7.26     16576  0.950
  29    0.0 1.3e-04   0.994      16.90 6.2573e-08  14.936       -844  -14.936   0.456  0.0033    2.5     7.43     17168  0.950
  30    0.0 1.3e-04   0.999      16.86 6.1918e-08  14.922       -844  -14.922   0.405  0.0011    2.5     7.42     17760  0.950
  31    0.0 1.2e-04   1.000      16.85 6.239e-08   14.791       -839  -14.791   0.471  0.0006    2.4     7.45     18352  0.950
  32    0.0 1.1e-04   0.999      16.90 6.1956e-08  14.784       -841  -14.784   0.424  0.0016    2.5     7.42     18944  0.950
  33    0.0 1.1e-04   1.001      16.86 6.0825e-08  14.916       -841  -14.916   0.424  0.0004    2.5     7.44     19536  0.950
  34    0.0 1.0e-04   0.999      16.84 6.0969e-08  14.865       -840  -14.865   0.404  0.0006    2.4     7.45     20128  0.950
  35    0.0 9.8e-05   0.996      16.75 6.0573e-08  14.916       -842  -14.916   0.409  0.0019    2.3     7.48     20720  0.950
  36    0.0 9.4e-05   1.000      16.77 6.0156e-08  14.916       -839  -14.916   0.394  0.0003    2.3     7.51     21312  0.950
  37    0.0 8.9e-05   0.999      16.80 5.9767e-08  14.916       -841  -14.916   0.409  0.0022    2.1     7.55     21904  0.950
  38    0.0 8.4e-05   0.999      16.68 5.9454e-08  14.916       -845  -14.916   0.377  0.0006    2.1     7.58     22496  0.950
  39    0.0 8.0e-05   0.999      16.63 5.8915e-08  14.933       -842  -14.933   0.285  0.0007    1.9     7.63     23088  0.950
  40    0.0 7.6e-05   1.000      16.60 5.848e-08   14.892       -842  -14.892   0.323  0.0002    1.6     7.75     23680  0.950
  41    0.0 7.2e-05   0.997      16.58 5.8862e-08  14.852       -843  -14.852   0.321  0.0012    1.5     7.82     24272  0.950
  42    0.0 6.9e-05   0.999      16.51 5.8625e-08  14.851       -841  -14.851   0.301  0.0008    1.3     7.89     24864  0.950
  43    0.0 6.5e-05   1.000      16.45 5.8548e-08  14.851       -842  -14.851   0.284  0.0002    1.1     7.96     25456  0.950
  44    0.0 6.2e-05   1.000      16.45 5.842e-08   14.852       -843  -14.852   0.304  0.0001    1.0     8.00     26048  0.950
  45    0.0 5.9e-05   1.000      16.45 5.8458e-08  14.851       -842  -14.851   0.319  0.0004    1.0     8.00     26640  0.950
  46    0.0 5.6e-05   1.000      16.46 5.8465e-08  14.851       -842  -14.851   0.312  0.0001    1.0     8.00     27232  0.950
  47    0.0 5.3e-05   1.000      16.45 5.845e-08   14.851       -842  -14.851   0.316  0.0003    1.0     8.00     27824  0.950
  48    0.0 5.1e-05   1.000      16.42 5.8453e-08  14.851       -841  -14.851   0.247  0.0002    1.0     8.00     28416  0.950
  49    0.0 4.8e-05   1.000      16.40 5.851e-08   14.851       -841  -14.851   0.284  0.0003    1.0     8.00     29008  0.950
  50    0.0 4.6e-05   1.000      16.39 5.8541e-08  14.851       -842  -14.851   0.316  0.0001    1.0     8.00     29600  0.950
  51    0.0 4.3e-05   1.000      16.39 5.8531e-08  14.851       -842  -14.851   0.287  0.0001    1.0     8.00     30192  0.950
  52    0.0 4.1e-05   1.000      16.39 5.8537e-08  14.851       -842  -14.851   0.274  0.0003    1.0     8.00     30784  0.950
  53    0.0 3.9e-05   1.000      16.38 5.8531e-08  14.851       -842  -14.851   0.277  0.0001    1.0     8.00     31376  0.950
  54    0.0 3.7e-05   1.000      16.36 5.8566e-08  14.851       -841  -14.851   0.258  0.0001    1.0     8.00     31968  0.950
  55    0.0 3.5e-05   1.000      16.36 5.8596e-08  14.851       -841  -14.851   0.272  0.0001    1.0     8.00     32560  0.950
  56    0.0 3.4e-05   1.000      16.34 5.8619e-08  14.851       -842  -14.851   0.238  0.0001    1.0     8.00     33152  0.950
  57    0.0 3.2e-05   1.000      16.33 5.8616e-08  14.851       -841  -14.851   0.258  0.0002    1.0     8.00     33744  0.950
  58    0.0 3.0e-05   1.000      16.32 5.8613e-08  14.851       -842  -14.851   0.243  0.0000    1.0     8.00     34336  0.950
  59    0.0 2.9e-05   1.000      16.32 5.8613e-08  14.851       -842  -14.851   0.272  0.0001    1.0     8.00     34928  0.950
  60    0.0 2.7e-05   1.000      16.32 5.8609e-08  14.851       -842  -14.851   0.242  0.0001    1.0     8.00     35520  0.950
  61    0.0 2.6e-05   1.000      16.32 5.8596e-08  14.851       -841  -14.851   0.265  0.0001    1.0     8.00     36112  0.950
  62    0.0 2.5e-05   1.000      16.32 5.8592e-08  14.851       -841  -14.851   0.238  0.0001    1.0     8.00     36704  0.950
  63    0.0 2.3e-05   1.000      16.32 5.8595e-08  14.851       -841  -14.851   0.250  0.0001    1.0     8.00     37296  0.950
  64    0.0 2.2e-05   1.000      16.31 5.8598e-08  14.851       -842  -14.851   0.253  0.0001    1.0     8.00     37888  0.950
  65    0.0 2.1e-05   1.000      16.30 5.8607e-08  14.851       -841  -14.851   0.253  0.0001    1.0     8.00     38480  0.950
  66    0.0 2.0e-05   1.000      16.30 5.8604e-08  14.852       -843  -14.852   0.193  0.0000    1.0     8.00     39072  0.950
  67    0.0 1.9e-05   1.000      16.30 5.8603e-08  14.852       -843  -14.852   0.223  0.0001    1.0     8.00     39664  0.950
  68    0.0 1.8e-05   0.999      16.28 5.8596e-08  14.852       -843  -14.852   0.289  0.0004    1.0     8.00     40256  0.950
  69    0.0 1.7e-05   1.000      16.27 5.8623e-08  14.851       -843  -14.851   0.199  0.0001    1.0     8.00     40848  0.950
  70    0.0 1.6e-05   1.000      16.26 5.8617e-08  14.851       -843  -14.851   0.267  0.0000    1.0     8.00     41440  0.950
  71    0.0 1.6e-05   1.000      16.26 5.8625e-08  14.851       -844  -14.851   0.230  0.0000    1.0     8.00     42032  0.950
  72    0.0 1.5e-05   1.000      16.26 5.8625e-08  14.851       -843  -14.851   0.221  0.0001    1.0     8.00     42624  0.950
  73    0.0 1.4e-05   1.000      16.25 5.8624e-08  14.851       -843  -14.851   0.201  0.0000    1.0     8.00     43216  0.950
  74    0.0 1.3e-05   1.000      16.25 5.8627e-08  14.851       -843  -14.851   0.184  0.0000    1.0     8.00     43808  0.950
  75    0.0 1.3e-05   1.000      16.25 5.8625e-08  14.851       -843  -14.851   0.193  0.0000    1.0     8.00     44400  0.950
  76    0.0 1.2e-05   1.000      16.25 5.8625e-08  14.851       -843  -14.851   0.243  0.0001    1.0     8.00     44992  0.950
  77    0.0 1.1e-05   1.000      16.25 5.8621e-08  14.851       -843  -14.851   0.206  0.0000    1.0     8.00     45584  0.950
  78    0.0 1.1e-05   1.000      16.25 5.8624e-08  14.851       -843  -14.851   0.215  0.0000    1.0     8.00     46176  0.950
  79    0.0 0.0e+00   0.998      16.22 5.8574e-08  14.851       -843  -14.851   0.049  0.0018    1.0     8.00     46768  0.950
## Placement Quench took 0.01 seconds (max_rss 81.0 MiB)
post-quench CPD = 14.8508 (ns) 

BB estimate of min-dist (placement) wire length: 4848

Completed placement consistency check successfully.

Swaps called: 46970

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 14.8508 ns, Fmax: 67.3362 MHz
Placement estimated setup Worst Negative Slack (sWNS): -14.8508 ns
Placement estimated setup Total Negative Slack (sTNS): -842.125 ns

Placement estimated setup slack histogram:
[ -1.5e-08: -1.3e-08) 11 (  5.7%) |******
[ -1.3e-08: -1.2e-08)  8 (  4.2%) |****
[ -1.2e-08: -1.1e-08)  6 (  3.1%) |***
[ -1.1e-08: -9.1e-09) 16 (  8.3%) |********
[ -9.1e-09: -7.6e-09)  7 (  3.6%) |****
[ -7.6e-09: -6.2e-09)  9 (  4.7%) |*****
[ -6.2e-09: -4.7e-09) 19 (  9.9%) |**********
[ -4.7e-09: -3.3e-09) 20 ( 10.4%) |**********
[ -3.3e-09: -1.8e-09)  0 (  0.0%) |
[ -1.8e-09: -3.7e-10) 96 ( 50.0%) |************************************************

Placement estimated geomean non-virtual intra-domain period: 14.8508 ns (67.3362 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 14.8508 ns (67.3362 MHz)

Placement cost: 0.996046, bb_cost: 16.1597, td_cost: 5.84831e-08, 

Placement resource usage:
  io      implemented as io     : 162
  clb     implemented as clb    : 35
  mult_36 implemented as mult_36: 5

Placement number of temperatures: 79
Placement total # of swap attempts: 46970
	Swaps accepted: 15221 (32.4 %)
	Swaps rejected: 28430 (60.5 %)
	Swaps aborted :  3319 ( 7.1 %)


Percentage of different move types:
	Uniform move: 35.67 % (acc=33.94 %, rej=66.06 %, aborted=0.00 %)
	Median move: 21.41 % (acc=31.78 %, rej=56.07 %, aborted=12.15 %)
	W. Centroid move: 19.98 % (acc=32.57 %, rej=57.49 %, aborted=9.94 %)
	Centroid move: 22.01 % (acc=31.67 %, rej=57.13 %, aborted=11.20 %)
	W. Median move: 0.09 % (acc=9.30 %, rej=76.74 %, aborted=13.95 %)
	Crit. Uniform move: 0.07 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Feasible Region move: 0.77 % (acc=1.38 %, rej=98.62 %, aborted=0.00 %)

Placement Quench timing analysis took 0.00162704 seconds (0.00146647 STA, 0.000160567 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.178418 seconds (0.160284 STA, 0.0181339 slack) (81 full updates: 81 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.40 seconds (max_rss 81.0 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 296 ( 27.0%) |**********************************************
[      0.1:      0.2)  57 (  5.2%) |*********
[      0.2:      0.3) 118 ( 10.8%) |******************
[      0.3:      0.4)  82 (  7.5%) |*************
[      0.4:      0.5)  31 (  2.8%) |*****
[      0.5:      0.6)  23 (  2.1%) |****
[      0.6:      0.7)  59 (  5.4%) |*********
[      0.7:      0.8)  86 (  7.8%) |*************
[      0.8:      0.9)  45 (  4.1%) |*******
[      0.9:        1) 300 ( 27.3%) |***********************************************
## Initializing router criticalities took 0.02 seconds (max_rss 81.0 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  319823     467    1072     417 ( 0.446%)    8319 ( 4.4%)   15.201     -884.2    -15.201      0.000      0.000      N/A
Incr Slack updates 81 in 0.00748344 sec
Full Max Req/Worst Slack updates 21 in 0.00023968 sec
Incr Max Req/Worst Slack updates 60 in 0.000835875 sec
Incr Criticality updates 51 in 0.00469994 sec
Full Criticality updates 30 in 0.00388919 sec
   2    0.1     0.5    3  265046     366     870     219 ( 0.234%)    8353 ( 4.4%)   15.201     -881.0    -15.201      0.000      0.000      N/A
   3    0.0     0.6    0  174860     204     520     141 ( 0.151%)    8386 ( 4.5%)   15.203     -882.0    -15.203      0.000      0.000      N/A
   4    0.0     0.8    0  153704     175     459     118 ( 0.126%)    8419 ( 4.5%)   15.203     -882.2    -15.203      0.000      0.000      N/A
   5    0.0     1.1    0  123212     133     345      87 ( 0.093%)    8433 ( 4.5%)   15.203     -881.8    -15.203      0.000      0.000      N/A
   6    0.0     1.4    0   99362     110     291      67 ( 0.072%)    8464 ( 4.5%)   15.203     -881.7    -15.203      0.000      0.000      N/A
   7    0.0     1.9    0   69528      85     206      45 ( 0.048%)    8496 ( 4.5%)   15.203     -882.0    -15.203      0.000      0.000      N/A
   8    0.0     2.4    0   49391      50     123      26 ( 0.028%)    8513 ( 4.5%)   15.204     -881.8    -15.204      0.000      0.000      N/A
   9    0.0     3.1    0   43917      44     108      26 ( 0.028%)    8540 ( 4.5%)   15.204     -881.6    -15.204      0.000      0.000      N/A
  10    0.0     4.1    0   47226      25      79      13 ( 0.014%)    8554 ( 4.5%)   15.204     -881.9    -15.204      0.000      0.000       18
  11    0.0     5.3    0   33720      20      56      10 ( 0.011%)    8541 ( 4.5%)   15.204     -881.9    -15.204      0.000      0.000       17
  12    0.0     6.9    0   28668      19      50      10 ( 0.011%)    8553 ( 4.5%)   15.212     -882.2    -15.212      0.000      0.000       17
  13    0.0     9.0    0   30213      13      35       4 ( 0.004%)    8562 ( 4.6%)   15.212     -882.0    -15.212      0.000      0.000       19
  14    0.0    11.6    0   12357       7      19      10 ( 0.011%)    8575 ( 4.6%)   15.212     -882.1    -15.212      0.000      0.000       17
  15    0.0    15.1    0   21173      11      31       4 ( 0.004%)    8572 ( 4.6%)   15.212     -882.0    -15.212      0.000      0.000       21
  16    0.0    19.7    0   15141       6      18       4 ( 0.004%)    8568 ( 4.6%)   15.218     -882.2    -15.218      0.000      0.000       21
  17    0.0    25.6    0    1192       1       2       0 ( 0.000%)    8571 ( 4.6%)   15.218     -882.2    -15.218      0.000      0.000       21
Restoring best routing
Critical path: 15.2178 ns
Successfully routed after 17 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 289 ( 26.3%) |*********************************************
[      0.1:      0.2)  52 (  4.7%) |********
[      0.2:      0.3) 128 ( 11.7%) |********************
[      0.3:      0.4)  85 (  7.7%) |*************
[      0.4:      0.5)  32 (  2.9%) |*****
[      0.5:      0.6)  17 (  1.5%) |***
[      0.6:      0.7)  58 (  5.3%) |*********
[      0.7:      0.8)  89 (  8.1%) |**************
[      0.8:      0.9)  46 (  4.2%) |*******
[      0.9:        1) 301 ( 27.4%) |***********************************************
Router Stats: total_nets_routed: 1736 total_connections_routed: 4284 total_heap_pushes: 1488533 total_heap_pops: 313224
# Routing took 0.39 seconds (max_rss 81.0 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 81.0 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -874142404
Circuit successfully routed with a channel width factor of 300.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 81.0 MiB, delta_rss +0.0 MiB)
Found 848 mismatches between routing and packing results.
Fixed 600 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 81.0 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        162                               0.592593                     0.407407   
       clb         35                                18.3143                      6.91429   
   mult_36          5                                     72                           32   
    memory          0                                      0                            0   
Absorbed logical nets 167 out of 635 nets, 468 nets not absorbed.


Average number of bends per net: 2.56959  Maximum # of bends: 50

Number of global nets: 1
Number of routed nets (nonglobal): 467
Wire length results (in units of 1 clb segments)...
	Total wirelength: 8571, average net length: 18.3533
	Maximum net length: 309

Wire length results in terms of physical segments...
	Total wiring segments used: 2361, average wire segments per net: 5.05567
	Maximum segments used by a net: 90
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)  10 (  1.4%) |*
[      0.1:      0.2)  84 ( 11.6%) |******
[        0:      0.1) 628 ( 87.0%) |***********************************************
Maximum routing channel utilization:      0.23 at (13,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      69  28.400      300
                         1      21   2.350      300
                         2       5   1.250      300
                         3       6   0.800      300
                         4      11   2.700      300
                         5      11   1.700      300
                         6      63  28.150      300
                         7      18   3.800      300
                         8      40  11.750      300
                         9      36   6.600      300
                        10      42   9.850      300
                        11      13   1.650      300
                        12      56  24.100      300
                        13       1   0.250      300
                        14       6   1.250      300
                        15       3   0.650      300
                        16       8   2.150      300
                        17       0   0.000      300
                        18      68  21.200      300
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   0.400      300
                         1       0   0.000      300
                         2       1   0.200      300
                         3       1   0.200      300
                         4       2   0.750      300
                         5     101  26.400      300
                         6      49  24.000      300
                         7      14   4.600      300
                         8      62  24.300      300
                         9      69  24.850      300
                        10      14   7.050      300
                        11      45  21.850      300
                        12      67  27.700      300
                        13     145  77.900      300
                        14      63  35.400      300
                        15      11   2.750      300
                        16       3   0.800      300
                        17       0   0.000      300
                        18       3   0.800      300

Total tracks in x-direction: 5700, in y-direction: 5700

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.97832e+07
	Total used logic block area: 3.86629e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 6.40229e+06, per logic tile: 16005.7

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  36668
                                                      Y      4  30248

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0239

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0491

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0      0.0781

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  3.2e-10:  3.7e-10) 95 ( 49.5%) |************************************************
[  3.7e-10:  4.2e-10)  4 (  2.1%) |**
[  4.2e-10:  4.7e-10)  4 (  2.1%) |**
[  4.7e-10:  5.2e-10) 20 ( 10.4%) |**********
[  5.2e-10:  5.7e-10) 23 ( 12.0%) |************
[  5.7e-10:  6.2e-10) 19 (  9.9%) |**********
[  6.2e-10:  6.8e-10) 12 (  6.2%) |******
[  6.8e-10:  7.3e-10)  9 (  4.7%) |*****
[  7.3e-10:  7.8e-10)  4 (  2.1%) |**
[  7.8e-10:  8.3e-10)  2 (  1.0%) |*

Final critical path delay (least slack): 15.2178 ns, Fmax: 65.7124 MHz
Final setup Worst Negative Slack (sWNS): -15.2178 ns
Final setup Total Negative Slack (sTNS): -882.219 ns

Final setup slack histogram:
[ -1.5e-08: -1.4e-08) 11 (  5.7%) |******
[ -1.4e-08: -1.2e-08)  8 (  4.2%) |****
[ -1.2e-08: -1.1e-08)  7 (  3.6%) |****
[ -1.1e-08: -9.3e-09) 15 (  7.8%) |********
[ -9.3e-09: -7.8e-09)  7 (  3.6%) |****
[ -7.8e-09: -6.3e-09)  9 (  4.7%) |*****
[ -6.3e-09: -4.9e-09) 19 (  9.9%) |**********
[ -4.9e-09: -3.4e-09) 20 ( 10.4%) |**********
[ -3.4e-09: -1.9e-09)  0 (  0.0%) |
[ -1.9e-09: -4.3e-10) 96 ( 50.0%) |************************************************

Final geomean non-virtual intra-domain period: 15.2178 ns (65.7124 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 15.2178 ns (65.7124 MHz)

Incr Slack updates 1 in 0.000122725 sec
Full Max Req/Worst Slack updates 1 in 1.6655e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000171923 sec
Flow timing analysis took 0.277109 seconds (0.252891 STA, 0.0242177 slack) (101 full updates: 82 setup, 0 hold, 19 combined).
VPR suceeded
The entire flow of VPR took 7.93 seconds (max_rss 81.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 7.69956 seconds

Thank you for using OpenFPGA!
Incr Slack updates 18 in 0.00131439 sec
Full Max Req/Worst Slack updates 2 in 1.9602e-05 sec
Incr Max Req/Worst Slack updates 16 in 0.000211381 sec
Incr Criticality updates 12 in 0.000883821 sec
Full Criticality updates 6 in 0.000551617 sec
