#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffce484080 .scope module, "CPU" "CPU" 2 1;
 .timescale 0 0;
v0x7fffce4fc480_0 .var "A", 15 0;
v0x7fffce4fc540_0 .var "B", 15 0;
v0x7fffce4fc610_0 .net "Rd", 3 0, L_0x7fffce4fd930;  1 drivers
v0x7fffce4fc6e0_0 .net "Rm", 3 0, L_0x7fffce4fdaf0;  1 drivers
v0x7fffce4fc7c0_0 .net "Rn", 3 0, L_0x7fffce4fda50;  1 drivers
v0x7fffce4fc8f0 .array "Rx", 0 15, 15 0;
v0x7fffce4fc9b0_0 .var "a", 3 0;
v0x7fffce4fca90_0 .var "addr", 3 0;
v0x7fffce4fcb50_0 .var "alu_sel", 2 0;
RS_0x7ff7993300a8 .resolv tri, v0x7fffce4fa2c0_0, L_0x7fffce4fe3d0;
v0x7fffce4fccb0_0 .net8 "bus", 15 0, RS_0x7ff7993300a8;  2 drivers
v0x7fffce4fcd50_0 .net "carryFlag", 0 0, L_0x7fffce4fe0d0;  1 drivers
v0x7fffce4fcdf0_0 .var "clk", 0 0;
v0x7fffce4fcee0_0 .var "en_alu", 0 0;
v0x7fffce4fcf80_0 .var "en_imem", 0 0;
v0x7fffce4fd020_0 .var/i "i", 31 0;
v0x7fffce4fd0e0_0 .net "ins_bus", 15 0, L_0x7fffce4fe6f0;  1 drivers
v0x7fffce4fd1d0_0 .var "instruction", 15 0;
v0x7fffce4fd290_0 .var "oe", 0 0;
v0x7fffce4fd360_0 .net "opcode", 3 0, L_0x7fffce4fd830;  1 drivers
v0x7fffce4fd420_0 .var "pc", 3 0;
v0x7fffce4fd510_0 .var "shamt", 3 0;
v0x7fffce4fd5e0_0 .net "tmp_alu", 15 0, L_0x7fffce4fdbf0;  1 drivers
v0x7fffce4fd6d0_0 .var "we", 0 0;
v0x7fffce4fd770_0 .var "zero", 15 0;
E_0x7fffce4c4540 .event negedge, v0x7fffce4da2f0_0;
L_0x7fffce4fd830 .part v0x7fffce4fd1d0_0, 12, 4;
L_0x7fffce4fd930 .part v0x7fffce4fd1d0_0, 8, 4;
L_0x7fffce4fda50 .part v0x7fffce4fd1d0_0, 4, 4;
L_0x7fffce4fdaf0 .part v0x7fffce4fd1d0_0, 0, 4;
S_0x7fffce484200 .scope module, "aluBuff" "buffer" 2 24, 3 1 0, S_0x7fffce484080;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 16 "out"
v0x7fffce4da2f0_0 .net "clk", 0 0, v0x7fffce4fcdf0_0;  1 drivers
v0x7fffce4b09c0_0 .net "en", 0 0, v0x7fffce4fcee0_0;  1 drivers
v0x7fffce4fa200_0 .net "in", 15 0, L_0x7fffce4fdbf0;  alias, 1 drivers
v0x7fffce4fa2c0_0 .var "out", 15 0;
E_0x7fffce4c6e30 .event edge, v0x7fffce4b09c0_0, v0x7fffce4fa200_0;
S_0x7fffce4fa420 .scope module, "aluop" "alu" 2 23, 4 1 0, S_0x7fffce484080;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A"
    .port_info 1 /INPUT 16 "B"
    .port_info 2 /INPUT 3 "ALU_Sel"
    .port_info 3 /INPUT 4 "shamt"
    .port_info 4 /OUTPUT 16 "ALU_Out"
    .port_info 5 /OUTPUT 1 "CarryOut"
L_0x7fffce4fdbf0 .functor BUFZ 16, v0x7fffce4fa850_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffce4fa690_0 .net "A", 15 0, v0x7fffce4fc480_0;  1 drivers
v0x7fffce4fa790_0 .net "ALU_Out", 15 0, L_0x7fffce4fdbf0;  alias, 1 drivers
v0x7fffce4fa850_0 .var "ALU_Result", 15 0;
v0x7fffce4fa8f0_0 .net "ALU_Sel", 2 0, v0x7fffce4fcb50_0;  1 drivers
v0x7fffce4fa9d0_0 .net "B", 15 0, v0x7fffce4fc540_0;  1 drivers
v0x7fffce4fab00_0 .net "CarryOut", 0 0, L_0x7fffce4fe0d0;  alias, 1 drivers
L_0x7ff7992e0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffce4fabc0_0 .net/2u *"_s2", 0 0, L_0x7ff7992e0018;  1 drivers
v0x7fffce4faca0_0 .net *"_s4", 16 0, L_0x7fffce4fdcc0;  1 drivers
L_0x7ff7992e0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffce4fad80_0 .net/2u *"_s6", 0 0, L_0x7ff7992e0060;  1 drivers
v0x7fffce4fae60_0 .net *"_s8", 16 0, L_0x7fffce4fdde0;  1 drivers
v0x7fffce4faf40_0 .net "shamt", 3 0, v0x7fffce4fd510_0;  1 drivers
v0x7fffce4fb020_0 .net "tmp", 16 0, L_0x7fffce4fdf20;  1 drivers
E_0x7fffce4c39a0 .event edge, v0x7fffce4fa8f0_0, v0x7fffce4fa690_0, v0x7fffce4fa9d0_0, v0x7fffce4faf40_0;
L_0x7fffce4fdcc0 .concat [ 16 1 0 0], v0x7fffce4fc480_0, L_0x7ff7992e0018;
L_0x7fffce4fdde0 .concat [ 16 1 0 0], v0x7fffce4fc540_0, L_0x7ff7992e0060;
L_0x7fffce4fdf20 .arith/sum 17, L_0x7fffce4fdcc0, L_0x7fffce4fdde0;
L_0x7fffce4fe0d0 .part L_0x7fffce4fdf20, 16, 1;
S_0x7fffce4fb1c0 .scope module, "data" "RAM" 2 25, 5 1 0, S_0x7fffce484080;
 .timescale 0 0;
    .port_info 0 /INOUT 16 "data"
    .port_info 1 /INPUT 4 "addr"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "oe"
L_0x7fffce4fdfc0 .functor AND 1, v0x7fffce4fd290_0, L_0x7fffce4fe240, C4<1>, C4<1>;
v0x7fffce4fb360_0 .net *"_s1", 0 0, L_0x7fffce4fe240;  1 drivers
v0x7fffce4fb440_0 .net *"_s2", 0 0, L_0x7fffce4fdfc0;  1 drivers
o0x7ff799330528 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fffce4fb520_0 name=_s4
v0x7fffce4fb610_0 .net "addr", 3 0, v0x7fffce4fca90_0;  1 drivers
v0x7fffce4fb6f0_0 .net "clk", 0 0, v0x7fffce4fcdf0_0;  alias, 1 drivers
v0x7fffce4fb7e0_0 .net8 "data", 15 0, RS_0x7ff7993300a8;  alias, 2 drivers
v0x7fffce4fb8b0_0 .net "oe", 0 0, v0x7fffce4fd290_0;  1 drivers
v0x7fffce4fb950 .array "ram", 0 15, 15 0;
v0x7fffce4fba10_0 .var "tmp_data", 15 0;
v0x7fffce4fbb80_0 .net "we", 0 0, v0x7fffce4fd6d0_0;  1 drivers
E_0x7fffce4c4c10 .event posedge, v0x7fffce4da2f0_0;
L_0x7fffce4fe240 .reduce/nor v0x7fffce4fd6d0_0;
L_0x7fffce4fe3d0 .functor MUXZ 16, o0x7ff799330528, v0x7fffce4fba10_0, L_0x7fffce4fdfc0, C4<>;
S_0x7fffce4fbd10 .scope module, "mem" "IMem" 2 26, 6 1 0, S_0x7fffce484080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data"
    .port_info 1 /INPUT 4 "a"
L_0x7fffce4fe6f0 .functor BUFZ 16, L_0x7fffce4fe4c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffce4fbeb0_0 .net *"_s0", 15 0, L_0x7fffce4fe4c0;  1 drivers
v0x7fffce4fbfb0_0 .net *"_s2", 6 0, L_0x7fffce4fe560;  1 drivers
L_0x7ff7992e00a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fffce4fc090_0 .net *"_s5", 2 0, L_0x7ff7992e00a8;  1 drivers
v0x7fffce4fc150_0 .net "a", 3 0, v0x7fffce4fd420_0;  1 drivers
v0x7fffce4fc230_0 .net "data", 15 0, L_0x7fffce4fe6f0;  alias, 1 drivers
v0x7fffce4fc360 .array "ram", 31 0, 15 0;
L_0x7fffce4fe4c0 .array/port v0x7fffce4fc360, L_0x7fffce4fe560;
L_0x7fffce4fe560 .concat [ 4 3 0 0], v0x7fffce4fd420_0, L_0x7ff7992e00a8;
    .scope S_0x7fffce4fa420;
T_0 ;
    %wait E_0x7fffce4c39a0;
    %load/vec4 v0x7fffce4fa8f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %load/vec4 v0x7fffce4fa690_0;
    %load/vec4 v0x7fffce4fa9d0_0;
    %add;
    %store/vec4 v0x7fffce4fa850_0, 0, 16;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x7fffce4fa690_0;
    %load/vec4 v0x7fffce4fa9d0_0;
    %add;
    %store/vec4 v0x7fffce4fa850_0, 0, 16;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x7fffce4fa690_0;
    %load/vec4 v0x7fffce4fa9d0_0;
    %sub;
    %store/vec4 v0x7fffce4fa850_0, 0, 16;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x7fffce4fa690_0;
    %load/vec4 v0x7fffce4fa9d0_0;
    %and;
    %store/vec4 v0x7fffce4fa850_0, 0, 16;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7fffce4fa690_0;
    %load/vec4 v0x7fffce4fa9d0_0;
    %or;
    %store/vec4 v0x7fffce4fa850_0, 0, 16;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x7fffce4fa690_0;
    %load/vec4 v0x7fffce4fa9d0_0;
    %xor;
    %store/vec4 v0x7fffce4fa850_0, 0, 16;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x7fffce4fa690_0;
    %load/vec4 v0x7fffce4fa9d0_0;
    %or;
    %inv;
    %store/vec4 v0x7fffce4fa850_0, 0, 16;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x7fffce4fa690_0;
    %load/vec4 v0x7fffce4fa9d0_0;
    %and;
    %inv;
    %store/vec4 v0x7fffce4fa850_0, 0, 16;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x7fffce4fa690_0;
    %ix/getv 4, v0x7fffce4faf40_0;
    %shiftl 4;
    %store/vec4 v0x7fffce4fa850_0, 0, 16;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffce484200;
T_1 ;
    %wait E_0x7fffce4c6e30;
    %load/vec4 v0x7fffce4b09c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffce4fa200_0;
    %assign/vec4 v0x7fffce4fa2c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x7fffce4fa2c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffce4fb1c0;
T_2 ;
    %wait E_0x7fffce4c4c10;
    %load/vec4 v0x7fffce4fbb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fffce4fb7e0_0;
    %load/vec4 v0x7fffce4fb610_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffce4fb950, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffce4fb7e0_0;
    %assign/vec4 v0x7fffce4fba10_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffce4fbd10;
T_3 ;
    %vpi_call 6 7 "$readmemh", "fibb_iter.txt", v0x7fffce4fc360 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fffce484080;
T_4 ;
    %wait E_0x7fffce4c4c10;
    %load/vec4 v0x7fffce4fd360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 0, 15, 16;
    %store/vec4 v0x7fffce4fc480_0, 0, 16;
    %jmp T_4.17;
T_4.0 ;
    %load/vec4 v0x7fffce4fc7c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %assign/vec4 v0x7fffce4fc480_0, 0;
    %load/vec4 v0x7fffce4fc6e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %assign/vec4 v0x7fffce4fc540_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffce4fcb50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x7fffce4fccb0_0;
    %load/vec4 v0x7fffce4fc610_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffce4fc8f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %jmp T_4.17;
T_4.1 ;
    %load/vec4 v0x7fffce4fc7c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %assign/vec4 v0x7fffce4fc480_0, 0;
    %load/vec4 v0x7fffce4fc6e0_0;
    %pad/u 16;
    %assign/vec4 v0x7fffce4fc540_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffce4fcb50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x7fffce4fccb0_0;
    %load/vec4 v0x7fffce4fc610_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffce4fc8f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %jmp T_4.17;
T_4.2 ;
    %load/vec4 v0x7fffce4fc7c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %assign/vec4 v0x7fffce4fc480_0, 0;
    %load/vec4 v0x7fffce4fc6e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %assign/vec4 v0x7fffce4fc540_0, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffce4fcb50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x7fffce4fccb0_0;
    %load/vec4 v0x7fffce4fc610_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffce4fc8f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %jmp T_4.17;
T_4.3 ;
    %load/vec4 v0x7fffce4fc7c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %assign/vec4 v0x7fffce4fc480_0, 0;
    %load/vec4 v0x7fffce4fc6e0_0;
    %pad/u 16;
    %assign/vec4 v0x7fffce4fc540_0, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffce4fcb50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x7fffce4fccb0_0;
    %load/vec4 v0x7fffce4fc610_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffce4fc8f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %jmp T_4.17;
T_4.4 ;
    %load/vec4 v0x7fffce4fc7c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %assign/vec4 v0x7fffce4fc480_0, 0;
    %load/vec4 v0x7fffce4fc6e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %assign/vec4 v0x7fffce4fc540_0, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffce4fcb50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x7fffce4fccb0_0;
    %load/vec4 v0x7fffce4fc610_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffce4fc8f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %jmp T_4.17;
T_4.5 ;
    %load/vec4 v0x7fffce4fc7c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %assign/vec4 v0x7fffce4fc480_0, 0;
    %load/vec4 v0x7fffce4fc6e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %assign/vec4 v0x7fffce4fc540_0, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffce4fcb50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x7fffce4fccb0_0;
    %load/vec4 v0x7fffce4fc610_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffce4fc8f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %jmp T_4.17;
T_4.6 ;
    %load/vec4 v0x7fffce4fc7c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %assign/vec4 v0x7fffce4fc480_0, 0;
    %load/vec4 v0x7fffce4fc6e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %assign/vec4 v0x7fffce4fc540_0, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffce4fcb50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x7fffce4fccb0_0;
    %load/vec4 v0x7fffce4fc610_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffce4fc8f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %jmp T_4.17;
T_4.7 ;
    %load/vec4 v0x7fffce4fc610_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %vpi_call 2 95 "$display", "%d", S<0,vec4,u16> {1 0 0};
    %jmp T_4.17;
T_4.8 ;
    %load/vec4 v0x7fffce4fc7c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %assign/vec4 v0x7fffce4fc480_0, 0;
    %load/vec4 v0x7fffce4fc6e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %assign/vec4 v0x7fffce4fc540_0, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fffce4fcb50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x7fffce4fccb0_0;
    %load/vec4 v0x7fffce4fc610_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffce4fc8f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %jmp T_4.17;
T_4.9 ;
    %vpi_call 2 106 "$finish" {0 0 0};
    %jmp T_4.17;
T_4.10 ;
    %load/vec4 v0x7fffce4fc7c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %assign/vec4 v0x7fffce4fc480_0, 0;
    %load/vec4 v0x7fffce4fc6e0_0;
    %assign/vec4 v0x7fffce4fd510_0, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fffce4fcb50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x7fffce4fccb0_0;
    %load/vec4 v0x7fffce4fc610_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffce4fc8f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %jmp T_4.17;
T_4.11 ;
    %load/vec4 v0x7fffce4fd420_0;
    %pad/u 16;
    %addi 1, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffce4fc8f0, 4, 0;
    %load/vec4 v0x7fffce4fc610_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %subi 1, 0, 16;
    %pad/u 4;
    %store/vec4 v0x7fffce4fd420_0, 0, 4;
    %jmp T_4.17;
T_4.12 ;
    %load/vec4 v0x7fffce4fc7c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %load/vec4 v0x7fffce4fc6e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %cmp/e;
    %jmp/0xz  T_4.18, 4;
    %load/vec4 v0x7fffce4fc610_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %subi 1, 0, 16;
    %pad/u 4;
    %store/vec4 v0x7fffce4fd420_0, 0, 4;
T_4.18 ;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x7fffce4fc610_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %subi 1, 0, 16;
    %pad/u 4;
    %store/vec4 v0x7fffce4fd420_0, 0, 4;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x7fffce4fc610_0;
    %store/vec4 v0x7fffce4fca90_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffce4fc480_0, 0;
    %load/vec4 v0x7fffce4fc7c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffce4fc8f0, 4;
    %assign/vec4 v0x7fffce4fc540_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffce4fcb50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffce4fd290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffce4fd6d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffce4fd6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffce4fcee0_0, 0, 1;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x7fffce4fc610_0;
    %store/vec4 v0x7fffce4fca90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffce4fd6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffce4fd290_0, 0, 1;
    %load/vec4 v0x7fffce4fccb0_0;
    %load/vec4 v0x7fffce4fc7c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x7fffce4fc8f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffce4fd290_0, 0, 1;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffce484080;
T_5 ;
    %wait E_0x7fffce4c4540;
    %load/vec4 v0x7fffce4fd420_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffce4fd420_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fffce4fd0e0_0;
    %store/vec4 v0x7fffce4fd1d0_0, 0, 16;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffce484080;
T_6 ;
    %delay 500, 0;
    %load/vec4 v0x7fffce4fcdf0_0;
    %inv;
    %store/vec4 v0x7fffce4fcdf0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffce484080;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffce4fcdf0_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %split/vec4 16;
    %assign/vec4 v0x7fffce4fd770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fffce4fcf80_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x7fffce4fc9b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x7fffce4fca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fffce4fcee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fffce4fd290_0, 0;
    %assign/vec4 v0x7fffce4fd6d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffce4fd020_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fffce4fd020_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x7fffce4fd020_0;
    %store/vec4a v0x7fffce4fc8f0, 4, 0;
    %load/vec4 v0x7fffce4fd020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffce4fd020_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffce4fd020_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fffce4fd420_0, 0, 4;
    %delay 100, 0;
    %vpi_call 2 171 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 172 "$dumpvars", 32'sb00000000000000000000000000000000, v0x7fffce4fcdf0_0, v0x7fffce4fd1d0_0, v0x7fffce4fccb0_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "CPu.v";
    "buffer.v";
    "alu.v";
    "RAM.v";
    "imem.v";
