# Microsemi Physical design constraints file

# Version: v11.7 SP3 11.7.3.8

# Design Name:  

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S060T , Package: 325 FCSBGA , Speed grade: STD 

# Date generated: Tue Mar 21 14:27:32 2017 


#
# IO banks setting
#


#
# Local clock constraints
#


#
# Region constraints
#


#
# I/O constraints
#


#
# Core cell constraints
#

