#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul 21 20:37:13 2023
# Process ID: 3775888
# Current directory: /doc/wxy/2023_7_21/fuzz_11/vivado
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /doc/wxy/2023_7_21/fuzz_11/vivado/vivado.log
# Journal file: /doc/wxy/2023_7_21/fuzz_11/vivado/vivado.jou
# Running On: tsmc-System-Product-Name, OS: Linux, CPU Frequency: 5156.409 MHz, CPU Physical cores: 10, Host memory: 134955 MB
#-----------------------------------------------------------
source vivado_top.tcl
# set_msg_config -id {Synth 8-5821} -new_severity {WARNING}
# read_verilog rtl.v
# synth_design -part xc7k70t -top top
Command: synth_design -part xc7k70t -top top
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3775935
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 12879 ; free virtual = 126321
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module5' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:196]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module31' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:332]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module31' (0#1) [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:332]
WARNING: [Synth 8-689] width (20) of port connection 'wire35' does not match port width (18) of module 'module31' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:328]
WARNING: [Synth 8-689] width (21) of port connection 'y' does not match port width (103) of module 'module31' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:328]
WARNING: [Synth 8-689] width (22) of port connection 'wire33' does not match port width (12) of module 'module31' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:328]
INFO: [Synth 8-6155] done synthesizing module 'module5' (0#1) [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:196]
WARNING: [Synth 8-689] width (17) of port connection 'wire7' does not match port width (13) of module 'module5' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:38]
WARNING: [Synth 8-689] width (19) of port connection 'y' does not match port width (272) of module 'module5' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:38]
WARNING: [Synth 8-689] width (20) of port connection 'wire9' does not match port width (16) of module 'module5' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:38]
WARNING: [Synth 8-689] width (21) of port connection 'wire8' does not match port width (5) of module 'module5' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:38]
INFO: [Synth 8-6157] synthesizing module 'module59' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:62]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module66' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:487]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module66' (0#1) [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:487]
WARNING: [Synth 8-689] width (13) of port connection 'wire68' does not match port width (10) of module 'module66' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:130]
WARNING: [Synth 8-689] width (14) of port connection 'y' does not match port width (138) of module 'module66' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:130]
WARNING: [Synth 8-689] width (21) of port connection 'wire67' does not match port width (14) of module 'module66' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:130]
INFO: [Synth 8-6157] synthesizing module 'module112' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:373]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module112' (0#1) [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:373]
WARNING: [Synth 8-689] width (19) of port connection 'wire115' does not match port width (12) of module 'module112' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:191]
WARNING: [Synth 8-689] width (10) of port connection 'wire113' does not match port width (7) of module 'module112' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:191]
WARNING: [Synth 8-689] width (20) of port connection 'y' does not match port width (186) of module 'module112' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:191]
INFO: [Synth 8-6155] done synthesizing module 'module59' (0#1) [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:62]
WARNING: [Synth 8-689] width (10) of port connection 'y' does not match port width (366) of module 'module59' [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:54]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/doc/wxy/2023_7_21/fuzz_11/vivado/rtl.v:1]
WARNING: [Synth 8-3917] design top has port y[165] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[164] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[163] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[162] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[161] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[160] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[159] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[158] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[157] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[140] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[139] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[138] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[137] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[136] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[135] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[134] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[133] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[132] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[131] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[130] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[129] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[127] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[126] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[125] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[124] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[123] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[122] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[121] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[120] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[119] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[118] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[117] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[116] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[115] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[114] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[113] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[112] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[81] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[80] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[79] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[78] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[77] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[76] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[75] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[74] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[73] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[71] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[70] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[69] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[68] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[67] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[66] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[65] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[64] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[63] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[62] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[61] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[60] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[59] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[58] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[57] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[56] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[55] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[54] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[53] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[52] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[50] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[49] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[48] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[47] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[46] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[45] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[44] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[43] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[42] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[41] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[40] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[20] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[19] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[18] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[17] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[16] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
WARNING: [Synth 8-7129] Port wire69[15] in module module66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire69[14] in module module66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire69[13] in module module66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk[0] in module module31 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 13969 ; free virtual = 127412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.492 ; gain = 0.000 ; free physical = 13970 ; free virtual = 127414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13969 ; free virtual = 127413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13897 ; free virtual = 127341
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 1     
	   3 Input   21 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 1     
	   4 Input   18 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 2     
	   2 Input     22 Bit         XORs := 1     
	   2 Input     20 Bit         XORs := 1     
	   2 Input     19 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
+---XORs : 
	               22 Bit    Wide XORs := 6     
	               20 Bit    Wide XORs := 1     
	               16 Bit    Wide XORs := 2     
	               15 Bit    Wide XORs := 1     
	               14 Bit    Wide XORs := 1     
	               13 Bit    Wide XORs := 2     
	               12 Bit    Wide XORs := 1     
	               11 Bit    Wide XORs := 1     
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 2     
	                1 Bit    Wide XORs := 1     
+---Registers : 
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	              22x22  Multipliers := 1     
	               8x22  Multipliers := 1     
	              13x16  Multipliers := 1     
	                2x8  Multipliers := 1     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 3     
	   2 Input   21 Bit        Muxes := 6     
	   2 Input   20 Bit        Muxes := 3     
	   3 Input   20 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 6     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 10    
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port y[165] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[164] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[163] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[162] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port wire69[15] in module module66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire69[14] in module module66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire69[13] in module module66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk[0] in module module31 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13659 ; free virtual = 127107
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13659 ; free virtual = 127107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13658 ; free virtual = 127105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13656 ; free virtual = 127104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13656 ; free virtual = 127104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13656 ; free virtual = 127104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13656 ; free virtual = 127104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13656 ; free virtual = 127104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13656 ; free virtual = 127104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    22|
|2     |LUT1   |     2|
|3     |LUT2   |    40|
|4     |LUT3   |    24|
|5     |LUT4   |    55|
|6     |LUT5   |    14|
|7     |LUT6   |    13|
|8     |IBUF   |    64|
|9     |OBUF   |   166|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   400|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13656 ; free virtual = 127104
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 221 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13665 ; free virtual = 127113
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.500 ; gain = 8.000 ; free physical = 13665 ; free virtual = 127113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.500 ; gain = 0.000 ; free physical = 13751 ; free virtual = 127199
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.520 ; gain = 0.000 ; free physical = 13697 ; free virtual = 127145
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c6c4b512
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2962.520 ; gain = 64.031 ; free physical = 13903 ; free virtual = 127351
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:37:30 2023...
    |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   400|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13656 ; free virtual = 127104
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 221 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.492 ; gain = 8.000 ; free physical = 13665 ; free virtual = 127113
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.500 ; gain = 8.000 ; free physical = 13665 ; free virtual = 127113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.500 ; gain = 0.000 ; free physical = 13751 ; free virtual = 127199
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.520 ; gain = 0.000 ; free physical = 13697 ; free virtual = 127145
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c6c4b512
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2962.520 ; gain = 64.031 ; free physical = 13903 ; free virtual = 127351
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:37:30 2023...
