TimeQuest Timing Analyzer report for DE2_D5M
Mon May 20 00:59:11 2013
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'unew|altpll_component|pll|clk[1]'
 13. Slow Model Setup: 'unew|altpll_component|pll|clk[2]'
 14. Slow Model Setup: 'unew|altpll_component|pll|clk[0]'
 15. Slow Model Setup: 'CLOCK_50'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Hold: 'unew|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'unew|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'unew|altpll_component|pll|clk[2]'
 20. Slow Model Recovery: 'unew|altpll_component|pll|clk[2]'
 21. Slow Model Recovery: 'unew|altpll_component|pll|clk[1]'
 22. Slow Model Recovery: 'CLOCK_50'
 23. Slow Model Removal: 'CLOCK_50'
 24. Slow Model Removal: 'unew|altpll_component|pll|clk[1]'
 25. Slow Model Removal: 'unew|altpll_component|pll|clk[2]'
 26. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'
 27. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'
 28. Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'CLOCK_50'
 30. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. Fast Model Setup Summary
 42. Fast Model Hold Summary
 43. Fast Model Recovery Summary
 44. Fast Model Removal Summary
 45. Fast Model Minimum Pulse Width Summary
 46. Fast Model Setup: 'unew|altpll_component|pll|clk[1]'
 47. Fast Model Setup: 'unew|altpll_component|pll|clk[2]'
 48. Fast Model Setup: 'unew|altpll_component|pll|clk[0]'
 49. Fast Model Setup: 'CLOCK_50'
 50. Fast Model Hold: 'CLOCK_50'
 51. Fast Model Hold: 'unew|altpll_component|pll|clk[0]'
 52. Fast Model Hold: 'unew|altpll_component|pll|clk[1]'
 53. Fast Model Hold: 'unew|altpll_component|pll|clk[2]'
 54. Fast Model Recovery: 'unew|altpll_component|pll|clk[2]'
 55. Fast Model Recovery: 'unew|altpll_component|pll|clk[1]'
 56. Fast Model Recovery: 'CLOCK_50'
 57. Fast Model Removal: 'CLOCK_50'
 58. Fast Model Removal: 'unew|altpll_component|pll|clk[1]'
 59. Fast Model Removal: 'unew|altpll_component|pll|clk[2]'
 60. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'
 61. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'
 62. Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'
 63. Fast Model Minimum Pulse Width: 'CLOCK_50'
 64. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Propagation Delay
 70. Minimum Propagation Delay
 71. Output Enable Times
 72. Minimum Output Enable Times
 73. Output Disable Times
 74. Minimum Output Disable Times
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Progagation Delay
 81. Minimum Progagation Delay
 82. Setup Transfers
 83. Hold Transfers
 84. Recovery Transfers
 85. Removal Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE2_D5M                                                          ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.15        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   8.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_D5M.sdc   ; OK     ; Mon May 20 00:58:59 2013 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                    ; { altera_reserved_tck }              ;
; CLOCK_50                         ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                    ; { CLOCK_50 }                         ;
; unew|altpll_component|pll|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[0] } ;
; unew|altpll_component|pll|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[1] } ;
; unew|altpll_component|pll|clk[2] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; unew|altpll_component|pll|inclk[0] ; { unew|altpll_component|pll|clk[2] } ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                  ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; 106.85 MHz ; 106.85 MHz      ; unew|altpll_component|pll|clk[1] ;                                                       ;
; 135.52 MHz ; 135.52 MHz      ; unew|altpll_component|pll|clk[2] ;                                                       ;
; 175.75 MHz ; 175.75 MHz      ; CLOCK_50                         ;                                                       ;
; 693.0 MHz  ; 500.0 MHz       ; unew|altpll_component|pll|clk[0] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[1] ; 0.641  ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 2.004  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 4.618  ; 0.000         ;
; CLOCK_50                         ; 14.310 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLOCK_50                         ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 0.391 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; -0.004 ; -0.014        ;
; unew|altpll_component|pll|clk[1] ; 1.215  ; 0.000         ;
; CLOCK_50                         ; 15.114 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLOCK_50                         ; 1.313 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 1.987 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 3.595 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 2.620  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; CLOCK_50                         ; 9.000  ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.641 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 9.304      ;
; 0.676 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 9.269      ;
; 0.743 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 9.202      ;
; 0.798 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 9.147      ;
; 0.798 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT6   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 9.147      ;
; 0.833 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 9.112      ;
; 0.843 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 9.102      ;
; 0.846 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT3   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 9.099      ;
; 0.873 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 9.080      ;
; 0.878 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 9.067      ;
; 0.900 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 9.045      ;
; 0.912 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT3 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 9.000      ;
; 0.930 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 9.015      ;
; 0.933 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.979      ;
; 0.941 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 9.004      ;
; 0.941 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 8.969      ;
; 0.945 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 9.000      ;
; 0.952 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 9.001      ;
; 0.955 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT6   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.990      ;
; 0.975 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT3 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.937      ;
; 0.976 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.969      ;
; 0.989 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT3 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.923      ;
; 0.996 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.916      ;
; 1.000 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT6   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.945      ;
; 1.001 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.944      ;
; 1.003 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT3   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.942      ;
; 1.003 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT1 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.909      ;
; 1.004 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 8.906      ;
; 1.008 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT4 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.904      ;
; 1.010 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.902      ;
; 1.018 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 8.892      ;
; 1.027 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.926      ;
; 1.030 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.923      ;
; 1.031 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[27]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.914      ;
; 1.036 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.909      ;
; 1.043 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.902      ;
; 1.046 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4~DATAOUT2 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 8.864      ;
; 1.048 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT3   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.897      ;
; 1.061 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT5 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.851      ;
; 1.066 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT1 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.846      ;
; 1.066 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[27]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.879      ;
; 1.070 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT10  ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.883      ;
; 1.070 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT2 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.842      ;
; 1.071 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT3 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.841      ;
; 1.071 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT4 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.841      ;
; 1.075 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.860      ;
; 1.075 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.878      ;
; 1.080 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT1 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.832      ;
; 1.085 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT4 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.827      ;
; 1.087 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT3   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.866      ;
; 1.087 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.858      ;
; 1.092 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.820      ;
; 1.098 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT6   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.847      ;
; 1.100 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 8.810      ;
; 1.102 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT3 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]~_Duplicate_1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.016     ; 8.835      ;
; 1.103 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.842      ;
; 1.109 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.844      ;
; 1.109 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4~DATAOUT2 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 8.801      ;
; 1.110 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.825      ;
; 1.123 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4~DATAOUT2 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 8.787      ;
; 1.123 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]~_Duplicate_1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.016     ; 8.814      ;
; 1.124 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT5 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.788      ;
; 1.130 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[23]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.815      ;
; 1.130 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4~DATAOUT9 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 8.780      ;
; 1.131 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]~_Duplicate_1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.804      ;
; 1.132 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT4   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.813      ;
; 1.133 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT2 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.779      ;
; 1.133 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[27]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.812      ;
; 1.135 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT3 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[27]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.777      ;
; 1.136 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.799      ;
; 1.137 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.798      ;
; 1.138 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT5 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.774      ;
; 1.139 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT6 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.773      ;
; 1.146 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT3   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.799      ;
; 1.147 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT2 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.765      ;
; 1.154 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.799      ;
; 1.156 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[27]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.756      ;
; 1.158 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT6   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.787      ;
; 1.162 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT1 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.750      ;
; 1.164 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4          ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[27]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 8.746      ;
; 1.165 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[23]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.780      ;
; 1.167 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT4 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.745      ;
; 1.168 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[25]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.777      ;
; 1.171 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4~DATAOUT3 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 8.739      ;
; 1.171 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.764      ;
; 1.172 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.763      ;
; 1.173 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4            ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.780      ;
; 1.176 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT5   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.769      ;
; 1.177 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.018     ; 8.758      ;
; 1.184 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4~DATAOUT2   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.769      ;
; 1.188 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT6   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[27]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.757      ;
; 1.193 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4~DATAOUT9 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 8.717      ;
; 1.193 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT1 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]~_Duplicate_1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.016     ; 8.744      ;
; 1.198 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT4 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]~_Duplicate_1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.016     ; 8.739      ;
; 1.199 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4~DATAOUT4 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 8.711      ;
; 1.200 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT7 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.712      ;
; 1.202 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6~DATAOUT6 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 8.710      ;
; 1.203 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT1   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[25]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.742      ;
; 1.205 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4~DATAOUT2 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.043     ; 8.705      ;
; 1.206 ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6~DATAOUT3   ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]~_Duplicate_1   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 8.739      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.004 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[8]                                                     ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.385     ; 5.647      ;
; 2.004 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[10]                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.385     ; 5.647      ;
; 2.004 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[11]                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.385     ; 5.647      ;
; 2.004 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[14]                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.385     ; 5.647      ;
; 2.164 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[9]                                                     ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.384     ; 5.488      ;
; 2.164 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[12]                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.384     ; 5.488      ;
; 2.164 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[13]                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.384     ; 5.488      ;
; 2.164 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[15]                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.384     ; 5.488      ;
; 2.164 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[16]                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.384     ; 5.488      ;
; 2.164 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[17]                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.384     ; 5.488      ;
; 2.164 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[18]                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.384     ; 5.488      ;
; 2.164 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[19]                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.384     ; 5.488      ;
; 2.164 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[22]                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.384     ; 5.488      ;
; 2.164 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[20]                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.384     ; 5.488      ;
; 2.164 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mADDR[21]                                                    ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.384     ; 5.488      ;
; 2.241 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[18]                         ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.389     ; 5.406      ;
; 2.241 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[19]                         ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.389     ; 5.406      ;
; 2.257 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[8]                          ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.388     ; 5.391      ;
; 2.257 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[9]                          ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.388     ; 5.391      ;
; 2.257 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[10]                         ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.388     ; 5.391      ;
; 2.257 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[17]                         ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.388     ; 5.391      ;
; 2.452 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|RD_MASK[1]                                                   ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.389     ; 5.195      ;
; 2.452 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mRD                                                          ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.389     ; 5.195      ;
; 2.501 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[16]                         ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.391     ; 5.144      ;
; 2.532 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[11]                         ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.391     ; 5.113      ;
; 2.532 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[12]                         ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.391     ; 5.113      ;
; 2.532 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[13]                         ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.391     ; 5.113      ;
; 2.532 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[14]                         ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.391     ; 5.113      ;
; 2.532 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[15]                         ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.391     ; 5.113      ;
; 2.532 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[22]                         ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.391     ; 5.113      ;
; 2.532 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[20]                         ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.391     ; 5.113      ;
; 2.532 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[21]                         ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.391     ; 5.113      ;
; 2.541 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|WR_MASK[0]                                                   ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.389     ; 5.106      ;
; 2.541 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|WR_MASK[1]                                                   ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.389     ; 5.106      ;
; 2.544 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|mWR                                                          ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.389     ; 5.103      ;
; 2.583 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|RD_MASK[0]                                                   ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.384     ; 5.069      ;
; 2.621 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[5]        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.004      ; 7.419      ;
; 2.648 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[5]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.005     ; 7.383      ;
; 2.758 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.024      ; 7.302      ;
; 2.766 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.024      ; 7.294      ;
; 2.821 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[6]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.005     ; 7.210      ;
; 2.833 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[2]        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.000      ; 7.203      ;
; 2.854 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[8]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.012      ; 7.194      ;
; 2.912 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]                        ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.393     ; 4.731      ;
; 2.929 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[4]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.002      ; 7.109      ;
; 2.946 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[6]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.005     ; 7.085      ;
; 2.979 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[8]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 7.049      ;
; 2.982 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.008     ; 7.046      ;
; 2.992 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[2]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.011      ; 7.055      ;
; 2.997 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[3]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.024      ; 7.063      ;
; 3.010 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.383     ; 4.643      ;
; 3.010 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.383     ; 4.643      ;
; 3.010 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.383     ; 4.643      ;
; 3.010 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.383     ; 4.643      ;
; 3.010 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.383     ; 4.643      ;
; 3.010 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.383     ; 4.643      ;
; 3.010 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.383     ; 4.643      ;
; 3.010 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.383     ; 4.643      ;
; 3.010 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.383     ; 4.643      ;
; 3.010 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.383     ; 4.643      ;
; 3.010 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.383     ; 4.643      ;
; 3.010 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[4]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.024      ; 7.050      ;
; 3.015 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[17]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 7.008      ;
; 3.017 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[15]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.018      ; 7.037      ;
; 3.017 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[14]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.018      ; 7.037      ;
; 3.024 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[9]                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 6.999      ;
; 3.047 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[10]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.010      ; 6.999      ;
; 3.053 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[27]                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[5]        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 6.970      ;
; 3.058 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000001000 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.014      ; 6.992      ;
; 3.076 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[17]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 6.947      ;
; 3.080 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[27]                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[5]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.022     ; 6.934      ;
; 3.082 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[11]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.016     ; 6.938      ;
; 3.085 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[9]                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 6.938      ;
; 3.114 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[17]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 6.909      ;
; 3.123 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[9]                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 6.900      ;
; 3.124 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[17]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 6.899      ;
; 3.127 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[3]        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.021      ; 6.930      ;
; 3.132 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[0]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.012      ; 6.916      ;
; 3.133 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[9]                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.013     ; 6.890      ;
; 3.143 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[11]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.016     ; 6.877      ;
; 3.160 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[0]        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.021      ; 6.897      ;
; 3.164 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[1]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.011      ; 6.883      ;
; 3.166 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[7]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.011      ; 6.881      ;
; 3.169 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_dqm[0]    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.011      ; 6.878      ;
; 3.171 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[18]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 6.863      ;
; 3.171 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[19]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.002     ; 6.863      ;
; 3.181 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[11]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.016     ; 6.839      ;
; 3.187 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[8]                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 6.848      ;
; 3.187 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[9]                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 6.848      ;
; 3.187 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[10]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 6.848      ;
; 3.187 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[17]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.001     ; 6.848      ;
; 3.190 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[27]                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[5]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 6.853      ;
; 3.191 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[11]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.016     ; 6.829      ;
; 3.197 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[14]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.016     ; 6.823      ;
; 3.198 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[27]                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_data[9]   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.007      ; 6.845      ;
; 3.199 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.002      ; 6.839      ;
; 3.209 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; 0.002      ; 6.829      ;
; 3.217 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[18]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.014     ; 6.805      ;
; 3.217 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[19]                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 10.000       ; -0.014     ; 6.805      ;
; 3.218 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR                               ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.393     ; 4.425      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 4.618 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.008      ; 2.426      ;
; 4.631 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.008      ; 2.413      ;
; 4.637 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.008      ; 2.407      ;
; 4.897 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.008      ; 2.147      ;
; 4.897 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.008      ; 2.147      ;
; 4.901 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.008      ; 2.143      ;
; 4.903 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.008      ; 2.141      ;
; 8.557 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.479      ;
; 8.662 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.374      ;
; 8.756 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                               ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.280      ;
; 8.885 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.151      ;
; 8.912 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.124      ;
; 8.914 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.122      ;
; 8.955 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 1.081      ;
; 9.089 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.947      ;
; 9.126 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                              ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.910      ;
; 9.224 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.812      ;
; 9.225 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.811      ;
; 9.226 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.810      ;
; 9.379 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
; 9.379 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.310 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.727      ;
; 14.340 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.697      ;
; 14.418 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.617      ;
; 14.457 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.580      ;
; 14.499 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.536      ;
; 14.540 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.495      ;
; 14.585 ; I2C_CCD_Config:u8|combo_cnt[10]      ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.450      ;
; 14.602 ; I2C_CCD_Config:u8|senosr_exposure[2] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.434      ;
; 14.606 ; I2C_CCD_Config:u8|combo_cnt[12]      ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.431      ;
; 14.646 ; I2C_CCD_Config:u8|combo_cnt[4]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.389      ;
; 14.653 ; I2C_CCD_Config:u8|combo_cnt[1]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.382      ;
; 14.683 ; I2C_CCD_Config:u8|combo_cnt[3]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.352      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.341      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.341      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.341      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.341      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.341      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.341      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.341      ;
; 14.696 ; I2C_CCD_Config:u8|combo_cnt[8]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.339      ;
; 14.725 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.311      ;
; 14.725 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.311      ;
; 14.725 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.311      ;
; 14.725 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.311      ;
; 14.725 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.311      ;
; 14.726 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.311      ;
; 14.726 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.311      ;
; 14.726 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.311      ;
; 14.726 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.311      ;
; 14.726 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.311      ;
; 14.726 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.311      ;
; 14.726 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.311      ;
; 14.733 ; I2C_CCD_Config:u8|senosr_exposure[2] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.303      ;
; 14.734 ; I2C_CCD_Config:u8|senosr_exposure[2] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.302      ;
; 14.754 ; I2C_CCD_Config:u8|senosr_exposure[2] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.281      ;
; 14.755 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.281      ;
; 14.755 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.281      ;
; 14.755 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.281      ;
; 14.755 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.281      ;
; 14.755 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.281      ;
; 14.787 ; I2C_CCD_Config:u8|combo_cnt[5]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.248      ;
; 14.799 ; I2C_CCD_Config:u8|combo_cnt[0]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.236      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.231      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.231      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.231      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.231      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.231      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.231      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.231      ;
; 14.808 ; I2C_CCD_Config:u8|senosr_exposure[3] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.228      ;
; 14.833 ; I2C_CCD_Config:u8|combo_cnt[9]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.202      ;
; 14.833 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.201      ;
; 14.833 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.201      ;
; 14.833 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.201      ;
; 14.833 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.201      ;
; 14.833 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.201      ;
; 14.843 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.194      ;
; 14.843 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.194      ;
; 14.843 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.194      ;
; 14.843 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.194      ;
; 14.843 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.194      ;
; 14.843 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.194      ;
; 14.843 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.194      ;
; 14.872 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.164      ;
; 14.872 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.164      ;
; 14.872 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.164      ;
; 14.872 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.164      ;
; 14.872 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.164      ;
; 14.885 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.150      ;
; 14.885 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.150      ;
; 14.885 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.150      ;
; 14.885 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.150      ;
; 14.885 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.150      ;
; 14.885 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.150      ;
; 14.885 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.150      ;
; 14.907 ; I2C_CCD_Config:u8|senosr_exposure[2] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.127      ;
; 14.914 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.120      ;
; 14.914 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.120      ;
; 14.914 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.120      ;
; 14.914 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.120      ;
; 14.914 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.120      ;
; 14.926 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.109      ;
; 14.926 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.109      ;
; 14.926 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.109      ;
; 14.926 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.109      ;
; 14.926 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.109      ;
; 14.926 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.109      ;
; 14.926 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.109      ;
; 14.931 ; I2C_CCD_Config:u8|senosr_exposure[2] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.105      ;
; 14.932 ; I2C_CCD_Config:u8|combo_cnt[2]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.103      ;
; 14.941 ; I2C_CCD_Config:u8|senosr_exposure[3] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.095      ;
; 14.942 ; I2C_CCD_Config:u8|senosr_exposure[3] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.094      ;
; 14.955 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.079      ;
; 14.955 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.079      ;
; 14.955 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.079      ;
; 14.955 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.079      ;
; 14.955 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.079      ;
; 14.962 ; I2C_CCD_Config:u8|senosr_exposure[3] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 5.073      ;
; 14.967 ; Reset_Delay:u2|Cont[27]              ; Reset_Delay:u2|Cont[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.069      ;
; 14.967 ; Reset_Delay:u2|Cont[27]              ; Reset_Delay:u2|Cont[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 5.069      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                       ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_CCD_Config:u8|senosr_exposure[2]     ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rClk[1]                                  ; rClk[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; rClk[0]                                  ; rClk[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.525 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.531 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.798      ;
; 0.788 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.795 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.798 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.805 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.810 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.811 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.813 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.834 ; rClk[0]                                  ; rClk[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.838 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.841 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.841 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.844 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 0.969 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.237      ;
; 0.981 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.247      ;
; 1.010 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.276      ;
; 1.171 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.437      ;
; 1.178 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.444      ;
; 1.179 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.445      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.544 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.810      ;
; 0.545 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.811      ;
; 0.546 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.644 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                              ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.910      ;
; 0.681 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.947      ;
; 0.815 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.081      ;
; 0.856 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.122      ;
; 0.858 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.124      ;
; 0.885 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.151      ;
; 1.014 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                               ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.280      ;
; 1.108 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.374      ;
; 1.213 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.479      ;
; 4.867 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.008      ; 2.141      ;
; 4.869 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.008      ; 2.143      ;
; 4.873 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.008      ; 2.147      ;
; 4.873 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.008      ; 2.147      ;
; 5.133 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.008      ; 2.407      ;
; 5.139 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.008      ; 2.413      ;
; 5.152 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.008      ; 2.426      ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_non_bursting_master_requests~0_OTERM13                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_non_bursting_master_requests~0_OTERM13                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[7]                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[7]                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_niosSystemCamControl_burst_0_downstream_granted_slave_onchip_memory2_0_s1                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_niosSystemCamControl_burst_0_downstream_granted_slave_onchip_memory2_0_s1                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~0_OTERM15                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~0_OTERM15                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[0]                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[0]                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[1]                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[1]                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[2]                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[2]                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_non_bursting_master_requests~0_OTERM17                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_non_bursting_master_requests~0_OTERM17                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_write                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_write                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[0]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[0]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[1]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[1]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[2]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[2]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[3]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[3]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[4]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[4]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[5]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[5]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[6]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[6]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[7]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[7]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_write_reg                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_write_reg                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[3]                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[3]                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|atomic_counter                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|atomic_counter                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]_OTERM319                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]_OTERM319                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]_OTERM321                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]_OTERM321                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[0]                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[0]                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_write_reg                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_write_reg                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|state_busy                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|state_busy                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[0]                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[0]                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[0]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[0]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_load_fifo                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_load_fifo                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_read_reg                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_read_reg                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|atomic_counter                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|atomic_counter                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[3]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[3]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[2]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[2]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[1]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[1]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[4]                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[4]                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[1]                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[1]                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|atomic_counter_OTERM53                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|atomic_counter_OTERM53                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_load_fifo                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_load_fifo                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[1]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[1]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[2]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[2]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4:the_niosSystemCamControl_burst_4|transactions_remaining[2]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4:the_niosSystemCamControl_burst_4|transactions_remaining[2]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|transactions_remaining[2]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|transactions_remaining[2]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[2]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[2]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                            ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Write                                                                                                                                                                             ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Write                                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                             ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                             ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR                                                                                                                                                                               ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR                                                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Read                                                                                                                                                                              ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Read                                                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                         ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                                                               ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                                      ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|CMD[1]                                                                                                                                                                            ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|CMD[1]                                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|CMD[0]                                                                                                                                                                            ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|CMD[0]                                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                                         ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                                         ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                                      ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                                                                      ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                                                                      ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                                   ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.004 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 5.000        ; -2.377     ; 2.663      ;
; -0.004 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 5.000        ; -2.367     ; 2.673      ;
; -0.003 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 5.000        ; -2.378     ; 2.661      ;
; -0.003 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 5.000        ; -2.369     ; 2.670      ;
; 2.976  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 2.060      ;
; 2.976  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 2.060      ;
; 3.259  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.005     ; 1.772      ;
; 3.259  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.005     ; 1.772      ;
; 3.259  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.005     ; 1.772      ;
; 3.280  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.009     ; 1.747      ;
; 3.280  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.009     ; 1.747      ;
; 3.286  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.749      ;
; 3.286  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.749      ;
; 3.286  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.749      ;
; 3.286  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.749      ;
; 3.286  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.749      ;
; 3.286  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.749      ;
; 3.286  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.749      ;
; 3.286  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.749      ;
; 3.286  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.749      ;
; 3.286  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.749      ;
; 3.286  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.749      ;
; 3.286  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.749      ;
; 3.287  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.736      ;
; 3.293  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.730      ;
; 3.293  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.730      ;
; 3.293  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.730      ;
; 3.293  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.730      ;
; 3.293  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.730      ;
; 3.293  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.730      ;
; 3.293  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.730      ;
; 3.293  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.730      ;
; 3.293  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.730      ;
; 3.293  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.730      ;
; 3.299  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.727      ;
; 3.299  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.727      ;
; 3.548  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.488      ;
; 3.548  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.488      ;
; 3.548  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.488      ;
; 3.548  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.488      ;
; 3.548  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.488      ;
; 3.548  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.488      ;
; 3.548  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.488      ;
; 3.548  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.488      ;
; 3.548  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.488      ;
; 3.548  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.488      ;
; 3.548  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.488      ;
; 3.548  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.488      ;
; 3.548  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.488      ;
; 3.552  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.483      ;
; 3.552  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.483      ;
; 3.552  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.483      ;
; 3.552  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.483      ;
; 3.552  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.483      ;
; 3.552  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.483      ;
; 3.552  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.483      ;
; 3.552  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.483      ;
; 3.552  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.483      ;
; 3.552  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 1.483      ;
; 3.738  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.298      ;
; 3.739  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.297      ;
; 3.739  ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.297      ;
; 3.739  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.297      ;
; 3.739  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.297      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.355     ; 3.020      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.355     ; 3.020      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.355     ; 3.020      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.355     ; 3.020      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.355     ; 3.020      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.355     ; 3.020      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.355     ; 3.020      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.355     ; 3.020      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.355     ; 3.020      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                             ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.340     ; 3.035      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                             ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.340     ; 3.035      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                             ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.340     ; 3.035      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                             ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.340     ; 3.035      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                             ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.340     ; 3.035      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                             ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.340     ; 3.035      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                             ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.340     ; 3.035      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                             ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.340     ; 3.035      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                             ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.340     ; 3.035      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.349     ; 3.026      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.349     ; 3.026      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.349     ; 3.026      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.349     ; 3.026      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.349     ; 3.026      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.349     ; 3.026      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.349     ; 3.026      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                             ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.343     ; 3.032      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.343     ; 3.032      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.343     ; 3.032      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.343     ; 3.032      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.343     ; 3.032      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.343     ; 3.032      ;
; 4.590  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.343     ; 3.032      ;
; 4.591  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.347     ; 3.027      ;
; 4.591  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.347     ; 3.027      ;
; 4.591  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.347     ; 3.027      ;
; 4.591  ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -2.347     ; 3.027      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.038     ; 3.783      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.038     ; 3.783      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 3.792      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 3.792      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 3.792      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 3.792      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.038     ; 3.783      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.038     ; 3.783      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 3.792      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 3.792      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 3.792      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 3.792      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.038     ; 3.783      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.038     ; 3.783      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.038     ; 3.783      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.038     ; 3.783      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 3.792      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 3.792      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 3.792      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 3.792      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.038     ; 3.783      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.038     ; 3.783      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.038     ; 3.783      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.038     ; 3.783      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 3.792      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 3.792      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 3.792      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 3.792      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.038     ; 3.783      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.038     ; 3.783      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.038     ; 3.783      ;
; 1.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15]                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.038     ; 3.783      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT2                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT6                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT8                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT11                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT12                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT13                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT14                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT1                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT3                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT4                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT5                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT7                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT9                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT10                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT15                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT16                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT17                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT18                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT19                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT20                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT21                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT22                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT23                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT24                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT25                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT26                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT27                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT28                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT29                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT30                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT31                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.019      ; 4.420      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.424      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT1                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.424      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT2                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.424      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT3                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.424      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT4                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.424      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT5                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.424      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT6                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.424      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT7                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.424      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT8                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.424      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT9                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.424      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT10                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.424      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT11                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.424      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT12                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.424      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT13                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.424      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT14                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.424      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT15                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.023      ; 4.424      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT8  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT9  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT10 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT12 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT13 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT26 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT27 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT33 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT25 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT24 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
; 5.552 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2~DATAOUT29 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.026      ; 4.427      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                     ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.114 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.916      ;
; 15.114 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.916      ;
; 15.114 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.916      ;
; 15.114 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.916      ;
; 15.114 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.916      ;
; 15.114 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.916      ;
; 15.114 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.916      ;
; 15.114 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.916      ;
; 15.114 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.916      ;
; 15.114 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.916      ;
; 15.114 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.916      ;
; 15.114 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.916      ;
; 15.114 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.916      ;
; 15.114 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.916      ;
; 15.114 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.916      ;
; 15.114 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.916      ;
; 15.144 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.886      ;
; 15.144 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.886      ;
; 15.144 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.886      ;
; 15.144 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.886      ;
; 15.144 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.886      ;
; 15.144 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.886      ;
; 15.144 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.886      ;
; 15.144 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.886      ;
; 15.144 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.886      ;
; 15.144 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.886      ;
; 15.144 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.886      ;
; 15.144 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.886      ;
; 15.144 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.886      ;
; 15.144 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.886      ;
; 15.144 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.886      ;
; 15.144 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.886      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.806      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.806      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.806      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.806      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.806      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.806      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.806      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.806      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.806      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.806      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.806      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.806      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.806      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.806      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.806      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.806      ;
; 15.245 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.801      ;
; 15.245 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.801      ;
; 15.245 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.801      ;
; 15.245 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.801      ;
; 15.245 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.801      ;
; 15.245 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.801      ;
; 15.245 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.801      ;
; 15.245 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.801      ;
; 15.245 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.801      ;
; 15.245 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.801      ;
; 15.245 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.801      ;
; 15.245 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.801      ;
; 15.245 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.801      ;
; 15.245 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.801      ;
; 15.245 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.801      ;
; 15.245 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 4.801      ;
; 15.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.769      ;
; 15.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.769      ;
; 15.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.769      ;
; 15.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.769      ;
; 15.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.769      ;
; 15.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.769      ;
; 15.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.769      ;
; 15.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.769      ;
; 15.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.769      ;
; 15.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.769      ;
; 15.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.769      ;
; 15.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.769      ;
; 15.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.769      ;
; 15.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.769      ;
; 15.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.769      ;
; 15.261 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.769      ;
; 15.303 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.725      ;
; 15.303 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.725      ;
; 15.303 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.725      ;
; 15.303 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.725      ;
; 15.303 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.725      ;
; 15.303 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.725      ;
; 15.303 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.725      ;
; 15.303 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.725      ;
; 15.303 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.725      ;
; 15.303 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.725      ;
; 15.303 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.725      ;
; 15.303 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.725      ;
; 15.303 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.725      ;
; 15.303 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.725      ;
; 15.303 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.725      ;
; 15.303 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.725      ;
; 15.344 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.684      ;
; 15.344 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.684      ;
; 15.344 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.684      ;
; 15.344 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.008     ; 4.684      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                              ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.313 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.328      ; 1.907      ;
; 1.585 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.328      ; 2.179      ;
; 1.631 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.893      ;
; 1.631 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.893      ;
; 1.631 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.893      ;
; 1.631 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.893      ;
; 1.631 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.893      ;
; 1.631 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.893      ;
; 1.631 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.893      ;
; 1.631 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.893      ;
; 1.631 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.893      ;
; 1.631 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.893      ;
; 1.631 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.893      ;
; 1.631 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.893      ;
; 1.631 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.893      ;
; 1.631 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.893      ;
; 1.631 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.893      ;
; 1.631 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.893      ;
; 1.903 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.165      ;
; 1.903 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.165      ;
; 1.903 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.165      ;
; 1.903 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.165      ;
; 1.903 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.165      ;
; 1.903 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.165      ;
; 1.903 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.165      ;
; 1.903 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.165      ;
; 1.903 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.165      ;
; 1.903 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.165      ;
; 1.903 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.165      ;
; 1.903 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.165      ;
; 1.903 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.165      ;
; 1.903 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.165      ;
; 1.903 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.165      ;
; 1.903 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 2.165      ;
; 2.562 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.326      ; 3.154      ;
; 2.632 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.326      ; 3.224      ;
; 2.765 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.326      ; 3.357      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.326      ; 3.435      ;
; 2.879 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.326      ; 3.471      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.140      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.140      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.140      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.140      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.140      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.140      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.140      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.140      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.140      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.140      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.140      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.140      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.140      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.140      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.140      ;
; 2.880 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.140      ;
; 2.911 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.326      ; 3.503      ;
; 2.950 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.210      ;
; 2.950 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.210      ;
; 2.950 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.210      ;
; 2.950 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.210      ;
; 2.950 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.210      ;
; 2.950 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.210      ;
; 2.950 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.210      ;
; 2.950 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.210      ;
; 2.950 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.210      ;
; 2.950 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.210      ;
; 2.950 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.210      ;
; 2.950 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.210      ;
; 2.950 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.210      ;
; 2.950 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.210      ;
; 2.950 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.210      ;
; 2.950 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.210      ;
; 2.971 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.326      ; 3.563      ;
; 3.068 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.326      ; 3.660      ;
; 3.083 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.343      ;
; 3.083 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.343      ;
; 3.083 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.343      ;
; 3.083 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.343      ;
; 3.083 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.343      ;
; 3.083 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.343      ;
; 3.083 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.343      ;
; 3.083 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.343      ;
; 3.083 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.343      ;
; 3.083 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.343      ;
; 3.083 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.343      ;
; 3.083 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.343      ;
; 3.083 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.343      ;
; 3.083 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.343      ;
; 3.083 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.343      ;
; 3.083 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.343      ;
; 3.105 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.326      ; 3.697      ;
; 3.161 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.421      ;
; 3.161 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.421      ;
; 3.161 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.421      ;
; 3.161 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.421      ;
; 3.161 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.421      ;
; 3.161 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.421      ;
; 3.161 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.421      ;
; 3.161 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.421      ;
; 3.161 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 3.421      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.259      ;
; 1.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.259      ;
; 1.987 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 2.259      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.256      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.256      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.256      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.256      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.256      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.256      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.256      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.256      ;
; 1.992 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.256      ;
; 1.993 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 2.259      ;
; 1.993 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 2.259      ;
; 1.993 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.032      ; 2.259      ;
; 1.997 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.262      ;
; 1.997 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.262      ;
; 1.997 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.262      ;
; 1.997 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.262      ;
; 1.997 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.262      ;
; 1.997 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.262      ;
; 1.997 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 2.262      ;
; 2.004 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.268      ;
; 2.004 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.268      ;
; 2.004 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.268      ;
; 2.007 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.270      ;
; 2.007 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.029      ; 2.270      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a0                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a1                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a2                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a3                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a4                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a5                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a6                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a7                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a8                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a9                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a10                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a11                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a12                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a13                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a14                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a15                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a16                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a17                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a18                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a19                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a20                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a21                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a22                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a23                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a24                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a25                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a26                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a27                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a28                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a29                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a30                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a31                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a32                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a33                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a34                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a35                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 2.288      ;
; 2.220 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.484      ;
; 2.220 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.484      ;
; 2.220 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 2.484      ;
; 2.271 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 2.538      ;
; 2.271 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 2.538      ;
; 2.271 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 2.538      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.014     ; 3.807      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_pc[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 3.803      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.802      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_pipe_flush                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.809      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.021     ; 3.800      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.815      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.802      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.809      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_OTERM391                                                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 3.806      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.809      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.021     ; 3.800      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.801      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_kill                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.021     ; 3.800      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_ic_fill_same_tag_line                                                                                                                                                                                                                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.801      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_issue                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 3.801      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter                                                                                                                                                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.802      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.815      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_16bit_512k_0_avalon_slave_0~0_OTERM291                                                                                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 3.813      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_non_bursting_master_requests~1_OTERM287                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 3.806      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0_OTERM59                                                                                                                                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.015     ; 3.806      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                                                                                                                                                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 3.809      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|pre_dbs_count_enable~1_OTERM315                                                                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 3.813      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.815      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.815      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.815      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.815      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|reg_downstream_write                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 3.818      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|reg_downstream_read                                                                                                                                                                                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 3.818      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 3.812      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_16bit_512k_0_avalon_slave_0_OTERM551                                                                                                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 3.813      ;
; 3.555 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[1]                                                                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 3.812      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.595 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[20]         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.020     ; 3.841      ;
; 3.595 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[21]         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.019     ; 3.842      ;
; 3.595 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[1]        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.020     ; 3.841      ;
; 3.595 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[1]        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.020     ; 3.841      ;
; 3.595 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[2]        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.020     ; 3.841      ;
; 3.595 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[4]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.020     ; 3.841      ;
; 3.595 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[4]          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.019     ; 3.842      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_valid                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 3.835      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.019     ; 3.843      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 3.835      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|rd_valid[2]                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 3.835      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|rd_valid[1]                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 3.835      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.851      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.100000000                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 3.848      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|oe                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 3.835      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[0]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 3.850      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[11]                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 3.848      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[12]                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 3.848      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[6]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 3.850      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|rd_valid[0]                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 3.835      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 3.848      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 3.855      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 3.838      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[1]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 3.850      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[2]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 3.862      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[3]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 3.862      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[15]                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 3.856      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[13]                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 3.856      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[8]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 3.850      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[9]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 3.862      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|ack_refresh_request                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.851      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[5]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 3.862      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[10]                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 3.848      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[14]                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 3.856      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[7]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 3.850      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_cmd[1]                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 3.835      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_cmd[2]                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 3.835      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_cmd[0]                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 3.835      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000000001                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 3.848      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.101                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.853      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[4]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 3.862      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.010000000                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.851      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[2]                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.853      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.011                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.853      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.101                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.853      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[1]                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 3.855      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.001000000                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.851      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[0]                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 3.855      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.010000000                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.851      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[2]                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.853      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[1]                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.853      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.000                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 3.855      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.111                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.853      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.001                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 3.855      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.010                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 3.855      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000100000                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.851      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[0]        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.851      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[0]        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 3.851      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[2]        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.019     ; 3.843      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.000                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 3.855      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[0]                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.853      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.111                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 3.855      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.010                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 3.855      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[14]       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 3.856      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[14]       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 3.856      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[0]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 3.859      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_addr[11]                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 3.859      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[1]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 3.838      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[2]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 3.838      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[3]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 3.859      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[4]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.020     ; 3.842      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[5]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.020     ; 3.842      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[6]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 3.838      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[7]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 3.838      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[8]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 3.859      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[9]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 3.859      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[10]                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 3.859      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[11]                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 3.859      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_dqm[0]                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.019     ; 3.843      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_dqm[1]                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.019     ; 3.843      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[3]                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 3.853      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_bank[0]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.019     ; 3.843      ;
; 3.596 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_bank[1]                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.019     ; 3.843      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|f_pop                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 3.845      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000010000                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 3.853      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000001000                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 3.853      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 3.853      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000010000                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 3.853      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 3.850      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1]                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 3.850      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000001000                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 3.853      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[21]         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 3.862      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 3.845      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[0]                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 3.850      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[15]       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 3.862      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[15]       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 3.857      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[9]        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 3.857      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[4]        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 3.862      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[4]        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 3.862      ;
; 3.597 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[5]        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 3.857      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0                            ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1                            ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2                            ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3                            ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg1    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg1    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg2    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg2    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg3    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg3    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg1     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg1     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg2     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg2     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg3     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg3     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg4     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg4     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg5     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg5     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg6     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg6     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg7     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg7     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg1    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg1    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg2    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg2    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg3    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg3    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a1                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a1                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a1~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a1~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a2                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a2                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a2~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a2~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a3                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a3                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a3~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a3~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a4                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a4                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a4~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a4~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a5                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a5                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a5~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a5~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a6                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a6                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a6~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a6~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a7                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a7                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a7~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a7~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2                    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2                    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_q1m:auto_generated|altsyncram_c981:altsyncram2|ram_block3a0                                    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_q1m:auto_generated|altsyncram_c981:altsyncram2|ram_block3a0                                    ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                          ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl|clk           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl|clk           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk             ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk             ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk               ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk            ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                    ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                      ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                      ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; 6.459 ; 6.459 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; 6.459 ; 6.459 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 1.221 ; 1.221 ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 1.221 ; 1.221 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 9.160 ; 9.160 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  SW[17]      ; CLOCK_50   ; 9.160 ; 9.160 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.311 ; 8.311 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 8.204 ; 8.204 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.568 ; 7.568 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 8.311 ; 8.311 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.848 ; 7.848 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.775 ; 7.775 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.158 ; 8.158 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.668 ; 7.668 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.319 ; 7.319 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.712 ; 7.712 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.912 ; 7.912 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.145 ; 7.145 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.741 ; 7.741 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.271 ; 7.271 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 8.290 ; 8.290 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.909 ; 6.909 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.338 ; 7.338 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.210 ; 2.210 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.406 ; 1.406 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.806 ; 1.806 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.013 ; 2.013 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.665 ; 1.665 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.409 ; 1.409 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.668 ; 1.668 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.447 ; 1.447 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.612 ; 1.612 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.401 ; 1.401 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.471 ; 1.471 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.469 ; 1.469 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.210 ; 2.210 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.417 ; 1.417 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.465 ; 1.465 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.465 ; 1.465 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.147 ; 1.147 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; -3.762 ; -3.762 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; -3.762 ; -3.762 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 0.197  ; 0.197  ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 0.197  ; 0.197  ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; -8.905 ; -8.905 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  SW[17]      ; CLOCK_50   ; -8.905 ; -8.905 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -5.893 ; -5.893 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -6.405 ; -6.405 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -6.337 ; -6.337 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -6.909 ; -6.909 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -6.875 ; -6.875 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -6.231 ; -6.231 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -6.313 ; -6.313 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -5.973 ; -5.973 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -6.489 ; -6.489 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -6.339 ; -6.339 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -6.856 ; -6.856 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -6.102 ; -6.102 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -6.354 ; -6.354 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -6.386 ; -6.386 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -6.351 ; -6.351 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -5.906 ; -5.906 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -5.893 ; -5.893 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.983 ; -0.983 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.996 ; -0.996 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.026 ; -1.026 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.026 ; -1.026 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.992 ; -0.992 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.022 ; -1.022 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.007 ; -1.007 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.007 ; -1.007 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.017 ; -1.017 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.017 ; -1.017 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.983 ; -0.983 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 10.309 ; 10.309 ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 10.309 ; 10.309 ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 7.178  ; 7.178  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 9.737  ; 9.737  ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 10.579 ; 10.579 ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.221  ; 4.221  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.849  ; 3.849  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.140  ; 4.140  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.157  ; 4.157  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.148  ; 4.148  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.503  ; 3.503  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.410  ; 3.410  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.105  ; 4.105  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.221  ; 4.221  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.023  ; 4.023  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.094  ; 4.094  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.975  ; 3.975  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.946  ; 3.946  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 4.387  ; 4.387  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 4.408  ; 4.408  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.331  ; 4.331  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 4.476  ; 4.476  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 5.127  ; 5.127  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.221  ; 4.221  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 5.085  ; 5.085  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.368  ; 4.368  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 8.430  ; 8.430  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 8.428  ; 8.428  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 8.430  ; 8.430  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.831  ; 7.831  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.851  ; 7.851  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 8.151  ; 8.151  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 8.004  ; 8.004  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 8.036  ; 8.036  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.824  ; 7.824  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 8.133  ; 8.133  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.799  ; 7.799  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 7.770  ; 7.770  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 7.875  ; 7.875  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 7.580  ; 7.580  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.866  ; 7.866  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 7.490  ; 7.490  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 7.288  ; 7.288  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 7.579  ; 7.579  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 7.549  ; 7.549  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 7.605  ; 7.605  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.154  ; 5.154  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.122  ; 5.122  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.088  ; 5.088  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.112  ; 5.112  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.154  ; 5.154  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.765  ; 4.765  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.859  ; 4.859  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.842  ; 4.842  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.795  ; 4.795  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.597  ; 4.597  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.834  ; 4.834  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.620  ; 4.620  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.709  ; 4.709  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.648  ; 4.648  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.650  ; 4.650  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.635  ; 4.635  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.616  ; 4.616  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 8.307  ; 8.307  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 8.890  ; 8.890  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 8.041  ; 8.041  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 10.088 ; 10.088 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.909  ; 6.909  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.797  ; 6.797  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.634  ; 6.634  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.684  ; 6.684  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.909  ; 6.909  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.845  ; 5.845  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.754  ; 5.754  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.633  ; 6.633  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 6.708  ; 6.708  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 6.803  ; 6.803  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 6.622  ; 6.622  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.786  ; 6.786  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 6.845  ; 6.845  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 6.262  ; 6.262  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.247  ; 6.247  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 7.048  ; 7.048  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 7.074  ; 7.074  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 9.748  ; 9.748  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 9.561  ; 9.561  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 9.059  ; 9.059  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 9.007  ; 9.007  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 8.751  ; 8.751  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 8.752  ; 8.752  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 9.748  ; 9.748  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 9.263  ; 9.263  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 9.376  ; 9.376  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 9.223  ; 9.223  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 8.750  ; 8.750  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 9.090  ; 9.090  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 9.100  ; 9.100  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 9.026  ; 9.026  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 7.914  ; 7.914  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 8.602  ; 8.602  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 8.879  ; 8.879  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 8.071  ; 8.071  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 7.074  ; 7.074  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 8.029  ; 8.029  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 7.084  ; 7.084  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 7.178  ; 7.178  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 10.309 ; 10.309 ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 7.178  ; 7.178  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 9.737  ; 9.737  ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 10.579 ; 10.579 ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.323  ; 2.323  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.795  ; 2.795  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.788  ; 2.788  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.835  ; 2.835  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.682  ; 2.682  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.662  ; 2.662  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.566  ; 2.566  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.653  ; 2.653  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.766  ; 2.766  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.630  ; 2.630  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.635  ; 2.635  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.365  ; 2.365  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.323  ; 2.323  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.715  ; 2.715  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.091  ; 3.091  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.698  ; 2.698  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.997  ; 2.997  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.963  ; 2.963  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.106  ; 2.106  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.922  ; 2.922  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.448  ; 2.448  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.613  ; 5.613  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 6.339  ; 6.339  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 6.291  ; 6.291  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 6.164  ; 6.164  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 6.838  ; 6.838  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 5.785  ; 5.785  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 5.940  ; 5.940  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 6.077  ; 6.077  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 6.334  ; 6.334  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 6.026  ; 6.026  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 5.613  ; 5.613  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 6.076  ; 6.076  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 6.596  ; 6.596  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.862  ; 5.862  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.825  ; 5.825  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 5.763  ; 5.763  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.656  ; 5.656  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.215  ; 6.215  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.982  ; 5.982  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 7.298  ; 7.298  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.597  ; 4.597  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.122  ; 5.122  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.088  ; 5.088  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.112  ; 5.112  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.154  ; 5.154  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.765  ; 4.765  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.859  ; 4.859  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.842  ; 4.842  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.795  ; 4.795  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.597  ; 4.597  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.834  ; 4.834  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.620  ; 4.620  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.709  ; 4.709  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.648  ; 4.648  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.650  ; 4.650  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.635  ; 4.635  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.616  ; 4.616  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 5.963  ; 5.963  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 6.354  ; 6.354  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 5.687  ; 5.687  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 6.986  ; 6.986  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.154  ; 5.154  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.217  ; 6.217  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.221  ; 6.221  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.285  ; 6.285  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.508  ; 5.508  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.399  ; 5.399  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.182  ; 5.182  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.362  ; 5.362  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.484  ; 5.484  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.579  ; 5.579  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.450  ; 5.450  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.828  ; 5.828  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.154  ; 5.154  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 4.922  ; 4.922  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 4.905  ; 4.905  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 6.679  ; 6.679  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 6.122  ; 6.122  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.285  ; 5.285  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.780  ; 5.780  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.957  ; 5.957  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.899  ; 5.899  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.646  ; 5.646  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.641  ; 5.641  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.827  ; 5.827  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.832  ; 5.832  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.930  ; 5.930  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.812  ; 5.812  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.830  ; 5.830  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.653  ; 5.653  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.607  ; 5.607  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.014  ; 6.014  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.347  ; 5.347  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.721  ; 5.721  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.285  ; 5.285  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 4.970  ; 4.970  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.545  ; 6.545  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 4.733  ; 4.733  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 6.277  ; 6.277  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------+
; Output Enable Times                                                                       ;
+--------------+------------+--------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 9.076  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 9.333  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.096  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.096  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.076  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.326  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.326  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.326  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.563  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.615  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.615  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.615  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.615  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.850  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.850  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.840  ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.040 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 6.001  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.327  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.357  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.357  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.330  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.330  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.330  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.330  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.350  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.320  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.350  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.350  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.323  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.323  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.333  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.333  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.001  ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.974 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.231 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.994 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.994 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.974 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.224 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.224 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.224 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.461 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.513 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.513 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.513 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.513 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.748 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.748 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.738 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.938 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.203 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.529 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.559 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.559 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.532 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.532 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.532 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.532 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.552 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.522 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.552 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.552 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.525 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.525 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.535 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.535 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.203 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 9.076     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 9.333     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 9.096     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.096     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.076     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.326     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.326     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.326     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.563     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.615     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.615     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.615     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.615     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.850     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.850     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.840     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.040    ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 6.001     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.327     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.357     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.357     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.330     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 6.330     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 6.330     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 6.330     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 6.350     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 6.320     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 6.350     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 6.350     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 6.323     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 6.323     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 6.333     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 6.333     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 6.001     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 5.974     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.231     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.994     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.994     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.974     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.224     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.224     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.224     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.461     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.513     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.513     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.513     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.513     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.748     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.748     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.738     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.938     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 5.203     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.529     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.559     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.559     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.532     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.532     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.532     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.532     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.552     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.522     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.552     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.552     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.525     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.525     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.535     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.535     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.203     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[1] ; 3.770  ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 5.570  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 5.872  ; 0.000         ;
; CLOCK_50                         ; 17.466 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLOCK_50                         ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 0.215 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 1.804  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 2.820  ; 0.000         ;
; CLOCK_50                         ; 17.541 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; CLOCK_50                         ; 0.839 ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 1.096 ; 0.000         ;
; unew|altpll_component|pll|clk[2] ; 2.019 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; unew|altpll_component|pll|clk[2] ; 2.620  ; 0.000         ;
; unew|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; unew|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; CLOCK_50                         ; 9.000  ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.770 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[31]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.009      ; 1.271      ;
; 3.786 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[14]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 1.239      ;
; 3.797 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.241      ;
; 3.807 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[20]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.227      ;
; 3.810 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.228      ;
; 3.818 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.220      ;
; 3.821 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.217      ;
; 3.827 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[23]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 1.199      ;
; 3.833 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[23]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 1.193      ;
; 3.847 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[8]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.008      ; 1.193      ;
; 3.851 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[24]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.183      ;
; 3.865 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.165      ;
; 3.872 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[27]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.009      ; 1.169      ;
; 3.879 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[24]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.155      ;
; 3.886 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.144      ;
; 3.891 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.147      ;
; 3.893 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.145      ;
; 3.898 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.140      ;
; 3.900 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.138      ;
; 3.901 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[20]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.133      ;
; 3.904 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.134      ;
; 3.904 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.134      ;
; 3.912 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[14]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 1.113      ;
; 3.925 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[21]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.109      ;
; 3.929 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[15]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 1.096      ;
; 3.929 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[13]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.104      ;
; 3.932 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[18]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 1.094      ;
; 3.933 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[16]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.100      ;
; 3.935 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[22]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 1.091      ;
; 3.937 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[11]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 1.088      ;
; 3.939 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[15]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 1.086      ;
; 3.940 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[0]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.017      ; 1.109      ;
; 3.954 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[28]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.017      ; 1.095      ;
; 3.955 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[10]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 1.070      ;
; 3.957 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[30]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.009      ; 1.084      ;
; 3.957 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[16]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.076      ;
; 3.962 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[29]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.017      ; 1.087      ;
; 3.967 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[29]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.017      ; 1.082      ;
; 3.972 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[27]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.009      ; 1.069      ;
; 3.976 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.062      ;
; 3.977 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.061      ;
; 3.978 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.060      ;
; 3.979 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[12]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.054      ;
; 3.980 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.058      ;
; 3.982 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.056      ;
; 3.984 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 1.054      ;
; 3.985 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[0]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.017      ; 1.064      ;
; 4.009 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[10]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 1.016      ;
; 4.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[22]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 1.012      ;
; 4.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.016      ;
; 4.014 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.016      ;
; 4.015 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[21]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.019      ;
; 4.016 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.014      ;
; 4.016 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.014      ;
; 4.020 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.010      ;
; 4.021 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.009      ;
; 4.024 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.006      ;
; 4.024 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[8]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.008      ; 1.016      ;
; 4.026 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.004      ;
; 4.029 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[9]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.008      ; 1.011      ;
; 4.030 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[7]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.002      ;
; 4.031 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[9]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.008      ; 1.009      ;
; 4.035 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[5]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.008      ; 1.005      ;
; 4.037 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[3]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.995      ;
; 4.038 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[30]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.009      ; 1.003      ;
; 4.045 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 0.985      ;
; 4.051 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 0.979      ;
; 4.055 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[11]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 0.970      ;
; 4.058 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[25]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 0.975      ;
; 4.060 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[17]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 0.973      ;
; 4.060 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[17]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 0.973      ;
; 4.063 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[19]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 0.962      ;
; 4.066 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[18]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 0.960      ;
; 4.070 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[19]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.007     ; 0.955      ;
; 4.072 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[12]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 0.961      ;
; 4.073 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[31]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.009      ; 0.968      ;
; 4.079 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[1]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.008      ; 0.961      ;
; 4.084 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[7]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.948      ;
; 4.092 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[28]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.017      ; 0.957      ;
; 4.097 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[26]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.009      ; 0.944      ;
; 4.097 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 0.933      ;
; 4.098 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 0.932      ;
; 4.101 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 0.929      ;
; 4.102 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 0.928      ;
; 4.132 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[13]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 0.901      ;
; 4.142 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[25]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 0.891      ;
; 4.153 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[1]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.008      ; 0.887      ;
; 4.159 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[4]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.008      ; 0.881      ;
; 4.159 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[6]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.873      ;
; 4.160 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[3]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.872      ;
; 4.161 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[6]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 0.871      ;
; 4.162 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[4]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.008      ; 0.878      ;
; 4.163 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[23]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 0.863      ;
; 4.167 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[23]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 0.859      ;
; 4.167 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[5]   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.008      ; 0.873      ;
; 4.176 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_rot[16]        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 0.850      ;
; 4.177 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_rot[0]         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.006     ; 0.849      ;
; 4.177 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[26]  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.009      ; 0.864      ;
; 4.178 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16] ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 0.860      ;
; 4.178 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; 0.006      ; 0.860      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[2]'                                                                                                                                    ;
+-------+-----------------------+--------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                      ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; 5.570 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mADDR[8]                              ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.609     ; 2.853      ;
; 5.570 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mADDR[10]                             ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.609     ; 2.853      ;
; 5.570 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mADDR[11]                             ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.609     ; 2.853      ;
; 5.570 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mADDR[14]                             ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.609     ; 2.853      ;
; 5.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mADDR[9]                              ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.608     ; 2.776      ;
; 5.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mADDR[12]                             ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.608     ; 2.776      ;
; 5.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mADDR[13]                             ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.608     ; 2.776      ;
; 5.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mADDR[15]                             ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.608     ; 2.776      ;
; 5.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mADDR[16]                             ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.608     ; 2.776      ;
; 5.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mADDR[17]                             ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.608     ; 2.776      ;
; 5.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mADDR[18]                             ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.608     ; 2.776      ;
; 5.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mADDR[19]                             ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.608     ; 2.776      ;
; 5.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mADDR[22]                             ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.608     ; 2.776      ;
; 5.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mADDR[20]                             ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.608     ; 2.776      ;
; 5.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mADDR[21]                             ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.608     ; 2.776      ;
; 5.794 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|RD_MASK[1]                            ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.613     ; 2.625      ;
; 5.794 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mRD                                   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.613     ; 2.625      ;
; 5.827 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[18]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.609     ; 2.596      ;
; 5.827 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[19]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.609     ; 2.596      ;
; 5.839 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[8]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.609     ; 2.584      ;
; 5.839 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[9]   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.609     ; 2.584      ;
; 5.839 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[10]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.609     ; 2.584      ;
; 5.839 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[17]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.609     ; 2.584      ;
; 5.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|WR_MASK[0]                            ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.613     ; 2.525      ;
; 5.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|WR_MASK[1]                            ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.613     ; 2.525      ;
; 5.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|mWR                                   ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.613     ; 2.522      ;
; 5.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|RD_MASK[0]                            ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.608     ; 2.505      ;
; 5.944 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[16]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.611     ; 2.477      ;
; 5.964 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[11]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.611     ; 2.457      ;
; 5.964 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[12]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.611     ; 2.457      ;
; 5.964 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[13]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.611     ; 2.457      ;
; 5.964 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[14]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.611     ; 2.457      ;
; 5.964 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[15]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.611     ; 2.457      ;
; 5.964 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[22]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.611     ; 2.457      ;
; 5.964 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[20]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.611     ; 2.457      ;
; 5.964 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[21]  ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.611     ; 2.457      ;
; 6.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                          ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.607     ; 2.366      ;
; 6.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.607     ; 2.366      ;
; 6.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.607     ; 2.366      ;
; 6.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.607     ; 2.366      ;
; 6.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.607     ; 2.366      ;
; 6.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.607     ; 2.366      ;
; 6.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.607     ; 2.366      ;
; 6.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.607     ; 2.366      ;
; 6.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.607     ; 2.366      ;
; 6.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                          ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.607     ; 2.366      ;
; 6.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.607     ; 2.366      ;
; 6.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.603     ; 2.269      ;
; 6.165 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.604     ; 2.263      ;
; 6.165 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.604     ; 2.263      ;
; 6.165 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.604     ; 2.263      ;
; 6.165 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.604     ; 2.263      ;
; 6.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                          ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.606     ; 2.254      ;
; 6.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.606     ; 2.254      ;
; 6.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD2_ADDR[17]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.606     ; 2.254      ;
; 6.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD2_ADDR[18]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.606     ; 2.254      ;
; 6.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.606     ; 2.254      ;
; 6.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD2_ADDR[14]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.606     ; 2.254      ;
; 6.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD2_ADDR[16]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.606     ; 2.254      ;
; 6.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD2_ADDR[15]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.606     ; 2.254      ;
; 6.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD2_ADDR[13]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.606     ; 2.254      ;
; 6.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD2_ADDR[11]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.606     ; 2.254      ;
; 6.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD2_ADDR[12]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.606     ; 2.254      ;
; 6.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                          ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.606     ; 2.254      ;
; 6.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD2_ADDR[10]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.606     ; 2.254      ;
; 6.190 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                          ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.608     ; 2.234      ;
; 6.190 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.608     ; 2.234      ;
; 6.190 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.608     ; 2.234      ;
; 6.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.604     ; 2.225      ;
; 6.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.604     ; 2.225      ;
; 6.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.604     ; 2.225      ;
; 6.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.604     ; 2.225      ;
; 6.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.604     ; 2.225      ;
; 6.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.604     ; 2.225      ;
; 6.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.604     ; 2.225      ;
; 6.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.604     ; 2.225      ;
; 6.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.604     ; 2.225      ;
; 6.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.604     ; 2.225      ;
; 6.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.604     ; 2.225      ;
; 6.203 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                          ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.604     ; 2.225      ;
; 6.220 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.612     ; 2.200      ;
; 6.285 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                          ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.614     ; 2.133      ;
; 6.285 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.614     ; 2.133      ;
; 6.285 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.614     ; 2.133      ;
; 6.285 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.614     ; 2.133      ;
; 6.285 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR2_ADDR[17]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.614     ; 2.133      ;
; 6.285 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR2_ADDR[19]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.614     ; 2.133      ;
; 6.285 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.614     ; 2.133      ;
; 6.285 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.614     ; 2.133      ;
; 6.285 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.614     ; 2.133      ;
; 6.285 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.614     ; 2.133      ;
; 6.285 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR2_ADDR[13]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.614     ; 2.133      ;
; 6.285 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.614     ; 2.133      ;
; 6.285 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                          ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.614     ; 2.133      ;
; 6.285 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.614     ; 2.133      ;
; 6.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                         ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.603     ; 2.129      ;
; 6.343 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mRD        ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.612     ; 2.077      ;
; 6.343 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[1] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.612     ; 2.077      ;
; 6.351 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR        ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.612     ; 2.069      ;
; 6.422 ; Reset_Delay:u2|oRST_0 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[0] ; CLOCK_50     ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.612     ; 1.998      ;
+-------+-----------------------+--------------------------------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 5.872 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.006      ; 1.166      ;
; 5.877 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.006      ; 1.161      ;
; 5.883 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.006      ; 1.155      ;
; 5.988 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.006      ; 1.050      ;
; 6.006 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.006      ; 1.032      ;
; 6.006 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.006      ; 1.032      ;
; 6.011 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7.000        ; 0.006      ; 1.027      ;
; 9.338 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.694      ;
; 9.390 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.642      ;
; 9.428 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                               ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.604      ;
; 9.480 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.552      ;
; 9.486 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.546      ;
; 9.495 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.537      ;
; 9.513 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.519      ;
; 9.571 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.461      ;
; 9.574 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                              ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.458      ;
; 9.625 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.407      ;
; 9.627 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.405      ;
; 9.627 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.405      ;
; 9.665 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
; 9.665 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 10.000       ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.466 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.568      ;
; 17.478 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.556      ;
; 17.499 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.533      ;
; 17.525 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.509      ;
; 17.533 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.501      ;
; 17.533 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.501      ;
; 17.533 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.501      ;
; 17.533 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.501      ;
; 17.533 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.501      ;
; 17.533 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.501      ;
; 17.533 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.501      ;
; 17.535 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.497      ;
; 17.543 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.489      ;
; 17.543 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.489      ;
; 17.543 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.489      ;
; 17.543 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.489      ;
; 17.543 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.489      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.489      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.489      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.489      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.489      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.489      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.489      ;
; 17.545 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.489      ;
; 17.555 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.477      ;
; 17.555 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.477      ;
; 17.555 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.477      ;
; 17.555 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.477      ;
; 17.555 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.477      ;
; 17.555 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.477      ;
; 17.566 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.466      ;
; 17.566 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.466      ;
; 17.566 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.466      ;
; 17.566 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.466      ;
; 17.566 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.466      ;
; 17.566 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.466      ;
; 17.566 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.466      ;
; 17.575 ; I2C_CCD_Config:u8|combo_cnt[10]      ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.457      ;
; 17.576 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.454      ;
; 17.576 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.454      ;
; 17.576 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.454      ;
; 17.576 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.454      ;
; 17.576 ; I2C_CCD_Config:u8|combo_cnt[11]      ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.454      ;
; 17.592 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.442      ;
; 17.592 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.442      ;
; 17.592 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.442      ;
; 17.592 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.442      ;
; 17.592 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.442      ;
; 17.592 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.442      ;
; 17.592 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.442      ;
; 17.595 ; I2C_CCD_Config:u8|combo_cnt[4]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.437      ;
; 17.601 ; I2C_CCD_Config:u8|combo_cnt[1]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.431      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.430      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.430      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.430      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.430      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.430      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.430      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.430      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.430      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.430      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.430      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.430      ;
; 17.602 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.430      ;
; 17.612 ; I2C_CCD_Config:u8|combo_cnt[12]      ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.422      ;
; 17.612 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.418      ;
; 17.612 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.418      ;
; 17.612 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.418      ;
; 17.612 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.418      ;
; 17.612 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.418      ;
; 17.613 ; I2C_CCD_Config:u8|combo_cnt[3]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.419      ;
; 17.619 ; I2C_CCD_Config:u8|combo_cnt[8]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.413      ;
; 17.622 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.410      ;
; 17.622 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.410      ;
; 17.622 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.410      ;
; 17.622 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.410      ;
; 17.622 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.410      ;
; 17.622 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.410      ;
; 17.622 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.410      ;
; 17.630 ; I2C_CCD_Config:u8|senosr_exposure[2] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.402      ;
; 17.632 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.398      ;
; 17.632 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.398      ;
; 17.632 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.398      ;
; 17.632 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.398      ;
; 17.632 ; I2C_CCD_Config:u8|combo_cnt[7]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.398      ;
; 17.642 ; I2C_CCD_Config:u8|combo_cnt[10]      ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.390      ;
; 17.642 ; I2C_CCD_Config:u8|combo_cnt[10]      ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.390      ;
; 17.642 ; I2C_CCD_Config:u8|combo_cnt[10]      ; I2C_CCD_Config:u8|senosr_exposure[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.390      ;
; 17.642 ; I2C_CCD_Config:u8|combo_cnt[10]      ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.390      ;
; 17.642 ; I2C_CCD_Config:u8|combo_cnt[10]      ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.390      ;
; 17.642 ; I2C_CCD_Config:u8|combo_cnt[10]      ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.390      ;
; 17.642 ; I2C_CCD_Config:u8|combo_cnt[10]      ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.390      ;
; 17.652 ; I2C_CCD_Config:u8|combo_cnt[10]      ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.378      ;
; 17.652 ; I2C_CCD_Config:u8|combo_cnt[10]      ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.378      ;
; 17.652 ; I2C_CCD_Config:u8|combo_cnt[10]      ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.378      ;
; 17.652 ; I2C_CCD_Config:u8|combo_cnt[10]      ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.378      ;
; 17.652 ; I2C_CCD_Config:u8|combo_cnt[10]      ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 2.378      ;
; 17.661 ; I2C_CCD_Config:u8|combo_cnt[0]       ; I2C_CCD_Config:u8|senosr_exposure[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.371      ;
; 17.662 ; I2C_CCD_Config:u8|combo_cnt[4]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.370      ;
; 17.662 ; I2C_CCD_Config:u8|combo_cnt[4]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.370      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                       ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|senosr_exposure[2]     ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rClk[1]                                  ; rClk[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rClk[0]                                  ; rClk[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.243 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.248 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.353 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; rClk[0]                                  ; rClk[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.375 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.441 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.594      ;
; 0.449 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.601      ;
; 0.491 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.643      ;
; 0.493 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.497 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.253 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                    ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode    ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.407      ;
; 0.306 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                              ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.458      ;
; 0.309 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.461      ;
; 0.367 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.385 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl  ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.537      ;
; 0.394 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                   ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode     ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.546      ;
; 0.400 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                            ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP         ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.552      ;
; 0.452 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                               ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.604      ;
; 0.490 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                             ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.642      ;
; 0.542 ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                           ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 3.869 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.006      ; 1.027      ;
; 3.874 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.006      ; 1.032      ;
; 3.874 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.006      ; 1.032      ;
; 3.892 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.006      ; 1.050      ;
; 3.997 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.006      ; 1.155      ;
; 4.003 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.006      ; 1.161      ;
; 4.008 ; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; -3.000       ; 0.006      ; 1.166      ;
+-------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_non_bursting_master_requests~0_OTERM13                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_non_bursting_master_requests~0_OTERM13                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[7]                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[7]                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_niosSystemCamControl_burst_0_downstream_granted_slave_onchip_memory2_0_s1                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_niosSystemCamControl_burst_0_downstream_granted_slave_onchip_memory2_0_s1                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~0_OTERM15                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~0_OTERM15                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[0]                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[0]                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_stall                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[1]                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[1]                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[2]                                                                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[2]                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_slavearbiterlockenable                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_non_bursting_master_requests~0_OTERM17                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_non_bursting_master_requests~0_OTERM17                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_write                                                                                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_write                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_read                                                                                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_read                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[0]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[0]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[1]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[1]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[2]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[2]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[3]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[3]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[4]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[4]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[5]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[5]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[6]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[6]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[7]                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits[7]                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[1]                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[0]                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_cnt[2]                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_shift_rot_cnt                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_write_reg                                                                                                                                                                                     ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|downstream_write_reg                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_reg_firsttransfer                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[3]                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[3]                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|atomic_counter                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|atomic_counter                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]_OTERM319                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]_OTERM319                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]_OTERM321                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]_OTERM321                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[0]                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|registered_read_write_dbs_adjusted_upstream_burstcount[0]                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_write_reg                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_write_reg                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|state_busy                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|state_busy                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[0]                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[0]                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[0]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[0]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_st_bypass_delayed_started                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_load_fifo                                                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_load_fifo                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_has_started                                                                                                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_read_reg                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_upstream_read_reg                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy                                                                                                                                                                                               ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_busy                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|atomic_counter                                                                                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|atomic_counter                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[3]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[3]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[2]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[2]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[1]                                                                                                                                                                            ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining_reg[1]                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[4]                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[4]                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[1]                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|registered_read_write_dbs_adjusted_upstream_burstcount[1]                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|atomic_counter_OTERM53                                                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|atomic_counter_OTERM53                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_load_fifo                                                                                                                          ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_load_fifo                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[21]                                                                                                                                                  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                    ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[1]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_rdv_counter[1]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[2]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[2]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4:the_niosSystemCamControl_burst_4|transactions_remaining[2]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4:the_niosSystemCamControl_burst_4|transactions_remaining[2]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|transactions_remaining[2]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|transactions_remaining[2]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[2]                                                                                                                                                                                ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|transactions_remaining[2]                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                            ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Write                                                                                                                                                                             ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Write                                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                             ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                             ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR                                                                                                                                                                               ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR                                                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                                           ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Read                                                                                                                                                                              ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Read                                                                                                                                                                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                        ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                         ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                                                               ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                                      ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|CMD[1]                                                                                                                                                                            ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|CMD[1]                                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|CMD[0]                                                                                                                                                                            ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|CMD[0]                                                                                                                                                                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                                         ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                                         ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                                      ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                                          ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                                                                      ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                                                                      ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read_done                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_read                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_write                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_read                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                        ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM|master_state.100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[1] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[2] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[3] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|how_many_ones[0] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.010                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.100                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[0]                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                   ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_write_done                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                  ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_cs_n                                                                                                                                                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM|master_state.001                                                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[0] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[1] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[2] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|how_many_ones[3] ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                        ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                             ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                   ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[9]                                                                                                                                                   ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                       ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw                                                                                                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                                  ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.804 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 5.000        ; -1.601     ; 1.627      ;
; 1.804 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 5.000        ; -1.598     ; 1.630      ;
; 1.804 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                           ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 5.000        ; -1.593     ; 1.635      ;
; 1.804 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                           ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 5.000        ; -1.591     ; 1.637      ;
; 3.939 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 1.091      ;
; 3.939 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 1.091      ;
; 4.078 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 0.944      ;
; 4.078 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 0.944      ;
; 4.084 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 0.944      ;
; 4.084 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 0.944      ;
; 4.084 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.004     ; 0.944      ;
; 4.084 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 0.945      ;
; 4.084 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 0.945      ;
; 4.084 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 0.945      ;
; 4.084 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 0.945      ;
; 4.084 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 0.945      ;
; 4.084 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 0.945      ;
; 4.084 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 0.945      ;
; 4.084 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 0.945      ;
; 4.084 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 0.945      ;
; 4.084 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 0.945      ;
; 4.084 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 0.945      ;
; 4.084 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 0.945      ;
; 4.085 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 0.934      ;
; 4.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 0.929      ;
; 4.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 0.929      ;
; 4.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 0.929      ;
; 4.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 0.929      ;
; 4.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 0.929      ;
; 4.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 0.929      ;
; 4.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 0.929      ;
; 4.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 0.929      ;
; 4.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 0.929      ;
; 4.089 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 0.929      ;
; 4.090 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 0.931      ;
; 4.090 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 0.931      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.820      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.820      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.820      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.820      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.820      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.820      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.820      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.820      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.820      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.820      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.820      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.820      ;
; 4.212 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.820      ;
; 4.214 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.817      ;
; 4.214 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.817      ;
; 4.214 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.817      ;
; 4.214 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.817      ;
; 4.214 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.817      ;
; 4.214 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.817      ;
; 4.214 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.817      ;
; 4.214 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.817      ;
; 4.214 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.817      ;
; 4.214 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                    ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; -0.001     ; 0.817      ;
; 4.298 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.734      ;
; 4.298 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.734      ;
; 4.298 ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.734      ;
; 4.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.733      ;
; 4.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.733      ;
; 6.520 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.563     ; 1.916      ;
; 6.520 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.563     ; 1.916      ;
; 6.520 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.563     ; 1.916      ;
; 6.520 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.563     ; 1.916      ;
; 6.520 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.563     ; 1.916      ;
; 6.520 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.563     ; 1.916      ;
; 6.520 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.563     ; 1.916      ;
; 6.520 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.563     ; 1.916      ;
; 6.520 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.563     ; 1.916      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.556     ; 1.922      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.556     ; 1.922      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.556     ; 1.922      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.556     ; 1.922      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.556     ; 1.922      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.556     ; 1.922      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.556     ; 1.922      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.556     ; 1.922      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8] ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.556     ; 1.922      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.550     ; 1.928      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.550     ; 1.928      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.550     ; 1.928      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.550     ; 1.928      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.550     ; 1.928      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.550     ; 1.928      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.550     ; 1.928      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.550     ; 1.928      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.550     ; 1.928      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.548     ; 1.930      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.548     ; 1.930      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.548     ; 1.930      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.548     ; 1.930      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.548     ; 1.930      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.548     ; 1.930      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.548     ; 1.930      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.548     ; 1.930      ;
; 6.521 ; Reset_Delay:u2|oRST_0                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                            ; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 10.000       ; -1.548     ; 1.930      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[18]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.037     ; 2.175      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[2]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.037     ; 2.175      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[16]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 2.183      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 2.183      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[17]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 2.183      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 2.183      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[19]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.037     ; 2.175      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[3]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.037     ; 2.175      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[20]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 2.183      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[4]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 2.183      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[21]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 2.183      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[5]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 2.183      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[22]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.037     ; 2.175      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[6]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.037     ; 2.175      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[7]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.037     ; 2.175      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[23]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.037     ; 2.175      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[8]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 2.183      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[24]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 2.183      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[9]                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 2.183      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[25]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 2.183      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[10]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.037     ; 2.175      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[26]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.037     ; 2.175      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[11]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.037     ; 2.175      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[27]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.037     ; 2.175      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[28]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 2.183      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[12]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 2.183      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[13]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 2.183      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[29]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.029     ; 2.183      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[30]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.037     ; 2.175      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[14]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.037     ; 2.175      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[31]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.037     ; 2.175      ;
; 2.820 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Mn_rot_step2[15]                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 5.000        ; -0.037     ; 2.175      ;
; 7.550 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[0]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.473      ;
; 7.550 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.473      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[0]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.409      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[1]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.409      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[2]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.409      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[3]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.409      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[4]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.409      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[5]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.409      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[6]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.409      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[7]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.409      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[8]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.409      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[9]                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.409      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[10]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.409      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[11]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.409      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[12]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.409      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[13]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.409      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[14]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.409      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[15]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.024      ; 2.409      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[16]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.412      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[17]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.412      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[18]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.412      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[19]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.412      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[20]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.412      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[21]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.412      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[22]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.412      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[23]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.412      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[24]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.412      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[25]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.412      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[26]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.412      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[27]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.412      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[28]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.412      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[29]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.412      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[30]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.412      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[31]                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.027      ; 2.412      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT16 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT17 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.030      ; 2.415      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.419      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.419      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.419      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.419      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.419      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.034      ; 2.419      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT0  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.417      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT1  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.417      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT2  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.417      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT3  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.417      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT4  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.417      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT5  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.417      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT6  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.417      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT7  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.417      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT8  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.417      ;
; 7.590 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT9  ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 2.417      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                           ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 2.505      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 2.505      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 2.505      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 2.505      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 2.505      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 2.506      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.017      ; 2.508      ;
; 17.541 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 2.505      ;
; 17.594 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 2.420      ;
; 17.631 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.413      ;
; 17.631 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.413      ;
; 17.631 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.413      ;
; 17.631 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.413      ;
; 17.631 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.413      ;
; 17.631 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.413      ;
; 17.631 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.413      ;
; 17.631 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.413      ;
; 17.631 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.413      ;
; 17.631 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.413      ;
; 17.631 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.413      ;
; 17.631 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.413      ;
; 17.631 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.413      ;
; 17.631 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.413      ;
; 17.631 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.413      ;
; 17.631 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.012      ; 2.413      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.329      ;
; 17.682 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.317      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.294      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.322      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.322      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.322      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.322      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.322      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.322      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.322      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.322      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.322      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.322      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.322      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.322      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.322      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.322      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.322      ;
; 17.707 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.322      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.310      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.310      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.310      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.310      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.310      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.310      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.310      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.310      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.310      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.310      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.310      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.310      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.310      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.310      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.310      ;
; 17.719 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 2.310      ;
; 17.729 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.270      ;
; 17.739 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.258      ;
; 17.740 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.287      ;
; 17.740 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 2.287      ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                              ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.989      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.989      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.989      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.989      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.989      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.989      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.989      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.989      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.989      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.989      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.989      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.989      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.989      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.989      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.989      ;
; 0.839 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 0.989      ;
; 0.876 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.032     ; 0.996      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.106      ;
; 0.956 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.002     ; 1.106      ;
; 0.993 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.032     ; 1.113      ;
; 1.367 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.516      ;
; 1.367 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.516      ;
; 1.367 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.516      ;
; 1.367 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.516      ;
; 1.367 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.516      ;
; 1.367 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.516      ;
; 1.367 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.516      ;
; 1.367 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.516      ;
; 1.367 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.516      ;
; 1.367 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.516      ;
; 1.367 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.516      ;
; 1.367 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.516      ;
; 1.367 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.516      ;
; 1.367 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.516      ;
; 1.367 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.516      ;
; 1.367 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.516      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.033     ; 1.523      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.553      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.553      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.553      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.553      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.553      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.553      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.553      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.553      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.553      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.553      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.553      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.553      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.553      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.553      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.553      ;
; 1.404 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.553      ;
; 1.441 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.033     ; 1.560      ;
; 1.479 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.628      ;
; 1.479 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.628      ;
; 1.479 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.628      ;
; 1.479 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.628      ;
; 1.479 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.628      ;
; 1.479 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.628      ;
; 1.479 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.628      ;
; 1.479 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.628      ;
; 1.479 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.628      ;
; 1.479 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.628      ;
; 1.479 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.628      ;
; 1.479 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.628      ;
; 1.479 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.628      ;
; 1.479 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.628      ;
; 1.479 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.628      ;
; 1.479 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.628      ;
; 1.516 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.033     ; 1.635      ;
; 1.518 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.667      ;
; 1.518 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.667      ;
; 1.518 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.667      ;
; 1.518 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.667      ;
; 1.518 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.667      ;
; 1.518 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.667      ;
; 1.518 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.667      ;
; 1.518 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.667      ;
; 1.518 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.667      ;
; 1.518 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.667      ;
; 1.518 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.667      ;
; 1.518 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.667      ;
; 1.518 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.667      ;
; 1.518 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.667      ;
; 1.518 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.667      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.096 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.286      ;
; 1.096 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.286      ;
; 1.096 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_b1n:auto_generated|altsyncram_ita1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.286      ;
; 1.102 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a0                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.285      ;
; 1.102 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a1                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.285      ;
; 1.102 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a2                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.285      ;
; 1.102 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a3                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.285      ;
; 1.102 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a4                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.285      ;
; 1.102 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a5                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.285      ;
; 1.102 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a6                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.285      ;
; 1.102 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a7                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.285      ;
; 1.102 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                              ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ram_block5a8                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.285      ;
; 1.103 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.287      ;
; 1.103 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.287      ;
; 1.103 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_61n:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.287      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a0                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.289      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a1                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.289      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a2                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.289      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a3                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.289      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a4                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.289      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a5                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.289      ;
; 1.105 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|dffe4                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_d1n:auto_generated|altsyncram_kta1:altsyncram2|ram_block5a6                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.289      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a0                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a1                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a2                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a3                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a4                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a5                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a6                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a7                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a8                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a9                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a10                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a11                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a12                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a13                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a14                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a15                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a16                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a17                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a18                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a19                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a20                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a21                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a22                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a23                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a24                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a25                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a26                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a27                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a28                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a29                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a30                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a31                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a32                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a33                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a34                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.111 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|dffe6                                                                                                                           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_e1n:auto_generated|altsyncram_j461:altsyncram4|ram_block7a35                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 1.306      ;
; 1.113 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.294      ;
; 1.113 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.294      ;
; 1.113 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_81n:auto_generated|altsyncram_bta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.294      ;
; 1.114 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a0                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.295      ;
; 1.114 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|dffe4                                                                                                                                 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_c1n:auto_generated|altsyncram_pta1:altsyncram2|ram_block5a1                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.295      ;
; 1.206 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.387      ;
; 1.206 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.387      ;
; 1.206 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_91n:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.387      ;
; 1.235 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.419      ;
; 1.235 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.419      ;
; 1.235 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|dffe4 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_a1n:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.419      ;
; 1.852 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest                                                                                                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.002      ;
; 1.852 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest                                                                                                                                                                                                                                                                                                                                    ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                                                                                                                                                                                                                                          ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.002      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.200      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_pc[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.016     ; 2.196      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.195      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_pipe_flush                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 2.200      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 2.192      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.207      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.195      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.201      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_OTERM391                                                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 2.199      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                                                                                                                                                                                                                                   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.201      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 2.193      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.194      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_kill                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 2.193      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_ic_fill_same_tag_line                                                                                                                                                                                                                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.194      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_issue                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 2.194      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter                                                                                                                                                                                                                                                                                                                                                                              ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.195      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                                                                                                                                                                                                                                                                                                               ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 2.206      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_16bit_512k_0_avalon_slave_0~0_OTERM291                                                                                                                                                                                                                                                                                                                ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.204      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_non_bursting_master_requests~1_OTERM287                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 2.199      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0_OTERM59                                                                                                                                                                                                                                                                                                                                            ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.013     ; 2.199      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                                                                                                                                                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.011     ; 2.201      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|pre_dbs_count_enable~1_OTERM315                                                                                                                                                                                                                                                                                                                                                                                       ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 2.204      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                                                                                                                                                                                                                                                                                                           ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.207      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                                                                                                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.207      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.207      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.207      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|reg_downstream_write                                                                                                                                                                                                                                                                                                                                                                                                     ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.210      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|reg_downstream_read                                                                                                                                                                                                                                                                                                                                                                                                      ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.210      ;
; 2.060 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                         ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_addend[0]                                                                                                                                                                                                                                                                                                                                                        ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 2.203      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                      ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.019 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out   ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 2.166      ;
; 2.019 ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetrequest ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_in_d1 ; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.005     ; 2.166      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_valid                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 2.202      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 2.202      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|rd_valid[2]                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 2.202      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|rd_valid[1]                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 2.202      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|oe                                                                                        ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 2.202      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|rd_valid[0]                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 2.202      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.023     ; 2.204      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_cmd[1]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 2.202      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_cmd[2]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 2.202      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_cmd[0]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.025     ; 2.202      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[20]                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.019     ; 2.208      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[21]                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.209      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[1]                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.019     ; 2.208      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[1]                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.019     ; 2.208      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[2]                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.019     ; 2.208      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[2]                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.017     ; 2.210      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[1]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.023     ; 2.204      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[2]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.023     ; 2.204      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_address[4]                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.019     ; 2.208      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[4]                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.209      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[6]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.023     ; 2.204      ;
; 2.075 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[7]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.023     ; 2.204      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                      ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.210      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|f_pop                                                                                     ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.017     ; 2.211      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                           ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.217      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.100000000                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.214      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[0]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.217      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[11]                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.215      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[12]                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.215      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[6]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.217      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000001                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.214      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.221      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[1]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.217      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[2]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 2.228      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[3]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 2.228      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[15]                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.222      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[13]                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.222      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[8]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.217      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[9]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 2.228      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|ack_refresh_request                                                                       ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.217      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[5]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 2.228      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[10]                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.215      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[14]                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.222      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[7]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.217      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.000000001                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.214      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.101                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 2.219      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[2]                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 2.216      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[1]                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 2.216      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_address[21]                              ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 2.227      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_data[4]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 2.228      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000010                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.017     ; 2.211      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.010000000                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.217      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[2]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 2.219      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.011                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 2.219      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.101                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 2.219      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[1]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.221      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.001000000                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.217      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[0]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.221      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_next.010000000                                                                          ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.217      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[2]                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 2.219      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[1]                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 2.219      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_count[0]                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 2.216      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.000                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.221      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.111                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 2.219      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.001                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.221      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.010                                                                               ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.221      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000100000                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 2.217      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[0]                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.218      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[0]                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.218      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[15]                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 2.227      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[15]                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.224      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[9]                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.224      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.000                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.221      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_count[0]                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 2.219      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.111                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.221      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_next.010                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 2.221      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[4]                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 2.227      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[4]                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 2.227      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[5]                             ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.224      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|master_writedata[14]                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.222      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|master_writedata[14]                            ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 2.222      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[0]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.225      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_addr[11]                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.225      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[3]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.225      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[4]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.210      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[5]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.210      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[8]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.225      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[9]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.225      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[10]                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.225      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_addr[11]                                                                                ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 2.225      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_dqm[0]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.210      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_dqm[1]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.210      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_cmd[3]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 2.216      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_cmd[3]                                                                                  ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 2.219      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_bank[0]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.210      ;
; 2.076 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_bank[1]                                                                                 ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.210      ;
; 2.077 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000010000                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.219      ;
; 2.077 ; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out      ; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000001000                                                                         ; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.219      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg5 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg6 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg7 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg8 ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                                                      ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg0                            ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg1                            ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg2                            ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg3                            ;
; 2.620 ; 5.000        ; 2.380          ; High Pulse Width ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4                            ;
; 2.620 ; 5.000        ; 2.380          ; Low Pulse Width  ; unew|altpll_component|pll|clk[2] ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~porta_address_reg4                            ;
+-------+--------------+----------------+------------------+----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg1    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg1    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg2    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg2    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg3    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_address_reg3    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg1     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg1     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg2     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg2     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg3     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg3     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg4     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg4     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg5     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg5     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg6     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg6     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg7     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_datain_reg7     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg0    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg1    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg1    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg2    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg2    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg3    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a0~portb_address_reg3    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a1                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a1                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a1~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a1~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a2                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a2                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a2~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a2~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a3                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a3                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a3~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a3~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a4                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a4                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a4~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a4~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a5                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a5                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a5~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a5~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a6                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a6                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a6~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a6~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a7                       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a7                       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a7~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_r1m:auto_generated|altsyncram_2781:altsyncram2|ram_block3a7~porta_memory_reg0     ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2                    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2                    ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_s1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_q1m:auto_generated|altsyncram_c981:altsyncram2|ram_block3a0                                    ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; unew|altpll_component|pll|clk[1] ; Rise       ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|altshift_taps:sign_dffe11_rtl_0|shift_taps_q1m:auto_generated|altsyncram_c981:altsyncram2|ram_block3a0                                    ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'unew|altpll_component|pll|clk[0]'                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                          ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl   ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode    ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode    ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP         ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP         ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl|clk           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_AccelHasControl|clk           ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk             ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamHasControl|clk             ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_CamNOP|clk                    ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk               ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadCamMode|clk               ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_LoadNiosMode|clk              ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk            ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosHasControl|clk            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; sdramArbiter0|Current_State.State_NiosNOP|clk                   ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                    ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|inclk[0]                    ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                      ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; unew|altpll_component|pll|clk[0] ; Rise       ; unew|altpll_component|_clk0~clkctrl|outclk                      ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; 3.270 ; 3.270 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; 3.270 ; 3.270 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 0.244 ; 0.244 ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 0.244 ; 0.244 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 6.663 ; 6.663 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  SW[17]      ; CLOCK_50   ; 6.663 ; 6.663 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.707 ; 4.707 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.618 ; 4.618 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.308 ; 4.308 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.707 ; 4.707 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.485 ; 4.485 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.403 ; 4.403 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.526 ; 4.526 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.308 ; 4.308 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.156 ; 4.156 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.352 ; 4.352 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.468 ; 4.468 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.100 ; 4.100 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.368 ; 4.368 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.153 ; 4.153 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.634 ; 4.634 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.974 ; 3.974 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.178 ; 4.178 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.234 ; 1.234 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 0.835 ; 0.835 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.053 ; 1.053 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.116 ; 1.116 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.940 ; 0.940 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.838 ; 0.838 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.943 ; 0.943 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.844 ; 0.844 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.956 ; 0.956 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.831 ; 0.831 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.869 ; 0.869 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.868 ; 0.868 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.234 ; 1.234 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.847 ; 0.847 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.863 ; 0.863 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.863 ; 0.863 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 0.817 ; 0.817 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; -2.060 ; -2.060 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; -2.060 ; -2.060 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 0.398  ; 0.398  ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 0.398  ; 0.398  ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; -6.539 ; -6.539 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  SW[17]      ; CLOCK_50   ; -6.539 ; -6.539 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.504 ; -3.504 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.787 ; -3.787 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.765 ; -3.765 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.985 ; -3.985 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.646 ; -3.646 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.697 ; -3.697 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.539 ; -3.539 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.770 ; -3.770 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.718 ; -3.718 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.970 ; -3.970 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.616 ; -3.616 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.728 ; -3.728 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.750 ; -3.750 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.747 ; -3.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.516 ; -3.516 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.504 ; -3.504 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.711 ; -0.711 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.718 ; -0.718 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.770 ; -0.770 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.711 ; -0.711 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.748 ; -0.748 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.743 ; -0.743 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.743 ; -0.743 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.731 ; -0.731 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 5.330  ; 5.330  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 5.330  ; 5.330  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 3.981  ; 3.981  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 4.935  ; 4.935  ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 5.564  ; 5.564  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 0.457  ; 0.457  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 0.304  ; 0.304  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 0.414  ; 0.414  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 0.428  ; 0.428  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 0.430  ; 0.430  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 0.144  ; 0.144  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 0.067  ; 0.067  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 0.399  ; 0.399  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 0.457  ; 0.457  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 0.368  ; 0.368  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 0.396  ; 0.396  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 0.343  ; 0.343  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 0.294  ; 0.294  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 0.562  ; 0.562  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 0.582  ; 0.582  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 0.510  ; 0.510  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 0.617  ; 0.617  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 0.848  ; 0.848  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 0.438  ; 0.438  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 0.809  ; 0.809  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 0.540  ; 0.540  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.103  ; 4.103  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.103  ; 4.103  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.100  ; 4.100  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.823  ; 3.823  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.814  ; 3.814  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 3.956  ; 3.956  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 3.905  ; 3.905  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.916  ; 3.916  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.811  ; 3.811  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 3.940  ; 3.940  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 3.789  ; 3.789  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 3.784  ; 3.784  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.821  ; 3.821  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 3.677  ; 3.677  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.845  ; 3.845  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.626  ; 3.626  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 3.542  ; 3.542  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.699  ; 3.699  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 3.679  ; 3.679  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.704  ; 3.704  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.602  ; 2.602  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.576  ; 2.576  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.563  ; 2.563  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.580  ; 2.580  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.602  ; 2.602  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.386  ; 2.386  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.445  ; 2.445  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.432  ; 2.432  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.401  ; 2.401  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.335  ; 2.335  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.445  ; 2.445  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.349  ; 2.349  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.390  ; 2.390  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.357  ; 2.357  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.357  ; 2.357  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.347  ; 2.347  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.335  ; 2.335  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 4.051  ; 4.051  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 4.356  ; 4.356  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 3.942  ; 3.942  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 4.835  ; 4.835  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.300  ; 3.300  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.222  ; 3.222  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.157  ; 3.157  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.180  ; 3.180  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.300  ; 3.300  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.827  ; 2.827  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.752  ; 2.752  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.151  ; 3.151  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.198  ; 3.198  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.233  ; 3.233  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.148  ; 3.148  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.251  ; 3.251  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.250  ; 3.250  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.022  ; 3.022  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.034  ; 3.034  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.361  ; 3.361  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.396  ; 3.396  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.837  ; 4.837  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.713  ; 4.713  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.468  ; 4.468  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 4.443  ; 4.443  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.307  ; 4.307  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.307  ; 4.307  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 4.837  ; 4.837  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.538  ; 4.538  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.623  ; 4.623  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.511  ; 4.511  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.316  ; 4.316  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.485  ; 4.485  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 4.389  ; 4.389  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.423  ; 4.423  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.883  ; 3.883  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.155  ; 4.155  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.358  ; 4.358  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 3.951  ; 3.951  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.361  ; 3.361  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 3.912  ; 3.912  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.385  ; 3.385  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 3.981  ; 3.981  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 5.330  ; 5.330  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 3.981  ; 3.981  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 4.935  ; 4.935  ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 5.564  ; 5.564  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.397 ; -0.397 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.207 ; -0.207 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.213 ; -0.213 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.175 ; -0.175 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.206 ; -0.206 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.227 ; -0.227 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.304 ; -0.304 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.234 ; -0.234 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.179 ; -0.179 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -0.249 ; -0.249 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -0.242 ; -0.242 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.364 ; -0.364 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -0.397 ; -0.397 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; -0.192 ; -0.192 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; -0.012 ; -0.012 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; -0.238 ; -0.238 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; -0.060 ; -0.060 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; -0.077 ; -0.077 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; -0.498 ; -0.498 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; -0.117 ; -0.117 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; -0.339 ; -0.339 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.792  ; 2.792  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.150  ; 3.150  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.128  ; 3.128  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.079  ; 3.079  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.355  ; 3.355  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 2.886  ; 2.886  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 2.967  ; 2.967  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.038  ; 3.038  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.141  ; 3.141  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 2.994  ; 2.994  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 2.810  ; 2.810  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 2.996  ; 2.996  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.243  ; 3.243  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 2.848  ; 2.848  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 2.792  ; 2.792  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.065  ; 3.065  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 2.958  ; 2.958  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.574  ; 3.574  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.335  ; 2.335  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.576  ; 2.576  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.563  ; 2.563  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.580  ; 2.580  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.602  ; 2.602  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.386  ; 2.386  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.445  ; 2.445  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.432  ; 2.432  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.401  ; 2.401  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.335  ; 2.335  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.445  ; 2.445  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.349  ; 2.349  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.390  ; 2.390  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.357  ; 2.357  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.357  ; 2.357  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.347  ; 2.347  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.335  ; 2.335  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 2.993  ; 2.993  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.246  ; 3.246  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 2.877  ; 2.877  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.505  ; 2.505  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.982  ; 2.982  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.963  ; 2.963  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.005  ; 3.005  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.688  ; 2.688  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.660  ; 2.660  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.511  ; 2.511  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.584  ; 2.584  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.645  ; 2.645  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.709  ; 2.709  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.645  ; 2.645  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.819  ; 2.819  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.505  ; 2.505  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.425  ; 2.425  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.422  ; 2.422  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.185  ; 3.185  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.977  ; 2.977  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.585  ; 2.585  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.803  ; 2.803  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.861  ; 2.861  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.728  ; 2.728  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.721  ; 2.721  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.837  ; 2.837  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.841  ; 2.841  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.904  ; 2.904  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.825  ; 2.825  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.852  ; 2.852  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.763  ; 2.763  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.743  ; 2.743  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.904  ; 2.904  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.597  ; 2.597  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.782  ; 2.782  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.585  ; 2.585  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.444  ; 2.444  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.110  ; 3.110  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.314  ; 2.314  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.013  ; 3.013  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------+
; Output Enable Times                                                                      ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.353 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.472 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.373 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.373 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.353 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.461 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.461 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.461 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.564 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.616 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.616 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.616 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.616 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.719 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.719 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.709 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.788 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.857 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.013 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.043 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.043 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.018 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.018 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.018 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.018 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.037 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.007 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.037 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.037 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.012 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.012 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.022 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.022 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.857 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+--------------+------------+-------+------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.992 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.111 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.012 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.012 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.992 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.100 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.100 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.100 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.203 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.255 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.255 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.255 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.255 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.358 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.358 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.348 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.427 ;      ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.515 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.671 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.701 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.701 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.676 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.676 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.676 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.676 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.695 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.665 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.695 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.695 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.670 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.670 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.680 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.680 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.515 ;      ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                              ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 4.353     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 4.472     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 4.373     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.373     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.353     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.461     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.461     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.461     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.564     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.616     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.616     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.616     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.616     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.719     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.719     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.709     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 4.788     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.857     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.013     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.043     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.043     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.018     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.018     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.018     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.018     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.037     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.007     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.037     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.037     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.012     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.012     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.022     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.022     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.857     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                      ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-----------+-----------+------------+----------------------------------+
; SRAM_DQ[*]   ; CLOCK_50   ; 2.992     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.111     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.012     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.012     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 2.992     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.100     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.100     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.100     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.203     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.255     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.255     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.255     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.255     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.358     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.358     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.348     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.427     ;           ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.515     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.671     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.701     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.701     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.676     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.676     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.676     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.676     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.695     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.665     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.695     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.695     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.670     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.670     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.680     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.680     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.515     ;           ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-----------+-----------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Clock                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; 0.641  ; 0.215 ; -0.004   ; 0.839   ; 2.620               ;
;  CLOCK_50                         ; 14.310 ; 0.215 ; 15.114   ; 0.839   ; 9.000               ;
;  altera_reserved_tck              ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  unew|altpll_component|pll|clk[0] ; 4.618  ; 0.215 ; N/A      ; N/A     ; 4.000               ;
;  unew|altpll_component|pll|clk[1] ; 0.641  ; 0.215 ; 1.215    ; 1.096   ; 2.873               ;
;  unew|altpll_component|pll|clk[2] ; 2.004  ; 0.215 ; -0.004   ; 2.019   ; 2.620               ;
; Design-wide TNS                   ; 0.0    ; 0.0   ; -0.014   ; 0.0     ; 0.0                 ;
;  CLOCK_50                         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  unew|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  unew|altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  unew|altpll_component|pll|clk[2] ; 0.000  ; 0.000 ; -0.014   ; 0.000   ; 0.000               ;
+-----------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; 6.459 ; 6.459 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; 6.459 ; 6.459 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 1.221 ; 1.221 ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 1.221 ; 1.221 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 9.160 ; 9.160 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  SW[17]      ; CLOCK_50   ; 9.160 ; 9.160 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 8.311 ; 8.311 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 8.204 ; 8.204 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.568 ; 7.568 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 8.311 ; 8.311 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.848 ; 7.848 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.775 ; 7.775 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.158 ; 8.158 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.668 ; 7.668 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.319 ; 7.319 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.712 ; 7.712 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.912 ; 7.912 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.145 ; 7.145 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.741 ; 7.741 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.271 ; 7.271 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 8.290 ; 8.290 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.909 ; 6.909 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.338 ; 7.338 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.210 ; 2.210 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.406 ; 1.406 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.806 ; 1.806 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.013 ; 2.013 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.665 ; 1.665 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.409 ; 1.409 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.668 ; 1.668 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.447 ; 1.447 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.612 ; 1.612 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.401 ; 1.401 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.471 ; 1.471 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.469 ; 1.469 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.210 ; 2.210 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.417 ; 1.417 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.465 ; 1.465 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.465 ; 1.465 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.147 ; 1.147 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; KEY[*]       ; CLOCK_50   ; -2.060 ; -2.060 ; Rise       ; CLOCK_50                         ;
;  KEY[1]      ; CLOCK_50   ; -2.060 ; -2.060 ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; 0.398  ; 0.398  ; Rise       ; CLOCK_50                         ;
;  SW[0]       ; CLOCK_50   ; 0.398  ; 0.398  ; Rise       ; CLOCK_50                         ;
; SW[*]        ; CLOCK_50   ; -6.539 ; -6.539 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  SW[17]      ; CLOCK_50   ; -6.539 ; -6.539 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -3.504 ; -3.504 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -3.787 ; -3.787 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -3.765 ; -3.765 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -3.985 ; -3.985 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -3.646 ; -3.646 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -3.697 ; -3.697 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -3.539 ; -3.539 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -3.770 ; -3.770 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -3.718 ; -3.718 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -3.970 ; -3.970 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -3.616 ; -3.616 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -3.728 ; -3.728 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -3.750 ; -3.750 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -3.747 ; -3.747 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -3.516 ; -3.516 ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -3.504 ; -3.504 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.711 ; -0.711 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.715 ; -0.715 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -0.773 ; -0.773 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.718 ; -0.718 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -0.746 ; -0.746 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -0.724 ; -0.724 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -0.770 ; -0.770 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.711 ; -0.711 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -0.749 ; -0.749 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -0.748 ; -0.748 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -0.755 ; -0.755 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -0.727 ; -0.727 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.743 ; -0.743 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -0.743 ; -0.743 ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.731 ; -0.731 ; Rise       ; unew|altpll_component|pll|clk[2] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 10.309 ; 10.309 ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 10.309 ; 10.309 ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 7.178  ; 7.178  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 9.737  ; 9.737  ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 10.579 ; 10.579 ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.221  ; 4.221  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.849  ; 3.849  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.140  ; 4.140  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.157  ; 4.157  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.148  ; 4.148  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.503  ; 3.503  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.410  ; 3.410  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.105  ; 4.105  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.221  ; 4.221  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.023  ; 4.023  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.094  ; 4.094  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.975  ; 3.975  ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.946  ; 3.946  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 4.387  ; 4.387  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 4.408  ; 4.408  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.331  ; 4.331  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.132 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 4.476  ; 4.476  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 5.127  ; 5.127  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.221  ; 4.221  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 5.085  ; 5.085  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.368  ; 4.368  ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.132 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 8.430  ; 8.430  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 8.428  ; 8.428  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 8.430  ; 8.430  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 7.831  ; 7.831  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.851  ; 7.851  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 8.151  ; 8.151  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 8.004  ; 8.004  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 8.036  ; 8.036  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.824  ; 7.824  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 8.133  ; 8.133  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.799  ; 7.799  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 7.770  ; 7.770  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 7.875  ; 7.875  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 7.580  ; 7.580  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.866  ; 7.866  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 7.490  ; 7.490  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 7.288  ; 7.288  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 7.579  ; 7.579  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 7.549  ; 7.549  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 7.605  ; 7.605  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.154  ; 5.154  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.122  ; 5.122  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.088  ; 5.088  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.112  ; 5.112  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.154  ; 5.154  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.765  ; 4.765  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.859  ; 4.859  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.842  ; 4.842  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.795  ; 4.795  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.597  ; 4.597  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.834  ; 4.834  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.620  ; 4.620  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.709  ; 4.709  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.648  ; 4.648  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.650  ; 4.650  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.635  ; 4.635  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.616  ; 4.616  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 8.307  ; 8.307  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 8.890  ; 8.890  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 8.041  ; 8.041  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 10.088 ; 10.088 ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.909  ; 6.909  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.797  ; 6.797  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.634  ; 6.634  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.684  ; 6.684  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.909  ; 6.909  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.845  ; 5.845  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.754  ; 5.754  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 6.633  ; 6.633  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 6.708  ; 6.708  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 6.803  ; 6.803  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 6.622  ; 6.622  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.786  ; 6.786  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 6.845  ; 6.845  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 6.262  ; 6.262  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 6.247  ; 6.247  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 7.048  ; 7.048  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 7.074  ; 7.074  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 9.748  ; 9.748  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 9.561  ; 9.561  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 9.059  ; 9.059  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 9.007  ; 9.007  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 8.751  ; 8.751  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 8.752  ; 8.752  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 9.748  ; 9.748  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 9.263  ; 9.263  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 9.376  ; 9.376  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 9.223  ; 9.223  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 8.750  ; 8.750  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 9.090  ; 9.090  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 9.100  ; 9.100  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 9.026  ; 9.026  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 7.914  ; 7.914  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 8.602  ; 8.602  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 8.879  ; 8.879  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 8.071  ; 8.071  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 7.074  ; 7.074  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 8.029  ; 8.029  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 7.084  ; 7.084  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; GPIO_1[*]      ; CLOCK_50   ; 3.981  ; 3.981  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[16]    ; CLOCK_50   ; 5.330  ; 5.330  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[17]    ; CLOCK_50   ; 3.981  ; 3.981  ; Rise       ; CLOCK_50                         ;
;  GPIO_1[24]    ; CLOCK_50   ; 4.935  ; 4.935  ; Rise       ; CLOCK_50                         ;
; VGA_CLK        ; CLOCK_50   ; 5.564  ; 5.564  ; Rise       ; CLOCK_50                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.397 ; -0.397 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.207 ; -0.207 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.213 ; -0.213 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.175 ; -0.175 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.206 ; -0.206 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.227 ; -0.227 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.304 ; -0.304 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.234 ; -0.234 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.179 ; -0.179 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -0.249 ; -0.249 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -0.242 ; -0.242 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.364 ; -0.364 ; Rise       ; unew|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -0.397 ; -0.397 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; -0.192 ; -0.192 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; -0.012 ; -0.012 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; -0.238 ; -0.238 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -2.846 ;        ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; -0.060 ; -0.060 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; -0.077 ; -0.077 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; -0.498 ; -0.498 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; -0.117 ; -0.117 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; -0.339 ; -0.339 ; Rise       ; unew|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -2.846 ; Fall       ; unew|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 2.792  ; 2.792  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 3.150  ; 3.150  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 3.128  ; 3.128  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 3.079  ; 3.079  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.355  ; 3.355  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 2.886  ; 2.886  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 2.967  ; 2.967  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 3.038  ; 3.038  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.141  ; 3.141  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 2.994  ; 2.994  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 2.810  ; 2.810  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 2.996  ; 2.996  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.243  ; 3.243  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 2.892  ; 2.892  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 2.910  ; 2.910  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 2.848  ; 2.848  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 2.792  ; 2.792  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.065  ; 3.065  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 2.958  ; 2.958  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_CE_N      ; CLOCK_50   ; 3.574  ; 3.574  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.335  ; 2.335  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 2.576  ; 2.576  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 2.563  ; 2.563  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 2.580  ; 2.580  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 2.602  ; 2.602  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 2.386  ; 2.386  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 2.445  ; 2.445  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 2.432  ; 2.432  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 2.401  ; 2.401  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.335  ; 2.335  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 2.445  ; 2.445  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 2.349  ; 2.349  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 2.390  ; 2.390  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 2.357  ; 2.357  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 2.357  ; 2.357  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 2.347  ; 2.347  ; Rise       ; unew|altpll_component|pll|clk[1] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.335  ; 2.335  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_LB_N      ; CLOCK_50   ; 2.993  ; 2.993  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_OE_N      ; CLOCK_50   ; 3.246  ; 3.246  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_UB_N      ; CLOCK_50   ; 2.877  ; 2.877  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.474  ; 3.474  ; Rise       ; unew|altpll_component|pll|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.505  ; 2.505  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.982  ; 2.982  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.963  ; 2.963  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.005  ; 3.005  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.688  ; 2.688  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.660  ; 2.660  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.511  ; 2.511  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.584  ; 2.584  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.645  ; 2.645  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.709  ; 2.709  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.645  ; 2.645  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.819  ; 2.819  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.505  ; 2.505  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.425  ; 2.425  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.422  ; 2.422  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.185  ; 3.185  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.977  ; 2.977  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.585  ; 2.585  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.803  ; 2.803  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.893  ; 2.893  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.861  ; 2.861  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.728  ; 2.728  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.721  ; 2.721  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.837  ; 2.837  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.841  ; 2.841  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.904  ; 2.904  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.825  ; 2.825  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.852  ; 2.852  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.763  ; 2.763  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.743  ; 2.743  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.904  ; 2.904  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.597  ; 2.597  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.782  ; 2.782  ; Rise       ; unew|altpll_component|pll|clk[2] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.585  ; 2.585  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.444  ; 2.444  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.110  ; 3.110  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.314  ; 2.314  ; Rise       ; unew|altpll_component|pll|clk[2] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.013  ; 3.013  ; Rise       ; unew|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 8.016 ;    ;    ; 8.016 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RXD   ; UART_TXD    ; 4.670 ;    ;    ; 4.670 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 3428     ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 14       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 548299   ; 64       ; 224      ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 35       ; 0        ; 0        ; 0        ;
; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 282      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 83       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 44864    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 3428     ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[0] ; unew|altpll_component|pll|clk[0] ; 14       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[0] ; 7        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 548299   ; 64       ; 224      ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[1] ; 35       ; 0        ; 0        ; 0        ;
; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 282      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 83       ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 44864    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 520      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 7262     ; 0        ; 32       ; 0        ;
; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 504      ; 0        ; 4        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 284      ; 60       ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLOCK_50                         ; CLOCK_50                         ; 520      ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[1] ; 7262     ; 0        ; 32       ; 0        ;
; CLOCK_50                         ; unew|altpll_component|pll|clk[2] ; 504      ; 0        ; 4        ; 0        ;
; unew|altpll_component|pll|clk[1] ; unew|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; unew|altpll_component|pll|clk[2] ; unew|altpll_component|pll|clk[2] ; 284      ; 60       ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 54    ; 54   ;
; Unconstrained Input Port Paths  ; 195   ; 195  ;
; Unconstrained Output Ports      ; 198   ; 198  ;
; Unconstrained Output Port Paths ; 956   ; 956  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Mon May 20 00:58:39 2013
Info: Command: quartus_sta niosControl3CamOnly -c DE2_D5M
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity dcfifo_m2o1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'DE2_D5M.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[0]} {unew|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[1]} {unew|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[2]} {unew|altpll_component|pll|clk[2]}
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[1] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 0.641
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.641         0.000 unew|altpll_component|pll|clk[1] 
    Info:     2.004         0.000 unew|altpll_component|pll|clk[2] 
    Info:     4.618         0.000 unew|altpll_component|pll|clk[0] 
    Info:    14.310         0.000 CLOCK_50 
Info: Worst-case hold slack is 0.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.391         0.000 CLOCK_50 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[0] 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[1] 
    Info:     0.391         0.000 unew|altpll_component|pll|clk[2] 
Critical Warning: Timing requirements not met
Info: Worst-case recovery slack is -0.004
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.004        -0.014 unew|altpll_component|pll|clk[2] 
    Info:     1.215         0.000 unew|altpll_component|pll|clk[1] 
    Info:    15.114         0.000 CLOCK_50 
Info: Worst-case removal slack is 1.313
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.313         0.000 CLOCK_50 
    Info:     1.987         0.000 unew|altpll_component|pll|clk[1] 
    Info:     3.595         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case minimum pulse width slack is 2.620
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.620         0.000 unew|altpll_component|pll|clk[2] 
    Info:     2.873         0.000 unew|altpll_component|pll|clk[1] 
    Info:     4.000         0.000 unew|altpll_component|pll|clk[0] 
    Info:     9.000         0.000 CLOCK_50 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[1] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 3.770
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.770         0.000 unew|altpll_component|pll|clk[1] 
    Info:     5.570         0.000 unew|altpll_component|pll|clk[2] 
    Info:     5.872         0.000 unew|altpll_component|pll|clk[0] 
    Info:    17.466         0.000 CLOCK_50 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 CLOCK_50 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[0] 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[1] 
    Info:     0.215         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case recovery slack is 1.804
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.804         0.000 unew|altpll_component|pll|clk[2] 
    Info:     2.820         0.000 unew|altpll_component|pll|clk[1] 
    Info:    17.541         0.000 CLOCK_50 
Info: Worst-case removal slack is 0.839
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.839         0.000 CLOCK_50 
    Info:     1.096         0.000 unew|altpll_component|pll|clk[1] 
    Info:     2.019         0.000 unew|altpll_component|pll|clk[2] 
Info: Worst-case minimum pulse width slack is 2.620
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.620         0.000 unew|altpll_component|pll|clk[2] 
    Info:     2.873         0.000 unew|altpll_component|pll|clk[1] 
    Info:     4.000         0.000 unew|altpll_component|pll|clk[0] 
    Info:     9.000         0.000 CLOCK_50 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 605 megabytes
    Info: Processing ended: Mon May 20 00:59:11 2013
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:16


