<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Gowin\Gowin_V1.9.9.03_Education_x64\Project\ae350_demo\impl\gwsynthesis\ae350_demo.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Gowin\Gowin_V1.9.9.03_Education_x64\Project\ae350_demo\src\ae350_demo.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Gowin\Gowin_V1.9.9.03_Education_x64\Project\ae350_demo\src\ae350_demo.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jun 25 12:12:57 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Slow 0.855V 0C C2</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>12702</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>17011</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>8</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>ae350_apb_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT3 </td>
</tr>
<tr>
<td>2</td>
<td>clk50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK </td>
</tr>
<tr>
<td>3</td>
<td>flash_sysclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_in u_RiscV_AE350_SOC_Top/n250_3 </td>
</tr>
<tr>
<td>4</td>
<td>ddr3_sysclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>5</td>
<td>ddr3_clkin</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>6</td>
<td>ddr3_memory_clk</td>
<td>Base</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>7</td>
<td>ae350_ahb_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>8</td>
<td>ae350_ddr_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>9</td>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I </td>
</tr>
<tr>
<td>10</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>1.250</td>
<td>800.000
<td>0.000</td>
<td>0.625</td>
<td>CLK_ibuf/I</td>
<td>clk50m</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>11</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td>CLK_ibuf/I</td>
<td>clk50m</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk50m</td>
<td>50.000(MHz)</td>
<td>357.015(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>ddr3_sysclk</td>
<td>100.000(MHz)</td>
<td>142.649(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ddr3_clkin</td>
<td>50.000(MHz)</td>
<td>277.354(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>ddr3_memory_clk</td>
<td>200.000(MHz)</td>
<td>2338.895(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>ae350_ahb_clk</td>
<td>100.000(MHz)</td>
<td>100.608(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>ae350_ddr_clk</td>
<td>50.000(MHz)</td>
<td>120.609(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>10.000(MHz)</td>
<td>320.204(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ae350_apb_clk!</h4>
<h4>No timing paths to get frequency of flash_sysclk!</h4>
<h4>No timing paths to get frequency of u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I!</h4>
<h4>No timing paths to get frequency of u_Gowin_PLL_AE350/PLL_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>ae350_apb_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_apb_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>flash_sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>flash_sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_clkin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_clkin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_memory_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_memory_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_ahb_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_ahb_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_ddr_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_ddr_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/I</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.061</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>9.685</td>
</tr>
<tr>
<td>2</td>
<td>0.061</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>9.685</td>
</tr>
<tr>
<td>3</td>
<td>0.071</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1/D</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.008</td>
<td>9.870</td>
</tr>
<tr>
<td>4</td>
<td>0.073</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1/D</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>9.870</td>
</tr>
<tr>
<td>5</td>
<td>0.094</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_0_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.057</td>
<td>9.600</td>
</tr>
<tr>
<td>6</td>
<td>0.094</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.057</td>
<td>9.600</td>
</tr>
<tr>
<td>7</td>
<td>0.130</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>9.612</td>
</tr>
<tr>
<td>8</td>
<td>0.130</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>9.612</td>
</tr>
<tr>
<td>9</td>
<td>0.130</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>9.612</td>
</tr>
<tr>
<td>10</td>
<td>0.130</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>9.612</td>
</tr>
<tr>
<td>11</td>
<td>0.132</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.008</td>
<td>9.612</td>
</tr>
<tr>
<td>12</td>
<td>0.151</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/empty_s0/D</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.029</td>
<td>9.774</td>
</tr>
<tr>
<td>13</td>
<td>0.229</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1/D</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>9.710</td>
</tr>
<tr>
<td>14</td>
<td>0.229</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1/D</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>9.710</td>
</tr>
<tr>
<td>15</td>
<td>0.231</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1/D</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.006</td>
<td>9.713</td>
</tr>
<tr>
<td>16</td>
<td>0.239</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[13]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_3_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.039</td>
<td>9.552</td>
</tr>
<tr>
<td>17</td>
<td>0.239</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[13]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_18_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.039</td>
<td>9.552</td>
</tr>
<tr>
<td>18</td>
<td>0.280</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1/D</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.057</td>
<td>9.612</td>
</tr>
<tr>
<td>19</td>
<td>0.287</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1/D</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>9.653</td>
</tr>
<tr>
<td>20</td>
<td>0.293</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[13]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_23_s1/D</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.031</td>
<td>9.687</td>
</tr>
<tr>
<td>21</td>
<td>0.295</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1/D</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>9.645</td>
</tr>
<tr>
<td>22</td>
<td>0.321</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[13]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_16_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.025</td>
<td>9.455</td>
</tr>
<tr>
<td>23</td>
<td>0.321</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[13]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_17_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.025</td>
<td>9.455</td>
</tr>
<tr>
<td>24</td>
<td>0.321</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[13]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_20_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.025</td>
<td>9.455</td>
</tr>
<tr>
<td>25</td>
<td>0.238</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0/D</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[F]</td>
<td>5.000</td>
<td>0.362</td>
<td>4.393</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.205</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_44_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s/DI[2]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>2</td>
<td>0.205</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_4_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[4]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>3</td>
<td>0.209</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_25_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_0_s/DI[9]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.237</td>
</tr>
<tr>
<td>4</td>
<td>0.209</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_52_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/DI[16]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.237</td>
</tr>
<tr>
<td>5</td>
<td>0.209</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_47_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/DI[11]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.237</td>
</tr>
<tr>
<td>6</td>
<td>0.209</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_14_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[14]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.237</td>
</tr>
<tr>
<td>7</td>
<td>0.209</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_11_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[11]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.237</td>
</tr>
<tr>
<td>8</td>
<td>0.209</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_42_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[10]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.237</td>
</tr>
<tr>
<td>9</td>
<td>0.209</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_41_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[9]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.237</td>
</tr>
<tr>
<td>10</td>
<td>0.212</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/ADB[5]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.242</td>
</tr>
<tr>
<td>11</td>
<td>0.216</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_18_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_0_s/DI[2]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.243</td>
</tr>
<tr>
<td>12</td>
<td>0.216</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_8_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[8]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.243</td>
</tr>
<tr>
<td>13</td>
<td>0.216</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_40_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[8]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.243</td>
</tr>
<tr>
<td>14</td>
<td>0.216</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_39_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[7]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.243</td>
</tr>
<tr>
<td>15</td>
<td>0.216</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_35_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[3]</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.243</td>
</tr>
<tr>
<td>16</td>
<td>0.216</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_37_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/DI[1]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.243</td>
</tr>
<tr>
<td>17</td>
<td>0.225</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_76_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s/DI[4]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>0.245</td>
</tr>
<tr>
<td>18</td>
<td>0.257</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_69_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s/DI[15]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.285</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>led_sw/led_reg_s0/Q</td>
<td>led_sw/led_reg_s0/D</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk:[R]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/ahbr_start_s4/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/ahbr_start_s4/D</td>
<td>ae350_ddr_clk:[R]</td>
<td>ae350_ddr_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_4_s3/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_4_s3/D</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_6_s4/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_6_s4/D</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/col1_3_s1/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/col1_3_s1/D</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3/D</td>
<td>ddr3_clkin:[R]</td>
<td>ddr3_clkin:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_5_s3/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_5_s3/D</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.149</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_2_s/RESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.334</td>
<td>2.121</td>
</tr>
<tr>
<td>2</td>
<td>3.233</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.334</td>
<td>2.037</td>
</tr>
<tr>
<td>3</td>
<td>3.387</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_0_s/RESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.327</td>
<td>1.876</td>
</tr>
<tr>
<td>4</td>
<td>3.394</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wptr_5_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.297</td>
<td>1.625</td>
</tr>
<tr>
<td>5</td>
<td>3.394</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_4_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.297</td>
<td>1.625</td>
</tr>
<tr>
<td>6</td>
<td>3.403</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_0_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.306</td>
<td>1.625</td>
</tr>
<tr>
<td>7</td>
<td>3.403</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_1_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.306</td>
<td>1.625</td>
</tr>
<tr>
<td>8</td>
<td>3.457</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_1_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.346</td>
<td>1.611</td>
</tr>
<tr>
<td>9</td>
<td>3.457</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_2_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.346</td>
<td>1.611</td>
</tr>
<tr>
<td>10</td>
<td>3.457</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.346</td>
<td>1.611</td>
</tr>
<tr>
<td>11</td>
<td>3.484</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.327</td>
<td>1.779</td>
</tr>
<tr>
<td>12</td>
<td>3.584</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.299</td>
<td>1.437</td>
</tr>
<tr>
<td>13</td>
<td>3.587</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq2_rptr_0_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.303</td>
<td>1.437</td>
</tr>
<tr>
<td>14</td>
<td>3.587</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq2_rptr_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.303</td>
<td>1.437</td>
</tr>
<tr>
<td>15</td>
<td>3.589</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_5_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.297</td>
<td>1.430</td>
</tr>
<tr>
<td>16</td>
<td>3.632</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_1_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.353</td>
<td>1.443</td>
</tr>
<tr>
<td>17</td>
<td>3.632</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_2_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.353</td>
<td>1.443</td>
</tr>
<tr>
<td>18</td>
<td>3.632</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.353</td>
<td>1.443</td>
</tr>
<tr>
<td>19</td>
<td>3.662</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_2_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.350</td>
<td>1.410</td>
</tr>
<tr>
<td>20</td>
<td>3.662</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_4_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.350</td>
<td>1.410</td>
</tr>
<tr>
<td>21</td>
<td>3.723</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.334</td>
<td>1.547</td>
</tr>
<tr>
<td>22</td>
<td>3.806</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Empty_s0/PRESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.359</td>
<td>1.275</td>
</tr>
<tr>
<td>23</td>
<td>3.806</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_0_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.359</td>
<td>1.275</td>
</tr>
<tr>
<td>24</td>
<td>3.806</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_4_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.359</td>
<td>1.275</td>
</tr>
<tr>
<td>25</td>
<td>3.806</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_5_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.359</td>
<td>1.275</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.398</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_112_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.339</td>
</tr>
<tr>
<td>2</td>
<td>0.403</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_98_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.343</td>
</tr>
<tr>
<td>3</td>
<td>0.403</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_102_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.343</td>
</tr>
<tr>
<td>4</td>
<td>0.403</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_105_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.343</td>
</tr>
<tr>
<td>5</td>
<td>0.403</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_107_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.343</td>
</tr>
<tr>
<td>6</td>
<td>0.403</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_108_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.343</td>
</tr>
<tr>
<td>7</td>
<td>0.403</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_117_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.343</td>
</tr>
<tr>
<td>8</td>
<td>0.515</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_125_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.451</td>
</tr>
<tr>
<td>9</td>
<td>0.519</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_116_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.451</td>
</tr>
<tr>
<td>10</td>
<td>0.519</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_118_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.451</td>
</tr>
<tr>
<td>11</td>
<td>0.519</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_120_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.451</td>
</tr>
<tr>
<td>12</td>
<td>0.519</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_121_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.451</td>
</tr>
<tr>
<td>13</td>
<td>0.519</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_124_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.451</td>
</tr>
<tr>
<td>14</td>
<td>0.519</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_126_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.451</td>
</tr>
<tr>
<td>15</td>
<td>0.519</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_15_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.451</td>
</tr>
<tr>
<td>16</td>
<td>0.618</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_115_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.549</td>
</tr>
<tr>
<td>17</td>
<td>0.618</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_122_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.549</td>
</tr>
<tr>
<td>18</td>
<td>0.620</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_114_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.547</td>
</tr>
<tr>
<td>19</td>
<td>0.620</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_18_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.547</td>
</tr>
<tr>
<td>20</td>
<td>0.630</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_0_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.570</td>
</tr>
<tr>
<td>21</td>
<td>0.630</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_5_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.570</td>
</tr>
<tr>
<td>22</td>
<td>0.630</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_10_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.570</td>
</tr>
<tr>
<td>23</td>
<td>0.630</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_11_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.570</td>
</tr>
<tr>
<td>24</td>
<td>0.630</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_12_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.570</td>
</tr>
<tr>
<td>25</td>
<td>0.630</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_13_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.570</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td>2</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
<tr>
<td>3</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s</td>
</tr>
<tr>
<td>6</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>7</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem4_mem4_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>2.846</td>
<td>3.708</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.915</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C125[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.652</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.907</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R59C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C128[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>12.257</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R59C128[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>12.808</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C132[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.118</td>
<td>3.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C132[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1/CLK</td>
</tr>
<tr>
<td>12.869</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C132[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.205, 43.418%; route: 5.174, 53.423%; tC2Q: 0.306, 3.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.118, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.915</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C125[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.652</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.907</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R59C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C128[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>12.257</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R59C128[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>12.808</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C132[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.118</td>
<td>3.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C132[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1/CLK</td>
</tr>
<tr>
<td>12.869</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C132[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.205, 43.418%; route: 5.174, 53.423%; tC2Q: 0.306, 3.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.118, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.915</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C125[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.652</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.907</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R59C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>12.530</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C132[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n502_s2/I2</td>
</tr>
<tr>
<td>12.993</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C132[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n502_s2/F</td>
</tr>
<tr>
<td>12.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C132[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.115</td>
<td>3.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C132[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1/CLK</td>
</tr>
<tr>
<td>13.064</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C132[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.437, 44.954%; route: 5.127, 51.945%; tC2Q: 0.306, 3.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.115, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.915</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C125[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.652</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.907</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R59C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>12.530</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C132[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_s4/I3</td>
</tr>
<tr>
<td>12.993</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R57C132[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n501_s4/F</td>
</tr>
<tr>
<td>12.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C132[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.118</td>
<td>3.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C132[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1/CLK</td>
</tr>
<tr>
<td>13.067</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C132[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.437, 44.954%; route: 5.127, 51.945%; tC2Q: 0.306, 3.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.118, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C125[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s6/I3</td>
</tr>
<tr>
<td>12.435</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R68C125[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s6/F</td>
</tr>
<tr>
<td>12.723</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C125[3][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.066</td>
<td>3.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_0_s1/CLK</td>
</tr>
<tr>
<td>12.817</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.942, 41.062%; route: 5.352, 55.750%; tC2Q: 0.306, 3.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.066, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>11.981</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C125[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s6/I3</td>
</tr>
<tr>
<td>12.435</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R68C125[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s6/F</td>
</tr>
<tr>
<td>12.723</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C125[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.066</td>
<td>3.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1/CLK</td>
</tr>
<tr>
<td>12.817</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.942, 41.062%; route: 5.352, 55.750%; tC2Q: 0.306, 3.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.066, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.915</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C125[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.652</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.907</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R59C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C128[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>12.257</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R59C128[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>12.735</td>
<td>0.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1/CLK</td>
</tr>
<tr>
<td>12.865</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C132[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.205, 43.747%; route: 5.101, 53.069%; tC2Q: 0.306, 3.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.915</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C125[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.652</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.907</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R59C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C128[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>12.257</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R59C128[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>12.735</td>
<td>0.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1/CLK</td>
</tr>
<tr>
<td>12.865</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C132[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.205, 43.747%; route: 5.101, 53.069%; tC2Q: 0.306, 3.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.915</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C125[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.652</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.907</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R59C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C128[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>12.257</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R59C128[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>12.735</td>
<td>0.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1/CLK</td>
</tr>
<tr>
<td>12.865</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C132[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.205, 43.747%; route: 5.101, 53.069%; tC2Q: 0.306, 3.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.915</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C125[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.652</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.907</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R59C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C128[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>12.257</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R59C128[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>12.735</td>
<td>0.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1/CLK</td>
</tr>
<tr>
<td>12.865</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C132[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.205, 43.747%; route: 5.101, 53.069%; tC2Q: 0.306, 3.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.866</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.915</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C125[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.652</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.907</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R59C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>12.026</td>
<td>0.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C128[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/I3</td>
</tr>
<tr>
<td>12.257</td>
<td>0.231</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R59C128[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s3/F</td>
</tr>
<tr>
<td>12.735</td>
<td>0.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C132[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.115</td>
<td>3.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C132[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1/CLK</td>
</tr>
<tr>
<td>12.866</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C132[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.205, 43.747%; route: 5.101, 53.069%; tC2Q: 0.306, 3.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.115, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.406</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.845</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C125[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/I0</td>
</tr>
<tr>
<td>6.076</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C125[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s10/F</td>
</tr>
<tr>
<td>6.078</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C125[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/I2</td>
</tr>
<tr>
<td>6.516</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R66C125[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_1_s8/F</td>
</tr>
<tr>
<td>7.672</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s1/I0</td>
</tr>
<tr>
<td>8.135</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/n332_s1/F</td>
</tr>
<tr>
<td>8.273</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C127[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s4/I0</td>
</tr>
<tr>
<td>8.736</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C127[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s4/F</td>
</tr>
<tr>
<td>8.738</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s2/I2</td>
</tr>
<tr>
<td>9.201</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s2/F</td>
</tr>
<tr>
<td>9.679</td>
<td>0.478</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s2/I0</td>
</tr>
<tr>
<td>10.133</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s2/F</td>
</tr>
<tr>
<td>11.005</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C126[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_s3/I2</td>
</tr>
<tr>
<td>11.459</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C126[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_bin_rd_ptr_2_s3/F</td>
</tr>
<tr>
<td>11.599</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s0/I1</td>
</tr>
<tr>
<td>12.079</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R65C127[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_1_s0/COUT</td>
</tr>
<tr>
<td>12.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R65C127[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s0/CIN</td>
</tr>
<tr>
<td>12.119</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R65C127[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_2_s0/COUT</td>
</tr>
<tr>
<td>12.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C127[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_s0/CIN</td>
</tr>
<tr>
<td>12.159</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C127[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_3_s0/COUT</td>
</tr>
<tr>
<td>12.159</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_s0/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_4_s0/COUT</td>
</tr>
<tr>
<td>12.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C127[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_s0/CIN</td>
</tr>
<tr>
<td>12.239</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C127[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_5_s0/COUT</td>
</tr>
<tr>
<td>12.239</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_s0/CIN</td>
</tr>
<tr>
<td>12.279</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/next_gray_rd_ptr_6_s0/COUT</td>
</tr>
<tr>
<td>12.642</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/n465_s1/I2</td>
</tr>
<tr>
<td>12.897</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R65C127[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/n465_s1/F</td>
</tr>
<tr>
<td>12.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C127[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.094</td>
<td>3.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/empty_s0/CLK</td>
</tr>
<tr>
<td>13.048</td>
<td>-0.046</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C127[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_txfifo/empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.588, 46.941%; route: 4.880, 49.928%; tC2Q: 0.306, 3.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.094, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.915</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C125[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.652</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.907</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R59C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>12.370</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C132[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_s2/I2</td>
</tr>
<tr>
<td>12.833</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C132[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n499_s2/F</td>
</tr>
<tr>
<td>12.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1/CLK</td>
</tr>
<tr>
<td>13.063</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C132[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.437, 45.695%; route: 4.967, 51.153%; tC2Q: 0.306, 3.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.915</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C125[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.652</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.907</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R59C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>12.370</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C132[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_s2/I3</td>
</tr>
<tr>
<td>12.833</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C132[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n496_s2/F</td>
</tr>
<tr>
<td>12.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1/CLK</td>
</tr>
<tr>
<td>13.063</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C132[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.437, 45.695%; route: 4.967, 51.153%; tC2Q: 0.306, 3.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.915</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C125[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.652</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.907</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R59C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C132[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n500_s2/I3</td>
</tr>
<tr>
<td>12.836</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R57C132[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n500_s2/F</td>
</tr>
<tr>
<td>12.836</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C132[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.118</td>
<td>3.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C132[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1/CLK</td>
</tr>
<tr>
<td>13.067</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C132[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.380, 45.094%; route: 5.027, 51.755%; tC2Q: 0.306, 3.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.118, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>249</td>
<td>-</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>3.809</td>
<td>0.749</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>-</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[13]</td>
</tr>
<tr>
<td>8.913</td>
<td>5.104</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R53C126[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/I0</td>
</tr>
<tr>
<td>9.389</td>
<td>0.476</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/COUT</td>
</tr>
<tr>
<td>9.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R53C127[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/CIN</td>
</tr>
<tr>
<td>9.429</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C127[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/COUT</td>
</tr>
<tr>
<td>9.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/CIN</td>
</tr>
<tr>
<td>9.469</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/COUT</td>
</tr>
<tr>
<td>9.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/CIN</td>
</tr>
<tr>
<td>9.509</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/COUT</td>
</tr>
<tr>
<td>9.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/CIN</td>
</tr>
<tr>
<td>9.549</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/COUT</td>
</tr>
<tr>
<td>9.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/CIN</td>
</tr>
<tr>
<td>9.589</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/COUT</td>
</tr>
<tr>
<td>9.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/CIN</td>
</tr>
<tr>
<td>9.629</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/COUT</td>
</tr>
<tr>
<td>9.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/CIN</td>
</tr>
<tr>
<td>9.669</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/COUT</td>
</tr>
<tr>
<td>9.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/CIN</td>
</tr>
<tr>
<td>9.709</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/COUT</td>
</tr>
<tr>
<td>9.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/CIN</td>
</tr>
<tr>
<td>9.749</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/COUT</td>
</tr>
<tr>
<td>9.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/CIN</td>
</tr>
<tr>
<td>9.789</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/COUT</td>
</tr>
<tr>
<td>9.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/CIN</td>
</tr>
<tr>
<td>9.829</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/COUT</td>
</tr>
<tr>
<td>9.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/CIN</td>
</tr>
<tr>
<td>9.869</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/COUT</td>
</tr>
<tr>
<td>9.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/CIN</td>
</tr>
<tr>
<td>9.909</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/COUT</td>
</tr>
<tr>
<td>9.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/CIN</td>
</tr>
<tr>
<td>9.949</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/COUT</td>
</tr>
<tr>
<td>9.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/CIN</td>
</tr>
<tr>
<td>9.989</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/COUT</td>
</tr>
<tr>
<td>9.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/CIN</td>
</tr>
<tr>
<td>10.029</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/COUT</td>
</tr>
<tr>
<td>10.029</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/CIN</td>
</tr>
<tr>
<td>10.069</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/COUT</td>
</tr>
<tr>
<td>10.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/CIN</td>
</tr>
<tr>
<td>10.109</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/COUT</td>
</tr>
<tr>
<td>10.875</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3/I0</td>
</tr>
<tr>
<td>11.329</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R56C130[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3/F</td>
</tr>
<tr>
<td>11.347</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/I2</td>
</tr>
<tr>
<td>11.712</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R56C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/F</td>
</tr>
<tr>
<td>12.612</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C127[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.099</td>
<td>3.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_3_s1/CLK</td>
</tr>
<tr>
<td>12.851</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.015, 21.096%; route: 6.788, 71.067%; tC2Q: 0.749, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.099, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.851</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>249</td>
<td>-</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>3.809</td>
<td>0.749</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>-</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[13]</td>
</tr>
<tr>
<td>8.913</td>
<td>5.104</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R53C126[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/I0</td>
</tr>
<tr>
<td>9.389</td>
<td>0.476</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/COUT</td>
</tr>
<tr>
<td>9.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R53C127[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/CIN</td>
</tr>
<tr>
<td>9.429</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C127[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/COUT</td>
</tr>
<tr>
<td>9.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/CIN</td>
</tr>
<tr>
<td>9.469</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/COUT</td>
</tr>
<tr>
<td>9.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/CIN</td>
</tr>
<tr>
<td>9.509</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/COUT</td>
</tr>
<tr>
<td>9.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/CIN</td>
</tr>
<tr>
<td>9.549</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/COUT</td>
</tr>
<tr>
<td>9.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/CIN</td>
</tr>
<tr>
<td>9.589</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/COUT</td>
</tr>
<tr>
<td>9.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/CIN</td>
</tr>
<tr>
<td>9.629</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/COUT</td>
</tr>
<tr>
<td>9.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/CIN</td>
</tr>
<tr>
<td>9.669</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/COUT</td>
</tr>
<tr>
<td>9.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/CIN</td>
</tr>
<tr>
<td>9.709</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/COUT</td>
</tr>
<tr>
<td>9.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/CIN</td>
</tr>
<tr>
<td>9.749</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/COUT</td>
</tr>
<tr>
<td>9.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/CIN</td>
</tr>
<tr>
<td>9.789</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/COUT</td>
</tr>
<tr>
<td>9.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/CIN</td>
</tr>
<tr>
<td>9.829</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/COUT</td>
</tr>
<tr>
<td>9.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/CIN</td>
</tr>
<tr>
<td>9.869</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/COUT</td>
</tr>
<tr>
<td>9.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/CIN</td>
</tr>
<tr>
<td>9.909</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/COUT</td>
</tr>
<tr>
<td>9.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/CIN</td>
</tr>
<tr>
<td>9.949</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/COUT</td>
</tr>
<tr>
<td>9.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/CIN</td>
</tr>
<tr>
<td>9.989</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/COUT</td>
</tr>
<tr>
<td>9.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/CIN</td>
</tr>
<tr>
<td>10.029</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/COUT</td>
</tr>
<tr>
<td>10.029</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/CIN</td>
</tr>
<tr>
<td>10.069</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/COUT</td>
</tr>
<tr>
<td>10.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/CIN</td>
</tr>
<tr>
<td>10.109</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/COUT</td>
</tr>
<tr>
<td>10.875</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3/I0</td>
</tr>
<tr>
<td>11.329</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R56C130[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3/F</td>
</tr>
<tr>
<td>11.347</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/I2</td>
</tr>
<tr>
<td>11.712</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R56C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/F</td>
</tr>
<tr>
<td>12.612</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C127[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_18_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.099</td>
<td>3.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C127[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_18_s1/CLK</td>
</tr>
<tr>
<td>12.851</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C127[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.015, 21.096%; route: 6.788, 71.067%; tC2Q: 0.749, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.099, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>11.861</td>
<td>1.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s2/I3</td>
</tr>
<tr>
<td>12.116</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s2/F</td>
</tr>
<tr>
<td>12.281</td>
<td>0.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s0/I1</td>
</tr>
<tr>
<td>12.735</td>
<td>0.454</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R66C125[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n678_s0/F</td>
</tr>
<tr>
<td>12.735</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C125[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.066</td>
<td>3.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1/CLK</td>
</tr>
<tr>
<td>13.015</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/rx_mask_cnt_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.057</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.197, 43.664%; route: 5.109, 53.152%; tC2Q: 0.306, 3.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.066, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.915</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C125[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.652</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.907</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R59C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>12.370</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C132[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_s4/I3</td>
</tr>
<tr>
<td>12.776</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C132[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n498_s4/F</td>
</tr>
<tr>
<td>12.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1/CLK</td>
</tr>
<tr>
<td>13.063</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C132[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.380, 45.374%; route: 4.967, 51.456%; tC2Q: 0.306, 3.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>249</td>
<td>-</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>3.809</td>
<td>0.749</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>-</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[13]</td>
</tr>
<tr>
<td>8.913</td>
<td>5.104</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R53C126[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/I0</td>
</tr>
<tr>
<td>9.389</td>
<td>0.476</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/COUT</td>
</tr>
<tr>
<td>9.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R53C127[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/CIN</td>
</tr>
<tr>
<td>9.429</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C127[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/COUT</td>
</tr>
<tr>
<td>9.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/CIN</td>
</tr>
<tr>
<td>9.469</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/COUT</td>
</tr>
<tr>
<td>9.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/CIN</td>
</tr>
<tr>
<td>9.509</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/COUT</td>
</tr>
<tr>
<td>9.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/CIN</td>
</tr>
<tr>
<td>9.549</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/COUT</td>
</tr>
<tr>
<td>9.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/CIN</td>
</tr>
<tr>
<td>9.589</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/COUT</td>
</tr>
<tr>
<td>9.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/CIN</td>
</tr>
<tr>
<td>9.629</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/COUT</td>
</tr>
<tr>
<td>9.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/CIN</td>
</tr>
<tr>
<td>9.669</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/COUT</td>
</tr>
<tr>
<td>9.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/CIN</td>
</tr>
<tr>
<td>9.709</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/COUT</td>
</tr>
<tr>
<td>9.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/CIN</td>
</tr>
<tr>
<td>9.749</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/COUT</td>
</tr>
<tr>
<td>9.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/CIN</td>
</tr>
<tr>
<td>9.789</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/COUT</td>
</tr>
<tr>
<td>9.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/CIN</td>
</tr>
<tr>
<td>9.829</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/COUT</td>
</tr>
<tr>
<td>9.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/CIN</td>
</tr>
<tr>
<td>9.869</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/COUT</td>
</tr>
<tr>
<td>9.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/CIN</td>
</tr>
<tr>
<td>9.909</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/COUT</td>
</tr>
<tr>
<td>9.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/CIN</td>
</tr>
<tr>
<td>9.949</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/COUT</td>
</tr>
<tr>
<td>9.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/CIN</td>
</tr>
<tr>
<td>9.989</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/COUT</td>
</tr>
<tr>
<td>9.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/CIN</td>
</tr>
<tr>
<td>10.029</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/COUT</td>
</tr>
<tr>
<td>10.029</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/CIN</td>
</tr>
<tr>
<td>10.069</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/COUT</td>
</tr>
<tr>
<td>10.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/CIN</td>
</tr>
<tr>
<td>10.109</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/COUT</td>
</tr>
<tr>
<td>10.875</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3/I0</td>
</tr>
<tr>
<td>11.329</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R56C130[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3/F</td>
</tr>
<tr>
<td>12.288</td>
<td>0.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C128[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n484_s1/I2</td>
</tr>
<tr>
<td>12.747</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n484_s1/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C128[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.090</td>
<td>3.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C128[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_23_s1/CLK</td>
</tr>
<tr>
<td>13.040</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C128[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.109, 21.772%; route: 6.829, 70.500%; tC2Q: 0.749, 7.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.091, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.742</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/I0</td>
</tr>
<tr>
<td>7.201</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s14/F</td>
</tr>
<tr>
<td>7.203</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C126[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/I3</td>
</tr>
<tr>
<td>7.641</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R62C126[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_2_s10/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/I0</td>
</tr>
<tr>
<td>8.235</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C126[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s6/F</td>
</tr>
<tr>
<td>8.542</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/I3</td>
</tr>
<tr>
<td>8.773</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R62C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s17/F</td>
</tr>
<tr>
<td>9.311</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/I3</td>
</tr>
<tr>
<td>9.542</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_ns_1_s22/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/I1</td>
</tr>
<tr>
<td>10.329</td>
<td>0.480</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n10_s0/COUT</td>
</tr>
<tr>
<td>10.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R59C126[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/CIN</td>
</tr>
<tr>
<td>10.369</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C126[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n11_s0/COUT</td>
</tr>
<tr>
<td>10.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R59C126[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/CIN</td>
</tr>
<tr>
<td>10.409</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R59C126[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n12_s0/COUT</td>
</tr>
<tr>
<td>10.915</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/I0</td>
</tr>
<tr>
<td>11.146</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C125[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>11.652</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/I3</td>
</tr>
<tr>
<td>11.907</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R59C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s6/F</td>
</tr>
<tr>
<td>12.362</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C132[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n497_s2/I3</td>
</tr>
<tr>
<td>12.768</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C132[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/n497_s2/F</td>
</tr>
<tr>
<td>12.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C132[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1/CLK</td>
</tr>
<tr>
<td>13.063</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C132[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.380, 45.412%; route: 4.959, 51.415%; tC2Q: 0.306, 3.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>249</td>
<td>-</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>3.809</td>
<td>0.749</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>-</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[13]</td>
</tr>
<tr>
<td>8.913</td>
<td>5.104</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R53C126[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/I0</td>
</tr>
<tr>
<td>9.389</td>
<td>0.476</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/COUT</td>
</tr>
<tr>
<td>9.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R53C127[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/CIN</td>
</tr>
<tr>
<td>9.429</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C127[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/COUT</td>
</tr>
<tr>
<td>9.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/CIN</td>
</tr>
<tr>
<td>9.469</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/COUT</td>
</tr>
<tr>
<td>9.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/CIN</td>
</tr>
<tr>
<td>9.509</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/COUT</td>
</tr>
<tr>
<td>9.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/CIN</td>
</tr>
<tr>
<td>9.549</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/COUT</td>
</tr>
<tr>
<td>9.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/CIN</td>
</tr>
<tr>
<td>9.589</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/COUT</td>
</tr>
<tr>
<td>9.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/CIN</td>
</tr>
<tr>
<td>9.629</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/COUT</td>
</tr>
<tr>
<td>9.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/CIN</td>
</tr>
<tr>
<td>9.669</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/COUT</td>
</tr>
<tr>
<td>9.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/CIN</td>
</tr>
<tr>
<td>9.709</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/COUT</td>
</tr>
<tr>
<td>9.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/CIN</td>
</tr>
<tr>
<td>9.749</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/COUT</td>
</tr>
<tr>
<td>9.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/CIN</td>
</tr>
<tr>
<td>9.789</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/COUT</td>
</tr>
<tr>
<td>9.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/CIN</td>
</tr>
<tr>
<td>9.829</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/COUT</td>
</tr>
<tr>
<td>9.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/CIN</td>
</tr>
<tr>
<td>9.869</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/COUT</td>
</tr>
<tr>
<td>9.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/CIN</td>
</tr>
<tr>
<td>9.909</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/COUT</td>
</tr>
<tr>
<td>9.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/CIN</td>
</tr>
<tr>
<td>9.949</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/COUT</td>
</tr>
<tr>
<td>9.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/CIN</td>
</tr>
<tr>
<td>9.989</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/COUT</td>
</tr>
<tr>
<td>9.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/CIN</td>
</tr>
<tr>
<td>10.029</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/COUT</td>
</tr>
<tr>
<td>10.029</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/CIN</td>
</tr>
<tr>
<td>10.069</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/COUT</td>
</tr>
<tr>
<td>10.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/CIN</td>
</tr>
<tr>
<td>10.109</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/COUT</td>
</tr>
<tr>
<td>10.875</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3/I0</td>
</tr>
<tr>
<td>11.329</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R56C130[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3/F</td>
</tr>
<tr>
<td>11.347</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/I2</td>
</tr>
<tr>
<td>11.712</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R56C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/F</td>
</tr>
<tr>
<td>12.515</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C129[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_16_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.085</td>
<td>3.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C129[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_16_s1/CLK</td>
</tr>
<tr>
<td>12.836</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C129[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.015, 21.312%; route: 6.691, 70.770%; tC2Q: 0.749, 7.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.085, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>249</td>
<td>-</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>3.809</td>
<td>0.749</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>-</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[13]</td>
</tr>
<tr>
<td>8.913</td>
<td>5.104</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R53C126[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/I0</td>
</tr>
<tr>
<td>9.389</td>
<td>0.476</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/COUT</td>
</tr>
<tr>
<td>9.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R53C127[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/CIN</td>
</tr>
<tr>
<td>9.429</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C127[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/COUT</td>
</tr>
<tr>
<td>9.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/CIN</td>
</tr>
<tr>
<td>9.469</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/COUT</td>
</tr>
<tr>
<td>9.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/CIN</td>
</tr>
<tr>
<td>9.509</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/COUT</td>
</tr>
<tr>
<td>9.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/CIN</td>
</tr>
<tr>
<td>9.549</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/COUT</td>
</tr>
<tr>
<td>9.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/CIN</td>
</tr>
<tr>
<td>9.589</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/COUT</td>
</tr>
<tr>
<td>9.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/CIN</td>
</tr>
<tr>
<td>9.629</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/COUT</td>
</tr>
<tr>
<td>9.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/CIN</td>
</tr>
<tr>
<td>9.669</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/COUT</td>
</tr>
<tr>
<td>9.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/CIN</td>
</tr>
<tr>
<td>9.709</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/COUT</td>
</tr>
<tr>
<td>9.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/CIN</td>
</tr>
<tr>
<td>9.749</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/COUT</td>
</tr>
<tr>
<td>9.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/CIN</td>
</tr>
<tr>
<td>9.789</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/COUT</td>
</tr>
<tr>
<td>9.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/CIN</td>
</tr>
<tr>
<td>9.829</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/COUT</td>
</tr>
<tr>
<td>9.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/CIN</td>
</tr>
<tr>
<td>9.869</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/COUT</td>
</tr>
<tr>
<td>9.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/CIN</td>
</tr>
<tr>
<td>9.909</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/COUT</td>
</tr>
<tr>
<td>9.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/CIN</td>
</tr>
<tr>
<td>9.949</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/COUT</td>
</tr>
<tr>
<td>9.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/CIN</td>
</tr>
<tr>
<td>9.989</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/COUT</td>
</tr>
<tr>
<td>9.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/CIN</td>
</tr>
<tr>
<td>10.029</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/COUT</td>
</tr>
<tr>
<td>10.029</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/CIN</td>
</tr>
<tr>
<td>10.069</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/COUT</td>
</tr>
<tr>
<td>10.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/CIN</td>
</tr>
<tr>
<td>10.109</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/COUT</td>
</tr>
<tr>
<td>10.875</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3/I0</td>
</tr>
<tr>
<td>11.329</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R56C130[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3/F</td>
</tr>
<tr>
<td>11.347</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/I2</td>
</tr>
<tr>
<td>11.712</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R56C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/F</td>
</tr>
<tr>
<td>12.515</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C129[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_17_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.085</td>
<td>3.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C129[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_17_s1/CLK</td>
</tr>
<tr>
<td>12.836</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C129[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.015, 21.312%; route: 6.691, 70.770%; tC2Q: 0.749, 7.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.085, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>249</td>
<td>-</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>3.809</td>
<td>0.749</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>-</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[13]</td>
</tr>
<tr>
<td>8.913</td>
<td>5.104</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R53C126[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/I0</td>
</tr>
<tr>
<td>9.389</td>
<td>0.476</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/COUT</td>
</tr>
<tr>
<td>9.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R53C127[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/CIN</td>
</tr>
<tr>
<td>9.429</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C127[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/COUT</td>
</tr>
<tr>
<td>9.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/CIN</td>
</tr>
<tr>
<td>9.469</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/COUT</td>
</tr>
<tr>
<td>9.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/CIN</td>
</tr>
<tr>
<td>9.509</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/COUT</td>
</tr>
<tr>
<td>9.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/CIN</td>
</tr>
<tr>
<td>9.549</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/COUT</td>
</tr>
<tr>
<td>9.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/CIN</td>
</tr>
<tr>
<td>9.589</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/COUT</td>
</tr>
<tr>
<td>9.589</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C127[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/CIN</td>
</tr>
<tr>
<td>9.629</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C127[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/COUT</td>
</tr>
<tr>
<td>9.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/CIN</td>
</tr>
<tr>
<td>9.669</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/COUT</td>
</tr>
<tr>
<td>9.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/CIN</td>
</tr>
<tr>
<td>9.709</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/COUT</td>
</tr>
<tr>
<td>9.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/CIN</td>
</tr>
<tr>
<td>9.749</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/COUT</td>
</tr>
<tr>
<td>9.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/CIN</td>
</tr>
<tr>
<td>9.789</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/COUT</td>
</tr>
<tr>
<td>9.789</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/CIN</td>
</tr>
<tr>
<td>9.829</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/COUT</td>
</tr>
<tr>
<td>9.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C128[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/CIN</td>
</tr>
<tr>
<td>9.869</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C128[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/COUT</td>
</tr>
<tr>
<td>9.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/CIN</td>
</tr>
<tr>
<td>9.909</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/COUT</td>
</tr>
<tr>
<td>9.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/CIN</td>
</tr>
<tr>
<td>9.949</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/COUT</td>
</tr>
<tr>
<td>9.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/CIN</td>
</tr>
<tr>
<td>9.989</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/COUT</td>
</tr>
<tr>
<td>9.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/CIN</td>
</tr>
<tr>
<td>10.029</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/COUT</td>
</tr>
<tr>
<td>10.029</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/CIN</td>
</tr>
<tr>
<td>10.069</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C129[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/COUT</td>
</tr>
<tr>
<td>10.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/CIN</td>
</tr>
<tr>
<td>10.109</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C129[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/COUT</td>
</tr>
<tr>
<td>10.875</td>
<td>0.766</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3/I0</td>
</tr>
<tr>
<td>11.329</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R56C130[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s3/F</td>
</tr>
<tr>
<td>11.347</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/I2</td>
</tr>
<tr>
<td>11.712</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R56C130[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/F</td>
</tr>
<tr>
<td>12.515</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C129[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_20_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.085</td>
<td>3.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_20_s1/CLK</td>
</tr>
<tr>
<td>12.836</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C129[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.015, 21.312%; route: 6.691, 70.770%; tC2Q: 0.749, 7.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.085, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.123</td>
<td>3.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/CLK</td>
</tr>
<tr>
<td>3.429</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R58C127[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/ctrl_cs_r_1_s0/Q</td>
</tr>
<tr>
<td>3.909</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/I1</td>
</tr>
<tr>
<td>4.363</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s9/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R65C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ctrl/data_cnt_r_8_s5/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R66C125[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>6.452</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C127[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/I0</td>
</tr>
<tr>
<td>6.911</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C127[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>7.053</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C126[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_s1/I2</td>
</tr>
<tr>
<td>7.516</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C126[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_en_s1/F</td>
</tr>
<tr>
<td>7.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C126[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>291</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.761</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C126[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0/CLK</td>
</tr>
<tr>
<td>7.754</td>
<td>-0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C126[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_spiif/master_clk_d_en_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.362</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.123, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.037, 46.369%; route: 2.050, 46.665%; tC2Q: 0.306, 6.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.761, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_44_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.536</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C74[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_44_s0/CLK</td>
</tr>
<tr>
<td>1.680</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C74[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_44_s0/Q</td>
</tr>
<tr>
<td>1.773</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[15]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.531</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[15]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.568</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[15]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.536, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.531, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.536</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C80[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.680</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C80[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_4_s0/Q</td>
</tr>
<tr>
<td>1.773</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.531</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.568</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[16][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.536, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.531, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.514</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_25_s0/CLK</td>
</tr>
<tr>
<td>1.658</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_25_s0/Q</td>
</tr>
<tr>
<td>1.751</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.505</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.542</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_52_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.540</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C87[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_52_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C87[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_52_s0/Q</td>
</tr>
<tr>
<td>1.777</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[18][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.531</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[18][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.568</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[18][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.540, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.531, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_47_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.540</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C87[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_47_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C87[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_47_s0/Q</td>
</tr>
<tr>
<td>1.777</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[18][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.531</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[18][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.568</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[18][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.540, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.531, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.518</td>
<td>1.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C138[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_14_s0/CLK</td>
</tr>
<tr>
<td>1.662</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C138[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_14_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.546</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.518, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.509, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.518</td>
<td>1.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C138[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_11_s0/CLK</td>
</tr>
<tr>
<td>1.662</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C138[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_11_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.546</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.518, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.509, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_42_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.518</td>
<td>1.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_42_s0/CLK</td>
</tr>
<tr>
<td>1.662</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C126[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_42_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.546</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.518, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.509, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_41_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.518</td>
<td>1.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C126[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_41_s0/CLK</td>
</tr>
<tr>
<td>1.662</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C126[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_41_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.546</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.518, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.509, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.532</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C45[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.676</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R63C45[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/Q</td>
</tr>
<tr>
<td>1.774</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.527</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[8][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.562</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[8][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.532, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.098, 40.496%; tC2Q: 0.144, 59.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.527, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.515</td>
<td>1.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C128[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_18_s0/CLK</td>
</tr>
<tr>
<td>1.659</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C128[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_18_s0/Q</td>
</tr>
<tr>
<td>1.758</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.505</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.542</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[27][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.515, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.519</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C137[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_8_s0/CLK</td>
</tr>
<tr>
<td>1.663</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C137[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/haddr_wr_8_s0/Q</td>
</tr>
<tr>
<td>1.762</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.546</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[29][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.519, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.509, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_40_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.519</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C125[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_40_s0/CLK</td>
</tr>
<tr>
<td>1.663</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C125[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_40_s0/Q</td>
</tr>
<tr>
<td>1.762</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.546</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.519, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.509, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_39_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.519</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C125[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_39_s0/CLK</td>
</tr>
<tr>
<td>1.663</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C125[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_39_s0/Q</td>
</tr>
<tr>
<td>1.762</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.546</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.519, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.509, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.519</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C125[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_35_s0/CLK</td>
</tr>
<tr>
<td>1.663</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C125[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/adata_datal0_35_s0/Q</td>
</tr>
<tr>
<td>1.762</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.546</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[26]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_hwrite_buf/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.519, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.509, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_37_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.541</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C86[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_37_s0/CLK</td>
</tr>
<tr>
<td>1.685</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C86[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_37_s0/Q</td>
</tr>
<tr>
<td>1.784</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[18][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.531</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[18][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.568</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[18][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.531, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_76_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.548</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C76[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_76_s0/CLK</td>
</tr>
<tr>
<td>1.692</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C76[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/mux_wrdata_76_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[15]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.531</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[15]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.568</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[15]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.548, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.101, 41.224%; tC2Q: 0.144, 58.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.531, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_69_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.536</td>
<td>1.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C86[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_69_s0/CLK</td>
</tr>
<tr>
<td>1.680</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C86[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_69_s0/Q</td>
</tr>
<tr>
<td>1.821</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[18][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.527</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[18][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.564</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[18][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.536, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 49.474%; tC2Q: 0.144, 50.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.527, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_sw/led_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_sw/led_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk</td>
</tr>
<tr>
<td>3.834</td>
<td>3.834</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4</td>
</tr>
<tr>
<td>5.288</td>
<td>1.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C144[0][A]</td>
<td>led_sw/led_reg_s0/CLK</td>
</tr>
<tr>
<td>5.429</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R68C144[0][A]</td>
<td style=" font-weight:bold;">led_sw/led_reg_s0/Q</td>
</tr>
<tr>
<td>5.435</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C144[0][A]</td>
<td>led_sw/n74_s0/I3</td>
</tr>
<tr>
<td>5.588</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C144[0][A]</td>
<td style=" background: #97FFFF;">led_sw/n74_s0/F</td>
</tr>
<tr>
<td>5.588</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C144[0][A]</td>
<td style=" font-weight:bold;">led_sw/led_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk</td>
</tr>
<tr>
<td>3.834</td>
<td>3.834</td>
<td>tCL</td>
<td>RR</td>
<td>35</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4</td>
</tr>
<tr>
<td>5.288</td>
<td>1.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C144[0][A]</td>
<td>led_sw/led_reg_s0/CLK</td>
</tr>
<tr>
<td>5.313</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C144[0][A]</td>
<td>led_sw/led_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.454, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.454, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/ahbr_start_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/ahbr_start_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ddr_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.525</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C116[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/ahbr_start_s4/CLK</td>
</tr>
<tr>
<td>1.666</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R58C116[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/ahbr_start_s4/Q</td>
</tr>
<tr>
<td>1.672</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C116[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/n171_s4/I0</td>
</tr>
<tr>
<td>1.825</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C116[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/n171_s4/F</td>
</tr>
<tr>
<td>1.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C116[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/ahbr_start_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ddr_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>357</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.525</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C116[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/ahbr_start_s4/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C116[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/ahbr_start_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_4_s3/CLK</td>
</tr>
<tr>
<td>1.687</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R61C54[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_4_s3/Q</td>
</tr>
<tr>
<td>1.693</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/n3956_s5/I2</td>
</tr>
<tr>
<td>1.846</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/n3956_s5/F</td>
</tr>
<tr>
<td>1.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.546</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_4_s3/CLK</td>
</tr>
<tr>
<td>1.571</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C54[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.546, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.546, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_6_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_6_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.542</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_6_s4/CLK</td>
</tr>
<tr>
<td>1.683</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R61C53[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_6_s4/Q</td>
</tr>
<tr>
<td>1.689</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/n3954_s3/I0</td>
</tr>
<tr>
<td>1.842</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C53[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/n3954_s3/F</td>
</tr>
<tr>
<td>1.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C53[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_6_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.542</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C53[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_6_s4/CLK</td>
</tr>
<tr>
<td>1.567</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C53[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/timeout_6_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.542, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.542, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/col1_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/col1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.540</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C71[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/col1_3_s1/CLK</td>
</tr>
<tr>
<td>1.681</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R63C71[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/col1_3_s1/Q</td>
</tr>
<tr>
<td>1.687</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C71[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/n4068_s4/I2</td>
</tr>
<tr>
<td>1.840</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R63C71[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/n4068_s4/F</td>
</tr>
<tr>
<td>1.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C71[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/col1_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.540</td>
<td>1.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C71[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/col1_3_s1/CLK</td>
</tr>
<tr>
<td>1.565</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C71[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_eye_calib/col1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.540, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.540, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_clkin:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_clkin:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.569</td>
<td>1.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C80[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.711</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R53C80[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.717</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C80[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/n57_s4/I0</td>
</tr>
<tr>
<td>1.870</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C80[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/n57_s4/F</td>
</tr>
<tr>
<td>1.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C80[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_clkin</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_L[0]</td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.569</td>
<td>1.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C80[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.594</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C80[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.569, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.569, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.553</td>
<td>1.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C60[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_5_s3/CLK</td>
</tr>
<tr>
<td>1.694</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R57C60[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_5_s3/Q</td>
</tr>
<tr>
<td>1.700</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C60[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1880_s4/I2</td>
</tr>
<tr>
<td>1.853</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R57C60[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/n1880_s4/F</td>
</tr>
<tr>
<td>1.853</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C60[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.553</td>
<td>1.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C60[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_5_s3/CLK</td>
</tr>
<tr>
<td>1.578</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C60[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/read_cmd_cnt_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.553, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.553, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.901</td>
<td>1.767</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[25][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_2_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
<tr>
<td>13.050</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[25][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.767, 83.310%; tC2Q: 0.354, 16.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.817</td>
<td>1.683</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[21][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>13.050</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[21][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.683, 82.621%; tC2Q: 0.354, 17.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.656</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[21][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.107</td>
<td>3.107</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[21][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>13.043</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[21][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/gowin_add_SDPB_Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 81.130%; tC2Q: 0.354, 18.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.107, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.799</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C118[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.153</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R61C118[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.424</td>
<td>1.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C118[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.095</td>
<td>3.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C118[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>12.817</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C118[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.297</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.798, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 78.215%; tC2Q: 0.354, 21.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.095, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.799</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C118[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.153</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R61C118[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.424</td>
<td>1.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C118[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.095</td>
<td>3.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C118[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>12.817</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C118[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.297</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.798, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 78.215%; tC2Q: 0.354, 21.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.095, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.799</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C118[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.153</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R61C118[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.424</td>
<td>1.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C118[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.105</td>
<td>3.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C118[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.827</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C118[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.798, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 78.215%; tC2Q: 0.354, 21.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.105, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.799</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C118[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.153</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R61C118[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.424</td>
<td>1.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C118[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.105</td>
<td>3.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C118[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>12.827</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C118[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.798, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 78.215%; tC2Q: 0.354, 21.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.105, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.391</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C116[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.126</td>
<td>3.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>12.848</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C116[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.257, 78.026%; tC2Q: 0.354, 21.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.126, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.391</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C116[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.126</td>
<td>3.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>12.848</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C116[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.257, 78.026%; tC2Q: 0.354, 21.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.126, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.391</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C116[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.126</td>
<td>3.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C116[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>12.848</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C116[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.257, 78.026%; tC2Q: 0.354, 21.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.126, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.559</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[24]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_2_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.107</td>
<td>3.107</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
<tr>
<td>13.043</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 80.101%; tC2Q: 0.354, 19.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.107, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.799</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C118[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.153</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R61C118[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.236</td>
<td>1.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C117[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.097</td>
<td>3.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C117[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>12.819</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C117[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.798, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 75.365%; tC2Q: 0.354, 24.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.097, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq2_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.799</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C118[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.153</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R61C118[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.236</td>
<td>1.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C117[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq2_rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.101</td>
<td>3.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C117[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq2_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.823</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C117[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq2_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.798, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 75.365%; tC2Q: 0.354, 24.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.101, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.823</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq2_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.799</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C118[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.153</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R61C118[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.236</td>
<td>1.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C117[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq2_rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.101</td>
<td>3.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C117[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq2_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>12.823</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C117[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq2_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.798, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.083, 75.365%; tC2Q: 0.354, 24.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.101, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.799</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C118[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.153</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R61C118[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>9.229</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C116[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.095</td>
<td>3.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C116[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>12.817</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C116[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_rd/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.297</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.798, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.076, 75.245%; tC2Q: 0.354, 24.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.095, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.223</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C115[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.133</td>
<td>3.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C115[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>12.855</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C115[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.089, 75.468%; tC2Q: 0.354, 24.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.133, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.223</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C115[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.133</td>
<td>3.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C115[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>12.855</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C115[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.089, 75.468%; tC2Q: 0.354, 24.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.133, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.223</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C115[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.133</td>
<td>3.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C115[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>12.855</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C115[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.089, 75.468%; tC2Q: 0.354, 24.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.133, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.190</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C117[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.130</td>
<td>3.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C117[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>12.852</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C117[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.056, 74.894%; tC2Q: 0.354, 25.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.130, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.190</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C117[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.130</td>
<td>3.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C117[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_4_s0/CLK</td>
</tr>
<tr>
<td>12.852</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C117[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/rbin_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.056, 74.894%; tC2Q: 0.354, 25.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.130, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.327</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R64[22]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_1_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.114</td>
<td>3.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>13.050</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[22]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.193, 77.117%; tC2Q: 0.354, 22.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.114, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.055</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C115[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.139</td>
<td>3.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C115[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>12.861</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C115[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.921, 72.235%; tC2Q: 0.354, 27.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.139, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.055</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C115[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.139</td>
<td>3.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C115[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.861</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C115[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.921, 72.235%; tC2Q: 0.354, 27.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.139, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.055</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C115[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.139</td>
<td>3.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C115[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>12.861</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C115[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.921, 72.235%; tC2Q: 0.354, 27.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.139, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.780</td>
<td>2.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.134</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>32</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.055</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C115[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.139</td>
<td>3.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C115[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>12.861</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C115[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3_ahb_top/u_fifo_wr/fifo_inst/Equal.rq2_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.780, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.921, 72.235%; tC2Q: 0.354, 27.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.139, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_112_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C108[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_112_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.524</td>
<td>1.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C108[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_112_s0/CLK</td>
</tr>
<tr>
<td>1.471</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C108[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_112_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 57.522%; tC2Q: 0.144, 42.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.524, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_98_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>1.873</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C107[3][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_98_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C107[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_98_s0/CLK</td>
</tr>
<tr>
<td>1.470</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C107[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_98_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.199, 58.017%; tC2Q: 0.144, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_102_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>1.873</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C107[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_102_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C107[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_102_s0/CLK</td>
</tr>
<tr>
<td>1.470</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C107[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_102_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.199, 58.017%; tC2Q: 0.144, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_105_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>1.873</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_105_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_105_s0/CLK</td>
</tr>
<tr>
<td>1.470</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_105_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.199, 58.017%; tC2Q: 0.144, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_107_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>1.873</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C107[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_107_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C107[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_107_s0/CLK</td>
</tr>
<tr>
<td>1.470</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C107[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_107_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.199, 58.017%; tC2Q: 0.144, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_108_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>1.873</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C107[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_108_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C107[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_108_s0/CLK</td>
</tr>
<tr>
<td>1.470</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C107[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_108_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.199, 58.017%; tC2Q: 0.144, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_117_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>1.873</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C107[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_117_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C107[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_117_s0/CLK</td>
</tr>
<tr>
<td>1.470</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C107[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_117_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.199, 58.017%; tC2Q: 0.144, 41.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_125_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>1.981</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_125_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.519</td>
<td>1.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C108[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_125_s0/CLK</td>
</tr>
<tr>
<td>1.466</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C108[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_125_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.307, 68.071%; tC2Q: 0.144, 31.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.519, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_116_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>1.981</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C109[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_116_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.515</td>
<td>1.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C109[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_116_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C109[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_116_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.307, 68.071%; tC2Q: 0.144, 31.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.515, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_118_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>1.981</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C109[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_118_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.515</td>
<td>1.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C109[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_118_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C109[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_118_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.307, 68.071%; tC2Q: 0.144, 31.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.515, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_120_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>1.981</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C109[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_120_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.515</td>
<td>1.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C109[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_120_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C109[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_120_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.307, 68.071%; tC2Q: 0.144, 31.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.515, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_121_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>1.981</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C109[3][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_121_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.515</td>
<td>1.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C109[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_121_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C109[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_121_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.307, 68.071%; tC2Q: 0.144, 31.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.515, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_124_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>1.981</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C109[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_124_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.515</td>
<td>1.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C109[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_124_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C109[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_124_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.307, 68.071%; tC2Q: 0.144, 31.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.515, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_126_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>1.981</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C109[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_126_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.515</td>
<td>1.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C109[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_126_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C109[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_126_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.307, 68.071%; tC2Q: 0.144, 31.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.515, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>1.981</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C109[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.515</td>
<td>1.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C109[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_15_s0/CLK</td>
</tr>
<tr>
<td>1.462</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C109[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.307, 68.071%; tC2Q: 0.144, 31.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.515, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_115_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.079</td>
<td>0.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C108[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_115_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.514</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C108[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_115_s0/CLK</td>
</tr>
<tr>
<td>1.461</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C108[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_115_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.405, 73.770%; tC2Q: 0.144, 26.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_122_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.079</td>
<td>0.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C108[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_122_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.514</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C108[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_122_s0/CLK</td>
</tr>
<tr>
<td>1.461</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C108[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_122_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.405, 73.770%; tC2Q: 0.144, 26.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.457</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_114_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.077</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_114_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.510</td>
<td>1.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_114_s0/CLK</td>
</tr>
<tr>
<td>1.457</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C109[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_114_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 73.675%; tC2Q: 0.144, 26.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.510, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.457</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.077</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.510</td>
<td>1.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C109[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_18_s0/CLK</td>
</tr>
<tr>
<td>1.457</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C109[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/cmd_addr_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 73.675%; tC2Q: 0.144, 26.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.510, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.100</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C111[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C111[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_0_s0/CLK</td>
</tr>
<tr>
<td>1.470</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C111[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.426, 74.737%; tC2Q: 0.144, 25.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.100</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C111[3][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C111[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_5_s0/CLK</td>
</tr>
<tr>
<td>1.470</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C111[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.426, 74.737%; tC2Q: 0.144, 25.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.100</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C111[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C111[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_10_s0/CLK</td>
</tr>
<tr>
<td>1.470</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C111[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.426, 74.737%; tC2Q: 0.144, 25.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.100</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C111[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C111[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_11_s0/CLK</td>
</tr>
<tr>
<td>1.470</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C111[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.426, 74.737%; tC2Q: 0.144, 25.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.100</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C111[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C111[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_12_s0/CLK</td>
</tr>
<tr>
<td>1.470</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C111[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.426, 74.737%; tC2Q: 0.144, 25.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.674</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>113</td>
<td>R60C107[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.100</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C111[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3843</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C111[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_13_s0/CLK</td>
</tr>
<tr>
<td>1.470</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C111[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_wdata_mask_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.426, 74.737%; tC2Q: 0.144, 25.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/mem4_mem4_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem4_mem4_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem4_mem4_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/gowin_add_SDPX9B_mem4_mem4_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.846</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.153</td>
<td>3.153</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.862</td>
<td>1.862</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3843</td>
<td>ddr_clk</td>
<td>2.990</td>
<td>3.188</td>
</tr>
<tr>
<td>357</td>
<td>DDR_CLK</td>
<td>7.066</td>
<td>3.149</td>
</tr>
<tr>
<td>291</td>
<td>AHB_CLK</td>
<td>0.061</td>
<td>3.214</td>
</tr>
<tr>
<td>195</td>
<td>ddr_init_internal_rr</td>
<td>5.469</td>
<td>3.206</td>
</tr>
<tr>
<td>195</td>
<td>eye_calib_start_rr</td>
<td>6.674</td>
<td>1.477</td>
</tr>
<tr>
<td>180</td>
<td>eye_calib_start_rr[0]</td>
<td>5.951</td>
<td>3.329</td>
</tr>
<tr>
<td>149</td>
<td>dqsts1</td>
<td>5.327</td>
<td>3.946</td>
</tr>
<tr>
<td>148</td>
<td>dqs_reg</td>
<td>6.484</td>
<td>2.742</td>
</tr>
<tr>
<td>129</td>
<td>rd_index[6]</td>
<td>2.766</td>
<td>1.302</td>
</tr>
<tr>
<td>124</td>
<td>raddr[2]</td>
<td>4.377</td>
<td>1.292</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R61C96</td>
<td>72.22%</td>
</tr>
<tr>
<td>R63C118</td>
<td>68.06%</td>
</tr>
<tr>
<td>R65C53</td>
<td>68.06%</td>
</tr>
<tr>
<td>R59C127</td>
<td>68.06%</td>
</tr>
<tr>
<td>R62C108</td>
<td>68.06%</td>
</tr>
<tr>
<td>R63C102</td>
<td>66.67%</td>
</tr>
<tr>
<td>R62C109</td>
<td>66.67%</td>
</tr>
<tr>
<td>R65C54</td>
<td>65.28%</td>
</tr>
<tr>
<td>R62C77</td>
<td>65.28%</td>
</tr>
<tr>
<td>R63C108</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ae350_apb_clk -period 10 -waveform {0 5} [get_pins {u_Gowin_PLL_AE350/PLL_inst/CLKOUT3}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk50m -period 20 -waveform {0 10} [get_ports {CLK}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name flash_sysclk -period 20 -waveform {0 10} [get_nets {u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_in}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr3_sysclk -period 10 -waveform {0 5} [get_pins {u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr3_clkin -period 20 -waveform {0 10} [get_pins {u_Gowin_PLL_DDR3/PLL_inst/CLKOUT0}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr3_memory_clk -period 5 -waveform {0 2.5} [get_pins {u_Gowin_PLL_DDR3/PLL_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ae350_ahb_clk -period 10 -waveform {0 5} [get_pins {u_Gowin_PLL_AE350/PLL_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ae350_ddr_clk -period 20 -waveform {0 10} [get_pins {u_Gowin_PLL_AE350/PLL_inst/CLKOUT0}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {flash_sysclk}] -group [get_clocks {ae350_ahb_clk}] -group [get_clocks {ae350_apb_clk}] -group [get_clocks {ae350_ddr_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {ddr3_clkin}] -group [get_clocks {ddr3_sysclk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {ddr3_sysclk}] -group [get_clocks {ddr3_memory_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {ddr3_memory_clk}] -group [get_clocks {ddr3_clkin}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {clk50m}] -group [get_clocks {ddr3_sysclk}]</td>
</tr>
<tr>
<td>TC_OPERATING_CONDITIONS</td>
<td>Actived</td>
<td>set_operating_conditions -grade c -model slow -speed 2 -setup -hold</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
