tool		Theta 6.6.2	Theta 6.6.2	Theta 6.6.2	Theta 6.6.2
run set		SV-COMP24_unreach-call.BitVectors	SV-COMP24_unreach-call.BitVectors	SV-COMP24_unreach-call.BitVectors	SV-COMP24_unreach-call.BitVectors
../sv-benchmarks/c/		status	cputime (s)	walltime (s)	memory (MB)
bitvector/byte_add-1.yml	false	TIMEOUT	20.227316	14.330537692000007	468.180992
bitvector/byte_add_1-1.yml	true	TIMEOUT	20.259586	14.440564783000013	499.777536
bitvector/byte_add_2-2.yml	true	TIMEOUT	20.091061	14.752668572999994	485.511168
bitvector/gcd_1.yml	true	TIMEOUT	20.940768	15.973800460000007	459.587584
bitvector/gcd_2.yml	true	TIMEOUT	20.791895	16.418800804	436.125696
bitvector/gcd_3.yml	true	TIMEOUT	20.806873	16.377053633999992	444.731392
bitvector/gcd_4.yml	true	true	7.305388	3.3355522590000533	485.367808
bitvector/interleave_bits.yml	true	true	6.991936	3.350736536999989	450.043904
bitvector/jain_1-1.yml	true	TIMEOUT	20.789148	16.439065219999975	457.363456
bitvector/jain_2-1.yml	true	TIMEOUT	20.76584	16.51707080500006	449.007616
bitvector/jain_4-2.yml	true	TIMEOUT	20.80021	16.394588682999938	448.147456
bitvector/jain_5-2.yml	true	TIMEOUT	20.53756	17.25488880499995	417.845248
bitvector/jain_6-1.yml	true	TIMEOUT	20.510273	17.322429123000006	414.457856
bitvector/jain_7-2.yml	true	TIMEOUT	20.589175	17.075930124000024	441.253888
bitvector/modulus-2.yml	true	TIMEOUT	20.621479	16.991425267000068	452.169728
bitvector/num_conversion_1.yml	true	true	5.28827	2.6742597639999985	406.962176
bitvector/num_conversion_2.yml	true	true	6.646657	3.2958618510000406	446.066688
bitvector/parity.yml	true	TIMEOUT	20.665091	16.94752518200005	415.973376
bitvector/s3_clnt_2.BV.c.cil-1a.yml	true	TIMEOUT	20.512084	13.713101035000022	580.198400
bitvector/s3_clnt_2.BV.c.cil-2a.yml	false	TIMEOUT	20.949615	12.79982872200003	628.346880
bitvector/s3_clnt_3.BV.c.cil-1a.yml	true	TIMEOUT	20.951144	12.765779417999966	599.592960
bitvector/s3_clnt_3.BV.c.cil-2a.yml	false				
bitvector/s3_srvr_1a.BV.c.cil.yml	true				
bitvector/s3_srvr_2a.BV.c.cil.yml	true				
bitvector/s3_srvr_2a_alt.BV.c.cil.yml	true				
bitvector/s3_srvr_3a.BV.c.cil.yml	true				
bitvector/s3_srvr_3a_alt.BV.c.cil.yml	true				
bitvector/soft_float_1-2a.c.cil.yml	true				
bitvector/soft_float_1-3a.c.cil.yml	false				
bitvector/soft_float_2a.c.cil.yml	true				
bitvector/soft_float_3a.c.cil.yml	true				
bitvector/soft_float_4-2a.c.cil.yml	true				
bitvector/soft_float_4-3a.c.cil.yml	false				
bitvector/soft_float_5a.c.cil.yml	true				
bitvector/sum02-1.yml	false				
bitvector/sum02-2.yml	true				
bitvector-regression/implicitfloatconversion.yml	false				
bitvector-regression/implicitunsignedconversion-1.yml	false				
bitvector-regression/implicitunsignedconversion-2.yml	true				
bitvector-regression/integerpromotion-2.yml	true				
bitvector-regression/integerpromotion-3.yml	false				
bitvector-regression/recHanoi03-1.yml	false				
bitvector-regression/signextension-1.yml	false				
bitvector-regression/signextension-2.yml	true				
bitvector-regression/signextension2-1.yml	true				
bitvector-regression/signextension2-2.yml	false				
bitvector-loops/diamond_2-1.yml	false				
bitvector-loops/overflow_1-2.yml	false				
bitvector-loops/verisec_sendmail_tTflag_arr_one_loop.yml	false				
