{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@88:98@HdlIdDef", "  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [ 1:0]    io_selection;\n\n  wire    [ 1:0]    low_level;\n  wire    [ 1:0]    high_level;\n"], "Clone Blocks": [["hdl/library/axi_adc_trigger/axi_adc_trigger.v@92:102", "  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [ 1:0]    io_selection;\n\n  wire    [ 1:0]    low_level;\n  wire    [ 1:0]    high_level;\n  wire    [ 1:0]    any_edge;\n  wire    [ 1:0]    rise_edge;\n  wire    [ 1:0]    fall_edge;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@87:97", "  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [ 1:0]    io_selection;\n\n  wire    [ 1:0]    low_level;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@85:95", "  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [ 1:0]    io_selection;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@93:103", "  wire    [ 4:0]    up_raddr;\n\n  wire    [ 1:0]    io_selection;\n\n  wire    [ 1:0]    low_level;\n  wire    [ 1:0]    high_level;\n  wire    [ 1:0]    any_edge;\n  wire    [ 1:0]    rise_edge;\n  wire    [ 1:0]    fall_edge;\n\n  wire    [15:0]    limit_a;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@117:127", "  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire              reset;\n\n  wire    [31:0]    divider_counter_la;\n  wire    [31:0]    divider_counter_pg;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@82:92", "  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [31:0]    decimation_ratio;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@82:92", "  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [31:0]    interpolation_ratio_a;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@90:100", "  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [ 1:0]    io_selection;\n\n  wire    [ 1:0]    low_level;\n  wire    [ 1:0]    high_level;\n  wire    [ 1:0]    any_edge;\n  wire    [ 1:0]    rise_edge;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@86:96", "  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [ 1:0]    io_selection;\n\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@116:126", "  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire              reset;\n\n  wire    [31:0]    divider_counter_la;\n"]], "Diff Content": {"Delete": [[93, "  wire    [ 4:0]    up_raddr;\n"]], "Add": []}}