
<!DOCTYPE html>


<html lang="en" data-content_root="../" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Struct dma_control &#8212; docs</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.5.2/css/all.min.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=8f2a1f02" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/sphinx-book-theme.css?v=eba8b062" />
    <link rel="stylesheet" type="text/css" href="../_static/collapsible-lists/css/tree_view.css?v=a885cde7" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b" />
  <script src="../_static/vendor/fontawesome/6.5.2/js/all.min.js?digest=dfe6caa3a7d634c4db9b"></script>

    <script src="../_static/documentation_options.js?v=bd21b5a6"></script>
    <script src="../_static/doctools.js?v=fd6eb6e6"></script>
    <script src="../_static/sphinx_highlight.js?v=6ffebe34"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?v=887ef09a"></script>
    <script src="../_static/collapsible-lists/js/CollapsibleLists.compressed.js?v=73120307"></script>
    <script src="../_static/collapsible-lists/js/apply-collapsible-lists.js?v=660e4f45"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'generated/structRP2040_1_1dma__control';</script>
    <link rel="icon" href="https://www.libre-embedded.com/favicon.ico"/>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Struct dma_debug" href="structRP2040_1_1dma__debug.html" />
    <link rel="prev" title="Struct dma" href="structRP2040_1_1dma.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="en"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <div id="pst-skip-link" class="skip-link d-print-none"><a href="#main-content">Skip to main content</a></div>
  
  <div id="pst-scroll-pixel-helper"></div>
  
  <button type="button" class="btn rounded-pill" id="pst-back-to-top">
    <i class="fa-solid fa-arrow-up"></i>Back to top</button>

  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-primary-sidebar-checkbox"/>
  <label class="overlay overlay-primary" for="pst-primary-sidebar-checkbox"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-secondary-sidebar-checkbox"/>
  <label class="overlay overlay-secondary" for="pst-secondary-sidebar-checkbox"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>

  <div class="pst-async-banner-revealer d-none">
  <aside id="bd-header-version-warning" class="d-none d-print-none" aria-label="Version warning"></aside>
</div>

  
    <header class="bd-header navbar navbar-expand-lg bd-navbar d-print-none">
    </header>
  

  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">

  
    
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
  
    
    
      
    
    
    <img src="https://www.libre-embedded.com/static/png/chip-circle-bootstrap/128x128.png" class="logo__image only-light" alt="docs - Home"/>
    <script>document.write(`<img src="https://www.libre-embedded.com/static/png/chip-circle-bootstrap/128x128.png" class="logo__image only-dark" alt="docs - Home"/>`);</script>
  
  
</a></div>
        <div class="sidebar-primary-item">

 <script>
 document.write(`
   <button class="btn search-button-field search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
    <span class="search-button__default-text">Search</span>
    <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd class="kbd-shortcut__modifier">K</kbd></span>
   </button>
 `);
 </script></div>
        <div class="sidebar-primary-item"><nav class="bd-links bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">Interface Documentation</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1 current active has-children"><a class="reference internal" href="root.html">Library API</a><details open="open"><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="namespace_RP2040.html">Namespace RP2040</a></li>
<li class="toctree-l2"><a class="reference internal" href="conceptRP2040_1_1byte__size.html">Concept byte_size</a></li>
<li class="toctree-l2"><a class="reference internal" href="conceptRP2040_1_1ifgen__struct.html">Concept ifgen_struct</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1adc.html">Struct adc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1busctrl.html">Struct busctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1clocks.html">Struct clocks</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma.html">Struct dma</a></li>
<li class="toctree-l2 current active"><a class="current reference internal" href="#">Struct dma_control</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma__debug.html">Struct dma_debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1i2c.html">Struct i2c</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1interrupt__cluster.html">Struct interrupt_cluster</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__bank.html">Struct io_bank</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__qspi.html">Struct io_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__bank.html">Struct pads_bank</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__qspi.html">Struct pads_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio.html">Struct pio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio__interrupt__cluster.html">Struct pio_interrupt_cluster</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio__sm.html">Struct pio_sm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pll__sys.html">Struct pll_sys</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1ppb.html">Struct ppb</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1psm.html">Struct psm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pwm.html">Struct pwm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1resets.html">Struct resets</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rosc.html">Struct rosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rtc.html">Struct rtc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sio.html">Struct sio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1spi.html">Struct spi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1syscfg.html">Struct syscfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sysinfo.html">Struct sysinfo</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1tbman.html">Struct tbman</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1timer.html">Struct timer</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1uart.html">Struct uart</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__dpram.html">Struct usbctrl_dpram</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__regs.html">Struct usbctrl_regs</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1vreg__and__chip__reset.html">Struct vreg_and_chip_reset</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1watchdog.html">Struct watchdog</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ctrl.html">Struct xip_ctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ssi.html">Struct xip_ssi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xosc.html">Struct xosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL_8h_1a91ea0d6cf206bdb8c1d14baddba930b9.html">Enum BUSCTRL_PERFSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a538de767e8970cc3ad10111eef4223b2.html">Enum CLOCKS_CLK_ADC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ae4c9b948e6d8e4d6b52f3dcf7f82d013.html">Enum CLOCKS_CLK_GPOUT0_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ae9e37ac43e0545cc1c2304753ab4af4d.html">Enum CLOCKS_CLK_GPOUT1_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1aa07fd69b38b19b6e1c68c5b912c600f9.html">Enum CLOCKS_CLK_GPOUT2_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a5525fdaf8fc994805cf9dfeaa9ed7594.html">Enum CLOCKS_CLK_GPOUT3_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a4e17fc805aa2734f9a7e0eb5c7da8e1f.html">Enum CLOCKS_CLK_PERI_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5d6f4ad6838e30d915c48b93b521ac40.html">Enum CLOCKS_CLK_REF_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7077a7e0a8404fc43f9dea61815b1fff.html">Enum CLOCKS_CLK_REF_CTRL_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ad714821df0446576d8bd0920a1dc6791.html">Enum CLOCKS_CLK_RTC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a83c373ba89043b1c9187d2dd71b6a162.html">Enum CLOCKS_CLK_SYS_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1af633000a50b5a3b95cab2dba3caf9373.html">Enum CLOCKS_CLK_USB_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__FC0__SRC__FC0__SRC_8h_1a1edf2efccbbb67db8803dc9feb052aa0.html">Enum CLOCKS_FC0_SRC_FC0_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html">Enum DMA_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__SNIFF__CTRL__CALC_8h_1a2b87e13ee6e074361427558978fcae02.html">Enum DMA_SNIFF_CTRL_CALC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html">Enum DMA_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_I2C__IC__CON__SPEED_8h_1ab67aadafa8ffbf95c056a36ddcd265a8.html">Enum I2C_IC_CON_SPEED</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1ae76634199be351525653613c0e5c52bf.html">Enum IO_BANK_GPIO0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1ae78e6e9d1a3607c4b1b664035e4d6066.html">Enum IO_BANK_GPIO10_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a5daa6b56d9defad0be0847239f862b1a.html">Enum IO_BANK_GPIO11_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a252dc0a9943bd86b1b73522c2dc32793.html">Enum IO_BANK_GPIO12_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a91d56d035264b874929bf00485b9157b.html">Enum IO_BANK_GPIO13_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a6bdb537c4c3df8e550bc356ce389e94e.html">Enum IO_BANK_GPIO14_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a3c64de7444faf3e6baa8ee9c7dbcf985.html">Enum IO_BANK_GPIO15_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1ad91a5db1ef2b54b66b920d33304a90f9.html">Enum IO_BANK_GPIO16_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1ae0d4f2696f356ca77fc7df9d6865e6d4.html">Enum IO_BANK_GPIO17_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1a13396fe9b0955308778ed0e77e3d8a29.html">Enum IO_BANK_GPIO18_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a3e62d29edb3d2629382036ea57ce5ea3.html">Enum IO_BANK_GPIO19_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a1b2bdee7316e75503a495d4eb22c91bb.html">Enum IO_BANK_GPIO1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a13addbe6e94c79cac718041162a96ffa.html">Enum IO_BANK_GPIO20_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a08ea3276a9cc40a82be2b5b21fe80d0b.html">Enum IO_BANK_GPIO21_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a80bed9a176b704e2312e0a66e56f6e57.html">Enum IO_BANK_GPIO22_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a9a24ae70978de1ef32f437d7062456a9.html">Enum IO_BANK_GPIO23_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1ac416b1ba420cc0ede83118abd90b49cf.html">Enum IO_BANK_GPIO24_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a097165813182192fcf6d9f2429a0aeff.html">Enum IO_BANK_GPIO25_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a6279936f1db57fd8c9792508129f9012.html">Enum IO_BANK_GPIO26_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1ad88f3c6e1fb05c24037232feb158a3fa.html">Enum IO_BANK_GPIO27_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1ae32f70d90d2b30a76ad996982279424b.html">Enum IO_BANK_GPIO28_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a6392ab9177e5d5b785b43ce49ec1ae4f.html">Enum IO_BANK_GPIO29_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a6db378ed5384b2bc9c423f3848910924.html">Enum IO_BANK_GPIO2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1a0977c3fecd62b856cd128ae21daa405a.html">Enum IO_BANK_GPIO3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a7dec36efc41f461c329c45cd609b658f.html">Enum IO_BANK_GPIO4_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1ae80d81332ae40e79f57ce3f9ea23ebf8.html">Enum IO_BANK_GPIO5_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a91c25f6d12884cf06019f6f9255e21a8.html">Enum IO_BANK_GPIO6_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a529eb025d4ac76c724a17c5ac27e38b7.html">Enum IO_BANK_GPIO7_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1acae6d08b34b919c87584225858ab58ff.html">Enum IO_BANK_GPIO8_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1af20357ddc3bb53d3ff56d73642808f5e.html">Enum IO_BANK_GPIO9_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__OEOVER_8h_1abcd6bb75f6b4475c8de1ddf1259dffd9.html">Enum IO_BANK_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__OVER_8h_1a7ade5efca0736f34c051d701f991ae22.html">Enum IO_BANK_OVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html">Enum IO_QSPI_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html">Enum IO_QSPI_OVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK__DRIVE_8h_1a029394b85dc84a7b5b76ef1d6b22b1fa.html">Enum PADS_BANK_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__DRIVE_8h_1aba00e8934a3273c49acf20c82d88b2f8.html">Enum PADS_QSPI_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html">Enum PWM_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__ENABLE_8h_1a3570faca3972fd3da6afb00bbd217276.html">Enum ROSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__FREQ__RANGE_8h_1a0ebff2e60693c15a35356f0ccb4bfc9e.html">Enum ROSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__DIV__DIV_8h_1a8847629124ffea7dd3ad4141c64b74f4.html">Enum ROSC_DIV_DIV</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQA__PASSWD_8h_1a8b16f73fc898ba5e40875b284eeb0724.html">Enum ROSC_FREQA_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQB__PASSWD_8h_1a7685c62221caa19ef61436d63a3338ee.html">Enum ROSC_FREQB_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a5f36e461ccbecea4a3e0b68ecbdf6618.html">Enum USBCTRL_DPRAM_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__ISO__OFFSET_8h_1ae10683e74bf9aa662192be85b13d914a.html">Enum USBCTRL_DPRAM_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__SPI__FRF_8h_1a5e607f6cf8b26adf8cfe17da1f39f831.html">Enum XIP_SSI_CTRLR0_SPI_FRF</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__TMOD_8h_1a0a19e44e64772621a71f387c1e455435.html">Enum XIP_SSI_CTRLR0_TMOD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a5c55168b6c6dcfd960e404e21b7469a3.html">Enum XIP_SSI_SPI_CTRLR0_INST_L</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d1e8f22429f4624ad07ebfefaa01e88.html">Enum XIP_SSI_SPI_CTRLR0_TRANS_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__ENABLE_8h_1a3f8895aac6a4e34c918d67fe2f083cb9.html">Enum XOSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__FREQ__RANGE_8h_1a4d20b2b85550b28fff85dbab673e344b.html">Enum XOSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__STATUS__FREQ__RANGE_8h_1a4c0a3d6fc14dd5b6a6a4f2d6a59bbf08.html">Enum XOSC_STATUS_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__common_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__generated_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__generated2_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1ad73e527db70ffd4ea8d979fff0900256.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1af10c56302eb98996fe3a419b63c64875.html">Function RP2040::from_string(const char *, CLOCKS_CLK_ADC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ada691ce965e3ed555cc570a75a3f174b.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a2424d8c92523a4da93b6c3191aa353fb.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a0b67863198f6a43a40e5bee978966249.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1abc1f2a3dd705f5d4f9547a830af3bfa0.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ad46fddfec0e3eddaca6ef8930edb791f.html">Function RP2040::from_string(const char *, CLOCKS_CLK_PERI_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a886c72abd525f917cfa62a90fcce9f63.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7dd2f0969e47fdb394c6acbca430784e.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ac915605f64c53317ee5e382e0dc49818.html">Function RP2040::from_string(const char *, CLOCKS_CLK_RTC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1abbc017deefea3fa9a079ef9eb58d0471.html">Function RP2040::from_string(const char *, CLOCKS_CLK_SYS_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae43d2aaab19cc1f79d163c6078a1f68d.html">Function RP2040::from_string(const char *, CLOCKS_CLK_USB_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a2c783d6efc059e6873f319ebf851c337.html">Function RP2040::from_string(const char *, CLOCKS_FC0_SRC_FC0_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1a745c295960dcc77db25ef5e3bc39bca1.html">Function RP2040::from_string(const char *, DMA_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1aff42bdae9df90dba3cd3cde082374083.html">Function RP2040::from_string(const char *, DMA_SNIFF_CTRL_CALC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1aa745a915043b4a444d1f676ae43e4fd6.html">Function RP2040::from_string(const char *, DMA_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1a7a7466c4a6291112b5c0bf2cae7c4ef0.html">Function RP2040::from_string(const char *, I2C_IC_CON_SPEED&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a989c97e9f750f5dbfa4e88d2a5a07358.html">Function RP2040::from_string(const char *, IO_BANK_GPIO0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a67d7bfd831d8fa8943562b26a13e6e3e.html">Function RP2040::from_string(const char *, IO_BANK_GPIO10_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a65f6c256352c42615546163bd0620890.html">Function RP2040::from_string(const char *, IO_BANK_GPIO11_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a4b14e8b3ad12249750f97ddeb6307f35.html">Function RP2040::from_string(const char *, IO_BANK_GPIO12_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a23f3fcd57b863af6bae3d57a733e1243.html">Function RP2040::from_string(const char *, IO_BANK_GPIO13_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1ac192d64dfc6c7359d7a63c0d8e34bba6.html">Function RP2040::from_string(const char *, IO_BANK_GPIO14_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1ab031fa763032b08132b38dbe154bfc52.html">Function RP2040::from_string(const char *, IO_BANK_GPIO15_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1a01e71684f576d605dee65e41e78b52f0.html">Function RP2040::from_string(const char *, IO_BANK_GPIO16_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1a7f6a4904ac32327267c1656546f342ac.html">Function RP2040::from_string(const char *, IO_BANK_GPIO17_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1ac77cb38ea5123563b2cc1f8440339984.html">Function RP2040::from_string(const char *, IO_BANK_GPIO18_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a24db16b09881e458cd332f5e9345263f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO19_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a68aff1cfa74afe46df3d3f61d6368748.html">Function RP2040::from_string(const char *, IO_BANK_GPIO1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a9d02e0af542482e0bcb9b64b84bbf772.html">Function RP2040::from_string(const char *, IO_BANK_GPIO20_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a1396f7740a98d7ca9ecc31aaad60146f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO21_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a0c76f387eece73a4ca2f30ac14b12f65.html">Function RP2040::from_string(const char *, IO_BANK_GPIO22_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a1fc0aa88dab32334811eac858a87e0c6.html">Function RP2040::from_string(const char *, IO_BANK_GPIO23_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a8366cab20f4de1e5e497cfa880b41245.html">Function RP2040::from_string(const char *, IO_BANK_GPIO24_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1aa0297599b6890150e6153168256b5c14.html">Function RP2040::from_string(const char *, IO_BANK_GPIO25_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a84f1d8c499c393681af34055780fa5fc.html">Function RP2040::from_string(const char *, IO_BANK_GPIO26_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a91d845b5581d2ad6ca07528b3ad92b58.html">Function RP2040::from_string(const char *, IO_BANK_GPIO27_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1a582c0ee84bd343c4c35bf5a873d9b5cc.html">Function RP2040::from_string(const char *, IO_BANK_GPIO28_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a8b9cfa60a212f7b6b30c22ebed6299c9.html">Function RP2040::from_string(const char *, IO_BANK_GPIO29_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a533ad8973d708be890677943d93b5989.html">Function RP2040::from_string(const char *, IO_BANK_GPIO2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1a30b6a70e6136aeb07e56ecbe237d6a1f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1acc9f3a64d610ab7e5cb396739205d0d5.html">Function RP2040::from_string(const char *, IO_BANK_GPIO4_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a38aa345e13da7bb18fa3a71e341d2a75.html">Function RP2040::from_string(const char *, IO_BANK_GPIO5_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a08061355f9752f0469fc6cd33bb34a1b.html">Function RP2040::from_string(const char *, IO_BANK_GPIO6_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a89243a5ebfedc174dcd1726a89e415d7.html">Function RP2040::from_string(const char *, IO_BANK_GPIO7_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1ae7ced33be86afd41ee90a3ce29c221ed.html">Function RP2040::from_string(const char *, IO_BANK_GPIO8_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1a6e1c9779e2f50b48c1e786375aa9a99f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO9_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a3cd34257d31ee8518c48a1c37c34ff57.html">Function RP2040::from_string(const char *, IO_BANK_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1afba5c1b479836c2527d1b76d259357a1.html">Function RP2040::from_string(const char *, IO_BANK_OVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a81976f291539dc6a90ce3e6dc252c0ae.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ad37b083a1a6605451a6acba538e2253a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a761f16bf7ec164a18d24e8212c35722e.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a180f5a664bcdf1646af84f693375e8b5.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1af619ff15af8a53ec0392176672156d8a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a023e87878a3394eedaf5504ffec3f851.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a62cb92ae43bbf0dfe4c0bccdd4fd5715.html">Function RP2040::from_string(const char *, IO_QSPI_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1af4404f3178452c93dd04ab503124177d.html">Function RP2040::from_string(const char *, IO_QSPI_OVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1a192b66c28dced37b0a7f1a6db1ab00f9.html">Function RP2040::from_string(const char *, PADS_BANK_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a280e3d78c375aafc0cba9717c93f50ff.html">Function RP2040::from_string(const char *, PADS_QSPI_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1ae1186d521494005120a18e6899931edc.html">Function RP2040::from_string(const char *, PWM_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac21d9eaa29308b37dc27ade9bf318b0a.html">Function RP2040::from_string(const char *, ROSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1aef7a55da107efa799c6b9b20c59d2617.html">Function RP2040::from_string(const char *, ROSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1acd343d8509d0bf69a9ab65ba930fe267.html">Function RP2040::from_string(const char *, ROSC_DIV_DIV&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a12a81d28c957bc7d3b11ad033ee79e30.html">Function RP2040::from_string(const char *, ROSC_FREQA_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1ad01541112286c190686befb17fcdf650.html">Function RP2040::from_string(const char *, ROSC_FREQB_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a0220c7c05657f0b681986946beaa6277.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1a6d4657aca914f36f843ca5139f75fc35.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1aa82a146ff5caafdeefa18ff56a635d19.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_SPI_FRF&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1aaf081d5bedf99b3e2e5c24c844e6e9e9.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_TMOD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aa05679f3418b0205b8b44ddcbf9fc67d.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_INST_L&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a1c6ea7bd536c0a622c8e9d46a2f14329.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_TRANS_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1aeaf70c93b9b325bdd85f3d002dad8ea5.html">Function RP2040::from_string(const char *, XOSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1ac4576136381f416907a240f81d04830e.html">Function RP2040::from_string(const char *, XOSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1ae409249f30af95b4622ea79254c265ff.html">Function RP2040::from_string(const char *, XOSC_STATUS_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1aec8e46eb5219b21de92ec55c5b0a061f.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a7d4aef984a9b516f241f13f63139aed7.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1aa76943bb8b8229f11207fc06be759644.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a926531f035d4b6da6c3ebf5ddf188756.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a4d45d700d1b99c4cfb9f367675d3907e.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a4854f4487974551a8bbe3eb468e87569.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1ae27fc5b8c130fa60e93f3d81c493b7ec.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a9a880d1d35be166b5738b83611892bb5.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a2a7a9687de33ac0ecde0c74cad004d3e.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1af8dc268e8962f2335357821937efb14a.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a074d21d4a89b300ea7d2182e99d374e7.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1afda520f86e08211eef8fc57026dfec52.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1a8381385689b6d931fd2d985248d2bf84.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, BUSCTRL_PERFSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1ae34aecc5b19d346921f25fe4c9c0334c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1aaf881dd7b273d2f7c3c0bf368d281873.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ad3272235db0a4e165a8f36f93eea1276.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1ae34def65bf114a97649c0071061fd2d2.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a437a6f97bf87e07d0ef0efefa3effc76.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1aca524092de8820804cb01905e079b1b8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1adc17ad23775ea2a42cec0c10000362ba.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a93b98eafdecbd5e7fac2190dc6de7ab5.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a78ea8172b1abc3466c32c9b16d4c156f.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a7d1b7f4d6a8583c281ae8484059ee266.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae3dde60b45369d9eaf2add6f1d181398.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a9fcf6f291c9dca3f85269d2ae834c79d.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1a13eecffa3e5de91051397c94d952a7db.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a0b5de265af9fd0f915856ca7504b5d1b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1a82dfd628f219250b32705b3eabf08c3e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1ab5dd6a60b86b6b24980858c68043d19b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, I2C_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a374386af3d5e0b11c1225d1534aecd2b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a32acb10b357f132dc7538f5b289a42c0.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1aefc3e523193c0d1b2a2ecbb7099c55af.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a964f9540758366d17e1c2108510d87cd.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a245044834e52e49063789d6e9a49ce9c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a070a24f2c774f9374a7a7b89f45dab62.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a4bbb1cb9cac9f95ed32086c0b17929fd.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1a6ea59fea34ccb41370ba121a273062c8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1a89c1550a47ed678b789c2e0d741a1e38.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1a42fdbd32f2810becffdb77cfc1487232.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1af8e33ddfe0a007daf4f09bbae2dcf4f4.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1abab6d17b6bd2ebd575580fec389f2833.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a508571e76094426d48965ec60eaf4a31.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a17d119b7a8acbb5410be58f008c6e77b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a17cc14b6aa9b600a231286afec233287.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a5be60416a18a6e3fe9fea4ce07ea8258.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a88d43fe23d3307c166278526452e0cfe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1ac17775eaa11fd3061a00380d9da76540.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a8fdd33470372387f00d24b1f4b7e1626.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a3c27b6133634fce8d19cd4083dc58dad.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1a4e11f05070a6411616c8d37e17397770.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a4e7be6f74f3a68c8d4e563c6ff9e57f4.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a9a655cfbf028bf91242a5a3a3d668a32.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1ac15020ad93472d3b64e56cb4851f9210.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a346e17d850b795756c1ea208e910efa8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1adb4192dd85c60090d72beab548c5b5ee.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a5e524345499dc99692c368e8fc8117af.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a6565565a2a0bbd00f09354ba8386995d.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1a65f9742db6a75cace2d5e90b0167fcbe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1af88ebbc4c493e01d9f69bc0090d3de08.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a440a2cc24a0fc3f691ce834b6251eb00.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1ad41e9ed67682c67d762c514cbc60808b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8fde21a02e90e27d8121ea92de0f7c31.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ae105714c93d697ca602dbbbf82e44a90.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a2a78c6979296c909747434da560c04df.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a1e9b25266683ce50f6340bcbd2d3ebdc.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a5db95d0aa290fc0c2c3ec34afbb24405.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a7ef646cf75662d2844df1593a597b575.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a8bf8b08b12a6bb260df83ba74ca15a21.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1a0bc73404a9a6c6d2333b890e934f1853.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1a76a4da7bc19044be03b77eac635554f6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PADS_BANK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a13618d51ab90c6702ffc21e802a3fe62.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PADS_QSPI_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1aac7d998d632d4ca47749a11c8bea2f43.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PWM_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac26a9328d83bbbe873638019887d358c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1ae277a3e2d65841d9079048b11debc741.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1aeffb0cda25ad138f8112b65acb9b093e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a290c91e245554b7ab50ed72d54c56d4c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a27463f0c2d16db60fecfc65623b4e24e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a9427e53f5322494239399d23af8395b6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, USBCTRL_DPRAM_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1af0e1db60ef158a28b955c59c11594303.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, USBCTRL_DPRAM_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a28469b0f79d8668b9bb0b301bf53bc33.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a7c8302b06cdf32569d17a26c16cd4cfe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aecf4213a07ae2c98c48f0cde2c5de480.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d70f6b85d92f4269601b33042e8adc6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1ab61608e0a008220aec3faa4c9599c0e0.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a4145392ea6889ed21b87a743326007de.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a733de8c6e229d60f250d368fb61e8214.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1a6c6a1e5869d758e68f40b308afdd7bbe.html">Function RP2040::to_string(BUSCTRL_PERFSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a97fd9b012e4b7643f628aa5907c3b68c.html">Function RP2040::to_string(CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1a7c385cce0e4d6a1da347cfc708e556a4.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a5dc5c5da7bbf10276c6e23a3cf4db2ef.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a26422a2d01506d6b3cde398980a84d45.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1aebee46d9c35b73af731705f9767e1c4d.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a44ccb23d69aaaa0659bce2849816c6bf.html">Function RP2040::to_string(CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5a3a689afd72317c354233c19e4317cc.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a8cea234e6eb8ee3a15e0cedfa9226849.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6230594496687659e47bbccdf3b7fc3b.html">Function RP2040::to_string(CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a102eddfaec54200ccc1944ca1a4a7a0e.html">Function RP2040::to_string(CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1adc769038d30a62f27d0a4080baa44e80.html">Function RP2040::to_string(CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1ab0c389630018ecfb8f826eab9f516898.html">Function RP2040::to_string(CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1ab2d82bb5907ec53876527adbd25118aa.html">Function RP2040::to_string(DMA_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a7e9acafc7d91b512a03034df932f40b9.html">Function RP2040::to_string(DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1a402c315463b1c749d92f504c19df0d90.html">Function RP2040::to_string(DMA_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1ac750dbecce1af4b4eadacff6bfc79e68.html">Function RP2040::to_string(I2C_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a2a70f0075b033382dcf3881a74c1465a.html">Function RP2040::to_string(IO_BANK_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1aef5e980826467e80cd4a47e7d776c3d0.html">Function RP2040::to_string(IO_BANK_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a792d8925a2f49fe2563eca0805a7d941.html">Function RP2040::to_string(IO_BANK_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a5aa7e91be8eb8f8cc8c8c37b25821028.html">Function RP2040::to_string(IO_BANK_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a513b34c6a9550bf01659972647ece3cd.html">Function RP2040::to_string(IO_BANK_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a063c0f0c25ed50f5d58cd756a9ec9b1e.html">Function RP2040::to_string(IO_BANK_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a77efb350fe3808e0d1c01541137d36af.html">Function RP2040::to_string(IO_BANK_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1afebdb55a507404794f84f92e297dcb04.html">Function RP2040::to_string(IO_BANK_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1aa0f8f17367f37e0216a588f74398475b.html">Function RP2040::to_string(IO_BANK_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1ab26d2be3cfefcb6ed79d4a3fb4028254.html">Function RP2040::to_string(IO_BANK_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a7365340508386bdb3b9cdb57a2a89c1b.html">Function RP2040::to_string(IO_BANK_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a6fd22e37a0e316c0ae803d4d0188d4a2.html">Function RP2040::to_string(IO_BANK_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a9f4896681cbb4c253102cb843c2905da.html">Function RP2040::to_string(IO_BANK_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1aeba4cc7f5c63d64fd7f4e6f915d980a2.html">Function RP2040::to_string(IO_BANK_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a4a600905902b11e0dd5314fd9d450131.html">Function RP2040::to_string(IO_BANK_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a8b3ed2c87bb766bf41263d4dd3e4f9f3.html">Function RP2040::to_string(IO_BANK_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a1c46408e5dad35e67af9590d297b9c45.html">Function RP2040::to_string(IO_BANK_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a838e4bf0625fd2096784ca28c66b93e0.html">Function RP2040::to_string(IO_BANK_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1aabd1510d7f17bf4b5fedeb304765c616.html">Function RP2040::to_string(IO_BANK_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a76a03e2046051e0df4371e66694ccc8a.html">Function RP2040::to_string(IO_BANK_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1ad99ee21e24ba84891f215947a61a5a92.html">Function RP2040::to_string(IO_BANK_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1aa7cd1fba0198ae9540851091ab314416.html">Function RP2040::to_string(IO_BANK_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a59e9b153b197a9cac625364a2d9576d4.html">Function RP2040::to_string(IO_BANK_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1ae5021878e8a9d53a6d79ffff971c4205.html">Function RP2040::to_string(IO_BANK_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a54033788846062a716280d900e3431b3.html">Function RP2040::to_string(IO_BANK_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a30d394e4bc5797cdac797251a76de67d.html">Function RP2040::to_string(IO_BANK_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1ad5155beaf5b2ca69985d39917c009668.html">Function RP2040::to_string(IO_BANK_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a6d7b428ffcedd4d77106f5b30df1bfb5.html">Function RP2040::to_string(IO_BANK_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1a17419f096374a91cd6ccb9c4d12eb347.html">Function RP2040::to_string(IO_BANK_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1ae1ce5e909dfee742e4b81096f4a119bd.html">Function RP2040::to_string(IO_BANK_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a5e992427aaf4fdcedf40fb67334c0c59.html">Function RP2040::to_string(IO_BANK_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1a6d17f66fe732707284b0aef76471c7c6.html">Function RP2040::to_string(IO_BANK_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8d8b03cd096b2871b5e16cfb0898e972.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a94bad3ae13010a42f6b6532b94ddd574.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1abb5354e60bf9cc3eb307b3e38b27631b.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a5be9abb57b98c76874439e3f724b6148.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a64b63cc2ad36e5f5d453987481408217.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1ae032b1914d933e29be7522ab0cccc174.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a53cccf6e5539df9a76386e1147e80963.html">Function RP2040::to_string(IO_QSPI_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1a5ab2c8c1f99eadd821df89dca4d49656.html">Function RP2040::to_string(IO_QSPI_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1ac855e507c6e104b4459e127770689d4f.html">Function RP2040::to_string(PADS_BANK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a49b251d6a3ebed500efd0c952de490e9.html">Function RP2040::to_string(PADS_QSPI_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1a36241fcbc3bc24bfe44687925d24e6f1.html">Function RP2040::to_string(PWM_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1a303a1a8ff85995598870000ccfd29c6c.html">Function RP2040::to_string(ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1a9f314b39c43cc23d03c84e2538e22b79.html">Function RP2040::to_string(ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1abfee971ca95dcd1e9fbc8516bd37cf67.html">Function RP2040::to_string(ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a8b585b2980b8b6025e86ba7151f58791.html">Function RP2040::to_string(ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a8b14933c40df91a38dd08439d23b9328.html">Function RP2040::to_string(ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1ac8eaa9e02f05a29bad4eb89e73087991.html">Function RP2040::to_string(USBCTRL_DPRAM_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1a9cdacc3d011546daa1c1f78b94e91ef5.html">Function RP2040::to_string(USBCTRL_DPRAM_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a1c1b22432334801a566d0a26432beb7c.html">Function RP2040::to_string(XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a209a6676d12f0030abcc3c781d01bb92.html">Function RP2040::to_string(XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a4f68d533ece47bc709296d130d9cab58.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a8485ac1040e82a75e13eb630e8892a15.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1a77475975061b754567fcd720d4980937.html">Function RP2040::to_string(XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a85ed0a79c46c41eee377af216e32a731.html">Function RP2040::to_string(XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a7d2f35161e60b8837c0ccfe6b3588a32.html">Function RP2040::to_string(XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_adc_8h_1a1d4de6bda11dc674b3b7d6ade2a32914.html">Variable RP2040::ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_busctrl_8h_1a5a41b954cf1be08b08b1f07519f3c0b0.html">Variable RP2040::BUSCTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_clocks_8h_1abfe36d0db3f02ce8363e425c3b938f6d.html">Variable RP2040::CLOCKS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_common_8h_1a1ea4b64e32472c7b863964b734c61840.html">Variable RP2040::default_endian</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma_8h_1a9a524d0dc47b597b4cbb3e87f9d7ea7b.html">Variable RP2040::DMA</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma__control_8h_1a6de14d2cde4d2b9ccaf6996c15945a17.html">Variable RP2040::DMA_CONTROL_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma__debug_8h_1aefe38c7eb401031588b5a028ae488330.html">Variable RP2040::DMA_DEBUG_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c_8h_1a94df85e2a206d4ccaeb0bd6468a553b0.html">Variable RP2040::I2C0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c_8h_1aeb0332460d1e518c1ca35fdc322889af.html">Variable RP2040::I2C1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_interrupt__cluster_8h_1aab1dc9fec8288be17718e8c2a8cb4552.html">Variable RP2040::INTERRUPT_CLUSTER_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__bank_8h_1a0a2be52a99b02814804346c6ac762e40.html">Variable RP2040::IO_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__qspi_8h_1aed84253c950672b80830eb54707a47e4.html">Variable RP2040::IO_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__bank_8h_1a629d4262fb879b646a7c9680c1ad905e.html">Variable RP2040::PADS_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__qspi_8h_1a83ec6aef28f8772c448f2c396e5e6dda.html">Variable RP2040::PADS_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio_8h_1ae575bab16443dfa379076f1c18bcf0cc.html">Variable RP2040::PIO0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio_8h_1a688aad3f740cf43456cabb774981fc99.html">Variable RP2040::PIO1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio__interrupt__cluster_8h_1a9023974561ac718d94176c7df7f168e1.html">Variable RP2040::PIO_INTERRUPT_CLUSTER_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio__sm_8h_1a7b1e519e4c61b6891ea622c27442e953.html">Variable RP2040::PIO_SM_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1aa153e8c0d55b5b5c68530af75f80656c.html">Variable RP2040::PLL_SYS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1a523b3e17074bcc779d524c90832dfdcf.html">Variable RP2040::PLL_USB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ppb_8h_1a3a6b87deb62e990b9fd2ec86f591cf8d.html">Variable RP2040::PPB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_psm_8h_1a7bab85efe46533f505e53b05424c63a4.html">Variable RP2040::PSM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pwm_8h_1aca390d4f6b5076074bd006c3fa1eb69a.html">Variable RP2040::PWM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_resets_8h_1afd721b2810df1577ff2814f80791d33a.html">Variable RP2040::RESETS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rosc_8h_1ac2a09fffd3d1db9fb04c94216a5ca4fe.html">Variable RP2040::ROSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rtc_8h_1a8484a1ea4d64efd9da6c009c834935f5.html">Variable RP2040::RTC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sio_8h_1a340dc660911d8373c114eeaaac0903a2.html">Variable RP2040::SIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi_8h_1a290c6b9963ed083d74485595755607aa.html">Variable RP2040::SPI0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi_8h_1a8e6eeeb7f88dc4c4d9196ea05f668ae1.html">Variable RP2040::SPI1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_syscfg_8h_1a9ff7f1a9fba56cf8980f545c2f76bb38.html">Variable RP2040::SYSCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sysinfo_8h_1a7100f052e69cfa90b35e9549e1e04ae8.html">Variable RP2040::SYSINFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_tbman_8h_1a933ab585dea19f1832e146d4e8dd81de.html">Variable RP2040::TBMAN</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_timer_8h_1a082ac41590c7bc2c77fc24c41c54983d.html">Variable RP2040::TIMER</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_uart_8h_1a05de92114bd72e75e99e4d5f3501ad87.html">Variable RP2040::UART0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_uart_8h_1ae9d24bd6636f97caa1cf701d5cf0856f.html">Variable RP2040::UART1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__dpram_8h_1a91397ada2714c964aa8d61009d5442c1.html">Variable RP2040::USBCTRL_DPRAM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__regs_8h_1a4f6ff4ecaecd1f719344a5b0d5c02da1.html">Variable RP2040::USBCTRL_REGS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vreg__and__chip__reset_8h_1a5d42e304b0365812798df16fe8f8d370.html">Variable RP2040::VREG_AND_CHIP_RESET</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_watchdog_8h_1a0d21fe7c8d57e3c2d75f5f8acff5a2c0.html">Variable RP2040::WATCHDOG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ctrl_8h_1aa0d007ea13e7d8a5d9b5ed404e18f603.html">Variable RP2040::XIP_CTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ssi_8h_1a1c87d50eacd8e8cd31b69d0858e7094b.html">Variable RP2040::XIP_SSI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xosc_8h_1a1501d9bf722d97cef0600a0fd300bab8.html">Variable RP2040::XOSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_BUSCTRL__PERFSEL_8h_1a94f38f7a37bcd0c512bf103f3d5ba1e1.html">Define RP2040_ENUMS_BUSCTRL_PERFSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a40dd9e0706991129710b4332667895d1.html">Define RP2040_ENUMS_CLOCKS_CLK_ADC_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ad6a7dd45a03f088aa98dedda47810cf6.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a891449d8ee35c1c8f51df4b363c3bece.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a4fda4fd0c164fac48bcdfe68503aac12.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a1c611755fd33a76e468862a73d20b2db.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ac13aeb4b4bff47317c3a3a3366c2593b.html">Define RP2040_ENUMS_CLOCKS_CLK_PERI_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a9fb56fb592d7347833ff000840c6da44.html">Define RP2040_ENUMS_CLOCKS_CLK_REF_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__REF__CTRL__SRC_8h_1ac05728ff480686be7eaef134a75a5996.html">Define RP2040_ENUMS_CLOCKS_CLK_REF_CTRL_SRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6835975d081db54c0c737bec050350d0.html">Define RP2040_ENUMS_CLOCKS_CLK_RTC_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a6894fc299d92c8cd9f9851752bfde9b3.html">Define RP2040_ENUMS_CLOCKS_CLK_SYS_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae69bcb5dc3c8bf01fd39ffd8b1a740e8.html">Define RP2040_ENUMS_CLOCKS_CLK_USB_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__FC0__SRC__FC0__SRC_8h_1ae4019828b06e2e6294b3d65859eb99cc.html">Define RP2040_ENUMS_CLOCKS_FC0_SRC_FC0_SRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__DATA__SIZE_8h_1a54e25df26b19a290935fedeeeea0cae7.html">Define RP2040_ENUMS_DMA_DATA_SIZE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__SNIFF__CTRL__CALC_8h_1a03f316e5e2873b15860abf0ba45bd3d4.html">Define RP2040_ENUMS_DMA_SNIFF_CTRL_CALC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__TREQ__SEL_8h_1aca5218f68848f619f16efd990da18cdd.html">Define RP2040_ENUMS_DMA_TREQ_SEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_I2C__IC__CON__SPEED_8h_1a37f85aa223e1529081ceff8118d2efbc.html">Define RP2040_ENUMS_I2C_IC_CON_SPEED_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1ac5354ff66acf829a63d3651b707b400d.html">Define RP2040_ENUMS_IO_BANK_GPIO0_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a7db47448ed548d4ecf760c93622fe962.html">Define RP2040_ENUMS_IO_BANK_GPIO10_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a544320e3e57ba2b95a965c3d62957363.html">Define RP2040_ENUMS_IO_BANK_GPIO11_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a8dec38e84dd37e029427e5adaf1b129f.html">Define RP2040_ENUMS_IO_BANK_GPIO12_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1aa93cc0200d70cb4b0cdb0f0a54b0886b.html">Define RP2040_ENUMS_IO_BANK_GPIO13_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a8640f32dedfd3a5970137f553d970b09.html">Define RP2040_ENUMS_IO_BANK_GPIO14_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a4d17373a4e98e7f737da70dfe9b711f3.html">Define RP2040_ENUMS_IO_BANK_GPIO15_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1aca4dead08e137205bf2c39732d8e35bc.html">Define RP2040_ENUMS_IO_BANK_GPIO16_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1acc96c6069792afa61d5a767aaffa8663.html">Define RP2040_ENUMS_IO_BANK_GPIO17_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1afb0e9b224af54865e58c3daf91f2881a.html">Define RP2040_ENUMS_IO_BANK_GPIO18_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a1c2c04771153a701275ba25d3c70b06d.html">Define RP2040_ENUMS_IO_BANK_GPIO19_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a274d90dcd895cb147e411ad4bcd919c4.html">Define RP2040_ENUMS_IO_BANK_GPIO1_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a179de94278c2352a5304c8babeece81c.html">Define RP2040_ENUMS_IO_BANK_GPIO20_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a1b9eeee91f083446e433c7a54b1085db.html">Define RP2040_ENUMS_IO_BANK_GPIO21_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1aff36aad38b5992b4715d513b530dfee4.html">Define RP2040_ENUMS_IO_BANK_GPIO22_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a2d343a696e87160d1e01463ec273ac05.html">Define RP2040_ENUMS_IO_BANK_GPIO23_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1aa6bf2affe51cc0ad732d77c62f3a4ea3.html">Define RP2040_ENUMS_IO_BANK_GPIO24_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a84ff63a16618de24d0ff92cc7a89cad6.html">Define RP2040_ENUMS_IO_BANK_GPIO25_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a4b62a7b5fbc9a5eab7945b063804c851.html">Define RP2040_ENUMS_IO_BANK_GPIO26_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1ac208875a5b409903678065049e7189cb.html">Define RP2040_ENUMS_IO_BANK_GPIO27_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1aae235b3075e0a5dff0e27ebfcde0a86c.html">Define RP2040_ENUMS_IO_BANK_GPIO28_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a174d021ffe3ea303361d83c5a42b1d5e.html">Define RP2040_ENUMS_IO_BANK_GPIO29_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1acd41df4119da5826009439d8d23dafc8.html">Define RP2040_ENUMS_IO_BANK_GPIO2_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1aed5221a94a2a87eae8b88fb9f95959fc.html">Define RP2040_ENUMS_IO_BANK_GPIO3_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1abd843f9c1d69e09e0c9222d623260b05.html">Define RP2040_ENUMS_IO_BANK_GPIO4_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a205ecfe0148c0bd4bba7392bb838b0a2.html">Define RP2040_ENUMS_IO_BANK_GPIO5_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a042943a3629fb44641d0c744179a4489.html">Define RP2040_ENUMS_IO_BANK_GPIO6_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a1b3a5c95d75b74a0ce172ff674da5205.html">Define RP2040_ENUMS_IO_BANK_GPIO7_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1afc62b486e4b27fd7cdf35c869fbfca79.html">Define RP2040_ENUMS_IO_BANK_GPIO8_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1a3d96cf05ac077302fb79889751ab6c19.html">Define RP2040_ENUMS_IO_BANK_GPIO9_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__OEOVER_8h_1a3a0bdc41e12e52f77ba90e10abf6cd54.html">Define RP2040_ENUMS_IO_BANK_OEOVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__OVER_8h_1a9384bb977b37014d7638d64234e53cb4.html">Define RP2040_ENUMS_IO_BANK_OVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a3611da08d3f42653f3475cd970615ae4.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a87ed4e000b108090b5b41c63ed824bfc.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a474a1c3eb1ef08ad6a846ba8e9efa0b8.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1aaf28315913e214dc1218dc4d7bca05a6.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a11881944c08d0d9ea80c4810df2177ff.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aaeb1591d890d451df73bc18d33a59414.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__OEOVER_8h_1a00f86df61f6356d2d7fed5614743f5b3.html">Define RP2040_ENUMS_IO_QSPI_OEOVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__OVER_8h_1a7488908b78aaf1186d29ff9c7ace15d2.html">Define RP2040_ENUMS_IO_QSPI_OVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PADS__BANK__DRIVE_8h_1adde5100d19a9bd94d3e5cdc07a6ef09f.html">Define RP2040_ENUMS_PADS_BANK_DRIVE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PADS__QSPI__DRIVE_8h_1a55b6196bf9e276cd92839343730c912e.html">Define RP2040_ENUMS_PADS_QSPI_DRIVE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PWM__DIVMODE_8h_1ae5a934a89eb55ca6aacf23bcc5c21289.html">Define RP2040_ENUMS_PWM_DIVMODE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__CTRL__ENABLE_8h_1a1c2a47d90c49e7b8ac06ca285391c712.html">Define RP2040_ENUMS_ROSC_CTRL_ENABLE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__CTRL__FREQ__RANGE_8h_1a867f5d2b3d60c59e05815b0915bbb977.html">Define RP2040_ENUMS_ROSC_CTRL_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__DIV__DIV_8h_1ae9d787dc703456dcc98cbc1d4db9c2d0.html">Define RP2040_ENUMS_ROSC_DIV_DIV_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__FREQA__PASSWD_8h_1ac37e9d1ae97729a21cbca7ea43775c50.html">Define RP2040_ENUMS_ROSC_FREQA_PASSWD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__FREQB__PASSWD_8h_1afd9291fe9fc5833b462e979565dd2534.html">Define RP2040_ENUMS_ROSC_FREQB_PASSWD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1aab00bb488738fec51ea44cf513be62c6.html">Define RP2040_ENUMS_USBCTRL_DPRAM_ENDPOINT_TYPE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_USBCTRL__DPRAM__ISO__OFFSET_8h_1a1dc1ec4a24dcc92adf77d0deb43aa1c8.html">Define RP2040_ENUMS_USBCTRL_DPRAM_ISO_OFFSET_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__CTRLR0__SPI__FRF_8h_1a92ef28fd22c28f79c017db984e19c648.html">Define RP2040_ENUMS_XIP_SSI_CTRLR0_SPI_FRF_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__CTRLR0__TMOD_8h_1a8531da05fd3650601ea90cdd071650a3.html">Define RP2040_ENUMS_XIP_SSI_CTRLR0_TMOD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a09a0a883c9ea99cb3239ac9c04b1738e.html">Define RP2040_ENUMS_XIP_SSI_SPI_CTRLR0_INST_L_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1ad4d2169e5f5b56957eda0342e36ced0f.html">Define RP2040_ENUMS_XIP_SSI_SPI_CTRLR0_TRANS_TYPE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__CTRL__ENABLE_8h_1a614b4faed94e6e4db5c53bd129c20169.html">Define RP2040_ENUMS_XOSC_CTRL_ENABLE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__CTRL__FREQ__RANGE_8h_1a76cc6d58b78699195265e1bcb8322c6e.html">Define RP2040_ENUMS_XOSC_CTRL_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__STATUS__FREQ__RANGE_8h_1ad55aa24844a491e9f607056f8cd5b942.html">Define RP2040_ENUMS_XOSC_STATUS_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_common_8h_1a207a999f714c275f12f79494ff04a316.html">Define RP2040_IFGEN_COMMON_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_adc_8h_1aa66a84d4b73056600f0cf9725d0b7171.html">Define RP2040_STRUCTS_ADC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_busctrl_8h_1a564910620cd54c54e77d15199215c085.html">Define RP2040_STRUCTS_BUSCTRL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_clocks_8h_1a23e23ec33f5834e6cdb83693a69acc98.html">Define RP2040_STRUCTS_CLOCKS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma__control_8h_1ad93b540f432df86d47fcd411ef99cdb4.html">Define RP2040_STRUCTS_DMA_CONTROL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma__debug_8h_1a7c14a8710ece66bc080d3ca05b20f632.html">Define RP2040_STRUCTS_DMA_DEBUG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma_8h_1a1b827b2405d392f67ca015074e19895f.html">Define RP2040_STRUCTS_DMA_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_i2c_8h_1ab38d25e47e1eef95e46b382de2549ccc.html">Define RP2040_STRUCTS_I2C_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_interrupt__cluster_8h_1a9c5a14c0ecdde3f4b136cd0324b0f1a6.html">Define RP2040_STRUCTS_INTERRUPT_CLUSTER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_io__bank_8h_1a574ef89b5c80e30c8f325f27723f187e.html">Define RP2040_STRUCTS_IO_BANK_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_io__qspi_8h_1acef8929288df914da030d8a693a5cdd4.html">Define RP2040_STRUCTS_IO_QSPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pads__bank_8h_1a580625d4be1732cb5ffeb5a581ccfb45.html">Define RP2040_STRUCTS_PADS_BANK_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pads__qspi_8h_1a321da89356a789b6bd49a3e286d74ab9.html">Define RP2040_STRUCTS_PADS_QSPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio_8h_1a4306007fa75a72aedcfc5de917d7e752.html">Define RP2040_STRUCTS_PIO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio__interrupt__cluster_8h_1a728a568380eb0f22f5a601f10c5cf24d.html">Define RP2040_STRUCTS_PIO_INTERRUPT_CLUSTER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio__sm_8h_1ab55058003493ff095a8bc70ab6e7c40b.html">Define RP2040_STRUCTS_PIO_SM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pll__sys_8h_1aa38bf151784a06289a56d2d0f66d8a95.html">Define RP2040_STRUCTS_PLL_SYS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ppb_8h_1a7ffb646e7c5499c06d36ab95a3a5f5fb.html">Define RP2040_STRUCTS_PPB_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_psm_8h_1abee2759369733ed8dbb59fe7ff5d900e.html">Define RP2040_STRUCTS_PSM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pwm_8h_1a9dd6d28c6ab3b0f89606bc6f165d004f.html">Define RP2040_STRUCTS_PWM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_resets_8h_1a928b032b2dc56bca5159649958d9b268.html">Define RP2040_STRUCTS_RESETS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_rosc_8h_1a859504356f17f84becb3ef76323d1559.html">Define RP2040_STRUCTS_ROSC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_rtc_8h_1aee66b423c02dc3d6b4321f0b19e033ce.html">Define RP2040_STRUCTS_RTC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_sio_8h_1a46401caa90b3ab19e9928570e9d1498d.html">Define RP2040_STRUCTS_SIO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_spi_8h_1a8444795c50c553f8b4b81230305285f3.html">Define RP2040_STRUCTS_SPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_syscfg_8h_1a7a0fcb31dac827370917e755b0088d32.html">Define RP2040_STRUCTS_SYSCFG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_sysinfo_8h_1a2afc7d1003a0ec839885624d86e4b5ee.html">Define RP2040_STRUCTS_SYSINFO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_tbman_8h_1adb80db37d340c01c0c686e36506c7e42.html">Define RP2040_STRUCTS_TBMAN_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_timer_8h_1a162505cbc33474815fa67ffa598525de.html">Define RP2040_STRUCTS_TIMER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_uart_8h_1a5ebd7450c3a72a6c259a07bc1a7e6ed1.html">Define RP2040_STRUCTS_UART_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_usbctrl__dpram_8h_1a91eceb42735a2137d5b18dd529707022.html">Define RP2040_STRUCTS_USBCTRL_DPRAM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_usbctrl__regs_8h_1a6997aeedbc0199464d73f01f22bc18b3.html">Define RP2040_STRUCTS_USBCTRL_REGS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_vreg__and__chip__reset_8h_1a7391981a90e42e45b7b69319d0cca05d.html">Define RP2040_STRUCTS_VREG_AND_CHIP_RESET_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_watchdog_8h_1aedc004b5fe047ef90aa14afaf3b0d108.html">Define RP2040_STRUCTS_WATCHDOG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xip__ctrl_8h_1ab87ea3934d7d3262a36136f14e9302e4.html">Define RP2040_STRUCTS_XIP_CTRL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xip__ssi_8h_1a63afd39f99f0a5ea760cdc196e13aaef.html">Define RP2040_STRUCTS_XIP_SSI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xosc_8h_1aed697587b671e1a428cec43db9749d09.html">Define RP2040_STRUCTS_XOSC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a039b662ae926d72b2114688f6e7b6612.html">Typedef RP2040::byte_array</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1ab6003b08f24d1fb81d0d62dcd916fb64.html">Typedef RP2040::byte_istream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a7da87a6a71a84074bbefc893bb657fe3.html">Typedef RP2040::byte_ostream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a4258d1f4583893fe90c7b18aa972f3e7.html">Typedef RP2040::byte_span</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1acd5068cec5be794f01d3f0d7bec6d0b3.html">Typedef RP2040::byte_spanbuf</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a69a2fa9eb10e155d7f18ceabd0456ab7.html">Typedef RP2040::byte_spanstream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a3dcab1853822d1b181f34b0c379f3a6d.html">Typedef RP2040::enum_id_t</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a375d47fed92908b132cf5d7c543df596.html">Typedef RP2040::struct_id_t</a></li>
</ul>
</details></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main" role="main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article d-print-none">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><button class="sidebar-toggle primary-toggle btn btn-sm" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</button></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">





<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Download this page">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/generated/structRP2040_1_1dma__control.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="Download source file"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="Print to PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="Fullscreen mode"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>



<script>
document.write(`
  <button class="btn btn-sm nav-link pst-navbar-icon theme-switch-button" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="theme-switch fa-solid fa-sun fa-lg" data-mode="light"></i>
    <i class="theme-switch fa-solid fa-moon fa-lg" data-mode="dark"></i>
    <i class="theme-switch fa-solid fa-circle-half-stroke fa-lg" data-mode="auto"></i>
  </button>
`);
</script>


<script>
document.write(`
  <button class="btn btn-sm pst-navbar-icon search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass fa-lg"></i>
  </button>
`);
</script>
<button class="sidebar-toggle secondary-toggle btn btn-sm" title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</button>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>Struct dma_control</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> Contents </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_controlE"><code class="docutils literal notranslate"><span class="pre">RP2040::dma_control</span></code></a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control16get_CTRL_TRIG_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control16set_CTRL_TRIG_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18clear_CTRL_TRIG_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control19toggle_CTRL_TRIG_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control27get_CTRL_TRIG_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control27set_CTRL_TRIG_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control29clear_CTRL_TRIG_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control30toggle_CTRL_TRIG_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_DATA_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_DATA_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_CTRL_TRIG_DATA_SIZEE13DMA_DATA_SIZE"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_DATA_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_CTRL_TRIG_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25clear_CTRL_TRIG_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26toggle_CTRL_TRIG_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24get_CTRL_TRIG_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24set_CTRL_TRIG_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26clear_CTRL_TRIG_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control27toggle_CTRL_TRIG_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_RING_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_RING_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_CTRL_TRIG_RING_SIZEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_RING_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_CTRL_TRIG_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_CTRL_TRIG_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24clear_CTRL_TRIG_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25toggle_CTRL_TRIG_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_CTRL_TRIG_CHAIN_TOEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_CHAIN_TO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_CTRL_TRIG_CHAIN_TOE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_CHAIN_TO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_CTRL_TRIG_TREQ_SELEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_TREQ_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_CTRL_TRIG_TREQ_SELE12DMA_TREQ_SEL"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_TREQ_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_CTRL_TRIG_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25clear_CTRL_TRIG_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26toggle_CTRL_TRIG_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control19get_CTRL_TRIG_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control19set_CTRL_TRIG_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21clear_CTRL_TRIG_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22toggle_CTRL_TRIG_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_CTRL_TRIG_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_CTRL_TRIG_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24clear_CTRL_TRIG_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25toggle_CTRL_TRIG_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18get_CTRL_TRIG_BUSYEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_BUSY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25get_CTRL_TRIG_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25set_CTRL_TRIG_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control27clear_CTRL_TRIG_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control28toggle_CTRL_TRIG_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24get_CTRL_TRIG_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24set_CTRL_TRIG_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26clear_CTRL_TRIG_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control27toggle_CTRL_TRIG_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_AHB_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_AHB_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control13get_CTRL_TRIGERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control13set_CTRL_TRIGEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control15get_AL1_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control15set_AL1_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control17clear_AL1_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18toggle_AL1_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26get_AL1_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26set_AL1_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control28clear_AL1_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control29toggle_AL1_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL1_CTRL_DATA_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_DATA_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL1_CTRL_DATA_SIZEE13DMA_DATA_SIZE"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_DATA_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL1_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL1_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24clear_AL1_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25toggle_AL1_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_AL1_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_AL1_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25clear_AL1_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26toggle_AL1_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL1_CTRL_RING_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_RING_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL1_CTRL_RING_SIZEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_RING_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL1_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL1_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23clear_AL1_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24toggle_AL1_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL1_CTRL_CHAIN_TOEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_CHAIN_TO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL1_CTRL_CHAIN_TOE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_CHAIN_TO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL1_CTRL_TREQ_SELEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_TREQ_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL1_CTRL_TREQ_SELE12DMA_TREQ_SEL"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_TREQ_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL1_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL1_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24clear_AL1_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25toggle_AL1_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18get_AL1_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18set_AL1_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control20clear_AL1_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21toggle_AL1_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL1_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL1_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23clear_AL1_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24toggle_AL1_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control17get_AL1_CTRL_BUSYEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_BUSY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24get_AL1_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24set_AL1_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26clear_AL1_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control27toggle_AL1_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_AL1_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_AL1_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25clear_AL1_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26toggle_AL1_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL1_CTRL_AHB_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_AHB_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control12get_AL1_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control12set_AL1_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control15get_AL2_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control15set_AL2_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control17clear_AL2_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18toggle_AL2_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26get_AL2_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26set_AL2_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control28clear_AL2_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control29toggle_AL2_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL2_CTRL_DATA_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_DATA_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL2_CTRL_DATA_SIZEE13DMA_DATA_SIZE"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_DATA_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL2_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL2_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24clear_AL2_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25toggle_AL2_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_AL2_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_AL2_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25clear_AL2_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26toggle_AL2_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL2_CTRL_RING_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_RING_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL2_CTRL_RING_SIZEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_RING_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL2_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL2_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23clear_AL2_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24toggle_AL2_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL2_CTRL_CHAIN_TOEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_CHAIN_TO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL2_CTRL_CHAIN_TOE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_CHAIN_TO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL2_CTRL_TREQ_SELEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_TREQ_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL2_CTRL_TREQ_SELE12DMA_TREQ_SEL"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_TREQ_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL2_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL2_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24clear_AL2_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25toggle_AL2_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18get_AL2_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18set_AL2_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control20clear_AL2_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21toggle_AL2_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL2_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL2_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23clear_AL2_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24toggle_AL2_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control17get_AL2_CTRL_BUSYEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_BUSY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24get_AL2_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24set_AL2_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26clear_AL2_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control27toggle_AL2_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_AL2_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_AL2_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25clear_AL2_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26toggle_AL2_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL2_CTRL_AHB_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_AHB_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control12get_AL2_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control12set_AL2_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control15get_AL3_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control15set_AL3_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control17clear_AL3_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18toggle_AL3_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26get_AL3_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26set_AL3_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control28clear_AL3_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control29toggle_AL3_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL3_CTRL_DATA_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_DATA_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL3_CTRL_DATA_SIZEE13DMA_DATA_SIZE"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_DATA_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL3_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL3_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24clear_AL3_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25toggle_AL3_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_AL3_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_AL3_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25clear_AL3_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26toggle_AL3_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL3_CTRL_RING_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_RING_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL3_CTRL_RING_SIZEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_RING_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL3_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL3_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23clear_AL3_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24toggle_AL3_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL3_CTRL_CHAIN_TOEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_CHAIN_TO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL3_CTRL_CHAIN_TOE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_CHAIN_TO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL3_CTRL_TREQ_SELEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_TREQ_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL3_CTRL_TREQ_SELE12DMA_TREQ_SEL"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_TREQ_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL3_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL3_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24clear_AL3_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25toggle_AL3_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18get_AL3_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18set_AL3_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control20clear_AL3_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21toggle_AL3_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL3_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL3_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23clear_AL3_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24toggle_AL3_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control17get_AL3_CTRL_BUSYEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_BUSY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24get_AL3_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24set_AL3_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26clear_AL3_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control27toggle_AL3_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_AL3_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_AL3_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25clear_AL3_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26toggle_AL3_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL3_CTRL_AHB_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_AHB_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control12get_AL3_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control12set_AL3_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control9READ_ADDRE"><code class="docutils literal notranslate"><span class="pre">READ_ADDR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control10WRITE_ADDRE"><code class="docutils literal notranslate"><span class="pre">WRITE_ADDR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control11TRANS_COUNTE"><code class="docutils literal notranslate"><span class="pre">TRANS_COUNT</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control9CTRL_TRIGE"><code class="docutils literal notranslate"><span class="pre">CTRL_TRIG</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control8AL1_CTRLE"><code class="docutils literal notranslate"><span class="pre">AL1_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control13AL1_READ_ADDRE"><code class="docutils literal notranslate"><span class="pre">AL1_READ_ADDR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control14AL1_WRITE_ADDRE"><code class="docutils literal notranslate"><span class="pre">AL1_WRITE_ADDR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control20AL1_TRANS_COUNT_TRIGE"><code class="docutils literal notranslate"><span class="pre">AL1_TRANS_COUNT_TRIG</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control8AL2_CTRLE"><code class="docutils literal notranslate"><span class="pre">AL2_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control15AL2_TRANS_COUNTE"><code class="docutils literal notranslate"><span class="pre">AL2_TRANS_COUNT</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control13AL2_READ_ADDRE"><code class="docutils literal notranslate"><span class="pre">AL2_READ_ADDR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control19AL2_WRITE_ADDR_TRIGE"><code class="docutils literal notranslate"><span class="pre">AL2_WRITE_ADDR_TRIG</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control8AL3_CTRLE"><code class="docutils literal notranslate"><span class="pre">AL3_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control14AL3_WRITE_ADDRE"><code class="docutils literal notranslate"><span class="pre">AL3_WRITE_ADDR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control15AL3_TRANS_COUNTE"><code class="docutils literal notranslate"><span class="pre">AL3_TRANS_COUNT</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control18AL3_READ_ADDR_TRIGE"><code class="docutils literal notranslate"><span class="pre">AL3_READ_ADDR_TRIG</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control2idE"><code class="docutils literal notranslate"><span class="pre">id</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control4sizeE"><code class="docutils literal notranslate"><span class="pre">size</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article">
                  
  <section id="struct-dma-control">
<span id="exhale-struct-structrp2040-1-1dma-control"></span><h1>Struct dma_control<a class="headerlink" href="#struct-dma-control" title="Link to this heading">#</a></h1>
<ul class="simple">
<li><p>Defined in <a class="reference internal" href="file_src_generated_structs_dma_control.h.html#file-src-generated-structs-dma-control-h"><span class="std std-ref">File dma_control.h</span></a></p></li>
</ul>
<section id="struct-documentation">
<h2>Struct Documentation<a class="headerlink" href="#struct-documentation" title="Link to this heading">#</a></h2>
<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_controlE">
<span id="_CPPv3N6RP204011dma_controlE"></span><span id="_CPPv2N6RP204011dma_controlE"></span><span id="RP2040::dma_control"></span><span class="target" id="structRP2040_1_1dma__control"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">dma_control</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_controlE" title="Link to this definition">#</a><br /></dt>
<dd><div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-functions">Public Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control16get_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP204011dma_control16get_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP204011dma_control16get_CTRL_TRIG_ENEv"></span><span id="RP2040::dma_control::get_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a1b8da6b2f6ee89bc8b8c2f4913d88ed5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control16get_CTRL_TRIG_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CTRL_TRIGs EN bit.</p>
<p>DMA Channel Enable. When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control16set_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP204011dma_control16set_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP204011dma_control16set_CTRL_TRIG_ENEv"></span><span id="RP2040::dma_control::set_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a7b38d231100d85f8e62cd7fff1a9417a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control16set_CTRL_TRIG_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CTRL_TRIGs EN bit.</p>
<p>DMA Channel Enable. When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control18clear_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP204011dma_control18clear_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP204011dma_control18clear_CTRL_TRIG_ENEv"></span><span id="RP2040::dma_control::clear_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a804bd28d4287022af3abbb47dbc9e1f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control18clear_CTRL_TRIG_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CTRL_TRIGs EN bit.</p>
<p>DMA Channel Enable. When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control19toggle_CTRL_TRIG_ENEv">
<span id="_CPPv3NV6RP204011dma_control19toggle_CTRL_TRIG_ENEv"></span><span id="_CPPv2NV6RP204011dma_control19toggle_CTRL_TRIG_ENEv"></span><span id="RP2040::dma_control::toggle_CTRL_TRIG_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a2509ee09d80a207c625c1ef2843387fd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CTRL_TRIG_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control19toggle_CTRL_TRIG_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CTRL_TRIGs EN bit.</p>
<p>DMA Channel Enable. When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control27get_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP204011dma_control27get_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP204011dma_control27get_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma_control::get_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma__control_1ad05b95b06c129dac1eb94642c62ff902"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control27get_CTRL_TRIG_HIGH_PRIORITYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels. This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control27set_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP204011dma_control27set_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP204011dma_control27set_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma_control::set_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma__control_1a0a33d92396a5cb22a4cb9cb19ed56a7c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control27set_CTRL_TRIG_HIGH_PRIORITYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels. This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control29clear_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP204011dma_control29clear_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP204011dma_control29clear_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma_control::clear_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma__control_1a8460ca2cf5f35dbe87dd8c3473a862e7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control29clear_CTRL_TRIG_HIGH_PRIORITYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels. This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control30toggle_CTRL_TRIG_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP204011dma_control30toggle_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP204011dma_control30toggle_CTRL_TRIG_HIGH_PRIORITYEv"></span><span id="RP2040::dma_control::toggle_CTRL_TRIG_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma__control_1a1efb7b348bb518c2c77747584e280d42"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CTRL_TRIG_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control30toggle_CTRL_TRIG_HIGH_PRIORITYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CTRL_TRIGs HIGH_PRIORITY bit.</p>
<p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels. This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_DATA_SIZEEv">
<span id="_CPPv3NV6RP204011dma_control23get_CTRL_TRIG_DATA_SIZEEv"></span><span id="_CPPv2NV6RP204011dma_control23get_CTRL_TRIG_DATA_SIZEEv"></span><span id="RP2040::dma_control::get_CTRL_TRIG_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma__control_1a63934ead016b6b59801939a9f46df48c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html#_CPPv4N6RP204013DMA_DATA_SIZEE" title="RP2040::DMA_DATA_SIZE"><span class="n"><span class="pre">DMA_DATA_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_DATA_SIZEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23set_CTRL_TRIG_DATA_SIZEE13DMA_DATA_SIZE">
<span id="_CPPv3NV6RP204011dma_control23set_CTRL_TRIG_DATA_SIZEE13DMA_DATA_SIZE"></span><span id="_CPPv2NV6RP204011dma_control23set_CTRL_TRIG_DATA_SIZEE13DMA_DATA_SIZE"></span><span id="RP2040::dma_control::set_CTRL_TRIG_DATA_SIZE__DMA_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma__control_1a5776bd599d7715b2e5a0ae57ff08c181"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CTRL_TRIG_DATA_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html#_CPPv4N6RP204013DMA_DATA_SIZEE" title="RP2040::DMA_DATA_SIZE"><span class="n"><span class="pre">DMA_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23set_CTRL_TRIG_DATA_SIZEE13DMA_DATA_SIZE" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CTRL_TRIGs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP204011dma_control23get_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP204011dma_control23get_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma_control::get_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma__control_1a92f87747a8200eac9121d4f144918318"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_INCR_READEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CTRL_TRIGs INCR_READ bit.</p>
<p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address. Generally this should be disabled for peripheral-to-memory transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23set_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP204011dma_control23set_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP204011dma_control23set_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma_control::set_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma__control_1af7b505f1b94c2c2a57eeb14ba6694b1f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23set_CTRL_TRIG_INCR_READEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CTRL_TRIGs INCR_READ bit.</p>
<p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address. Generally this should be disabled for peripheral-to-memory transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25clear_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP204011dma_control25clear_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP204011dma_control25clear_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma_control::clear_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma__control_1a2b853dd4fcf085cddac4ca26a952d20e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25clear_CTRL_TRIG_INCR_READEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CTRL_TRIGs INCR_READ bit.</p>
<p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address. Generally this should be disabled for peripheral-to-memory transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26toggle_CTRL_TRIG_INCR_READEv">
<span id="_CPPv3NV6RP204011dma_control26toggle_CTRL_TRIG_INCR_READEv"></span><span id="_CPPv2NV6RP204011dma_control26toggle_CTRL_TRIG_INCR_READEv"></span><span id="RP2040::dma_control::toggle_CTRL_TRIG_INCR_READV"></span><span class="target" id="structRP2040_1_1dma__control_1a7c270000a0ac980ef0a92ce9c2b3ae53"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CTRL_TRIG_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26toggle_CTRL_TRIG_INCR_READEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CTRL_TRIGs INCR_READ bit.</p>
<p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address. Generally this should be disabled for peripheral-to-memory transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24get_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP204011dma_control24get_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP204011dma_control24get_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma_control::get_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma__control_1ac0313cbd19d4f57361952b033f6428c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24get_CTRL_TRIG_INCR_WRITEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CTRL_TRIGs INCR_WRITE bit.</p>
<p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address. Generally this should be disabled for memory-to-peripheral transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24set_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP204011dma_control24set_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP204011dma_control24set_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma_control::set_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma__control_1aee09b826b26792d7c8348a7909453179"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24set_CTRL_TRIG_INCR_WRITEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CTRL_TRIGs INCR_WRITE bit.</p>
<p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address. Generally this should be disabled for memory-to-peripheral transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26clear_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP204011dma_control26clear_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP204011dma_control26clear_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma_control::clear_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma__control_1a01bd685e97caeb6702bd4872d808b862"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26clear_CTRL_TRIG_INCR_WRITEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CTRL_TRIGs INCR_WRITE bit.</p>
<p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address. Generally this should be disabled for memory-to-peripheral transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control27toggle_CTRL_TRIG_INCR_WRITEEv">
<span id="_CPPv3NV6RP204011dma_control27toggle_CTRL_TRIG_INCR_WRITEEv"></span><span id="_CPPv2NV6RP204011dma_control27toggle_CTRL_TRIG_INCR_WRITEEv"></span><span id="RP2040::dma_control::toggle_CTRL_TRIG_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma__control_1a00af5470e22b76a6f8e0c620d177a3ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CTRL_TRIG_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control27toggle_CTRL_TRIG_INCR_WRITEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CTRL_TRIGs INCR_WRITE bit.</p>
<p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address. Generally this should be disabled for memory-to-peripheral transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_RING_SIZEEv">
<span id="_CPPv3NV6RP204011dma_control23get_CTRL_TRIG_RING_SIZEEv"></span><span id="_CPPv2NV6RP204011dma_control23get_CTRL_TRIG_RING_SIZEEv"></span><span id="RP2040::dma_control::get_CTRL_TRIG_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma__control_1a443da88dabaf92e3f42ea3e2d4957883"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_RING_SIZEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CTRL_TRIGs RING_SIZE field.</p>
<p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers. Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23set_CTRL_TRIG_RING_SIZEE7uint8_t">
<span id="_CPPv3NV6RP204011dma_control23set_CTRL_TRIG_RING_SIZEE7uint8_t"></span><span id="_CPPv2NV6RP204011dma_control23set_CTRL_TRIG_RING_SIZEE7uint8_t"></span><span id="RP2040::dma_control::set_CTRL_TRIG_RING_SIZE__uint8_tV"></span><span class="target" id="structRP2040_1_1dma__control_1a291656ed8a4703fbefa8b366a90941e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CTRL_TRIG_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23set_CTRL_TRIG_RING_SIZEE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CTRL_TRIGs RING_SIZE field.</p>
<p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers. Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP204011dma_control22get_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP204011dma_control22get_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma_control::get_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1a3a48e0760b6979b95b4c333e476f27b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_CTRL_TRIG_RING_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CTRL_TRIGs RING_SEL bit.</p>
<p>Select whether RING_SIZE applies to read or write addresses. If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22set_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP204011dma_control22set_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP204011dma_control22set_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma_control::set_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1a8f076b153e238cce7087e1b6f093cb5f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22set_CTRL_TRIG_RING_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CTRL_TRIGs RING_SEL bit.</p>
<p>Select whether RING_SIZE applies to read or write addresses. If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24clear_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP204011dma_control24clear_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP204011dma_control24clear_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma_control::clear_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1adcc4bdaa45471316e38b1c384c471b86"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24clear_CTRL_TRIG_RING_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CTRL_TRIGs RING_SEL bit.</p>
<p>Select whether RING_SIZE applies to read or write addresses. If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25toggle_CTRL_TRIG_RING_SELEv">
<span id="_CPPv3NV6RP204011dma_control25toggle_CTRL_TRIG_RING_SELEv"></span><span id="_CPPv2NV6RP204011dma_control25toggle_CTRL_TRIG_RING_SELEv"></span><span id="RP2040::dma_control::toggle_CTRL_TRIG_RING_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1a020fc090e8662963c2247bc709ea5091"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CTRL_TRIG_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25toggle_CTRL_TRIG_RING_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CTRL_TRIGs RING_SEL bit.</p>
<p>Select whether RING_SIZE applies to read or write addresses. If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_CTRL_TRIG_CHAIN_TOEv">
<span id="_CPPv3NV6RP204011dma_control22get_CTRL_TRIG_CHAIN_TOEv"></span><span id="_CPPv2NV6RP204011dma_control22get_CTRL_TRIG_CHAIN_TOEv"></span><span id="RP2040::dma_control::get_CTRL_TRIG_CHAIN_TOV"></span><span class="target" id="structRP2040_1_1dma__control_1a82f521483675578ab8166f7f4d13b9b7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_CTRL_TRIG_CHAIN_TOEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22set_CTRL_TRIG_CHAIN_TOE7uint8_t">
<span id="_CPPv3NV6RP204011dma_control22set_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="_CPPv2NV6RP204011dma_control22set_CTRL_TRIG_CHAIN_TOE7uint8_t"></span><span id="RP2040::dma_control::set_CTRL_TRIG_CHAIN_TO__uint8_tV"></span><span class="target" id="structRP2040_1_1dma__control_1a010d8eefa9eae438df91e9786a524ad6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CTRL_TRIG_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22set_CTRL_TRIG_CHAIN_TOE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CTRL_TRIGs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_CTRL_TRIG_TREQ_SELEv">
<span id="_CPPv3NV6RP204011dma_control22get_CTRL_TRIG_TREQ_SELEv"></span><span id="_CPPv2NV6RP204011dma_control22get_CTRL_TRIG_TREQ_SELEv"></span><span id="RP2040::dma_control::get_CTRL_TRIG_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1a96bea2adfbc8db8ea41623ed6bb09de3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html#_CPPv4N6RP204012DMA_TREQ_SELE" title="RP2040::DMA_TREQ_SEL"><span class="n"><span class="pre">DMA_TREQ_SEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_CTRL_TRIG_TREQ_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CTRL_TRIGs TREQ_SEL field.</p>
<p>Select a Transfer Request signal. The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system). 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22set_CTRL_TRIG_TREQ_SELE12DMA_TREQ_SEL">
<span id="_CPPv3NV6RP204011dma_control22set_CTRL_TRIG_TREQ_SELE12DMA_TREQ_SEL"></span><span id="_CPPv2NV6RP204011dma_control22set_CTRL_TRIG_TREQ_SELE12DMA_TREQ_SEL"></span><span id="RP2040::dma_control::set_CTRL_TRIG_TREQ_SEL__DMA_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1aad015af68501372dd02a68c3d0b97505"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CTRL_TRIG_TREQ_SEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html#_CPPv4N6RP204012DMA_TREQ_SELE" title="RP2040::DMA_TREQ_SEL"><span class="n"><span class="pre">DMA_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22set_CTRL_TRIG_TREQ_SELE12DMA_TREQ_SEL" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CTRL_TRIGs TREQ_SEL field.</p>
<p>Select a Transfer Request signal. The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system). 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP204011dma_control23get_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP204011dma_control23get_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma_control::get_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma__control_1abc4bde9d8dbc11e72f4571b05e711438"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_IRQ_QUIETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CTRL_TRIGs IRQ_QUIET bit.</p>
<p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain. This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23set_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP204011dma_control23set_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP204011dma_control23set_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma_control::set_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma__control_1a5995a4a9bd9ffc7dd985314b5611beb1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23set_CTRL_TRIG_IRQ_QUIETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CTRL_TRIGs IRQ_QUIET bit.</p>
<p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain. This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25clear_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP204011dma_control25clear_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP204011dma_control25clear_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma_control::clear_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma__control_1af33959f15ef5296ae51959aeb2970fb0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25clear_CTRL_TRIG_IRQ_QUIETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CTRL_TRIGs IRQ_QUIET bit.</p>
<p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain. This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26toggle_CTRL_TRIG_IRQ_QUIETEv">
<span id="_CPPv3NV6RP204011dma_control26toggle_CTRL_TRIG_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP204011dma_control26toggle_CTRL_TRIG_IRQ_QUIETEv"></span><span id="RP2040::dma_control::toggle_CTRL_TRIG_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma__control_1a8b1a1a33cf0b029d9df211f1413b3435"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CTRL_TRIG_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26toggle_CTRL_TRIG_IRQ_QUIETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CTRL_TRIGs IRQ_QUIET bit.</p>
<p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain. This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control19get_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP204011dma_control19get_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP204011dma_control19get_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma_control::get_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma__control_1a15c97314830374fc1f1cea37b88a7b6b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control19get_CTRL_TRIG_BSWAPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CTRL_TRIGs BSWAP bit.</p>
<p>Apply byte-swap transformation to DMA data. For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control19set_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP204011dma_control19set_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP204011dma_control19set_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma_control::set_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma__control_1a44d8ab985ceb8afa0a050f1a8d265e43"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control19set_CTRL_TRIG_BSWAPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CTRL_TRIGs BSWAP bit.</p>
<p>Apply byte-swap transformation to DMA data. For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21clear_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP204011dma_control21clear_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP204011dma_control21clear_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma_control::clear_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma__control_1acb57e138a434935d02dae6932215c6c9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21clear_CTRL_TRIG_BSWAPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CTRL_TRIGs BSWAP bit.</p>
<p>Apply byte-swap transformation to DMA data. For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22toggle_CTRL_TRIG_BSWAPEv">
<span id="_CPPv3NV6RP204011dma_control22toggle_CTRL_TRIG_BSWAPEv"></span><span id="_CPPv2NV6RP204011dma_control22toggle_CTRL_TRIG_BSWAPEv"></span><span id="RP2040::dma_control::toggle_CTRL_TRIG_BSWAPV"></span><span class="target" id="structRP2040_1_1dma__control_1a92467724ad5cd98ed75193ec27c4fa85"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CTRL_TRIG_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22toggle_CTRL_TRIG_BSWAPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CTRL_TRIGs BSWAP bit.</p>
<p>Apply byte-swap transformation to DMA data. For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP204011dma_control22get_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP204011dma_control22get_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma_control::get_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a14044ee2009cf2829d9231ea0aa5fbe5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_CTRL_TRIG_SNIFF_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CTRL_TRIGs SNIFF_EN bit.</p>
<p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected. This allows checksum to be enabled or disabled on a per-control- block basis. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22set_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP204011dma_control22set_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP204011dma_control22set_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma_control::set_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1aec55aaf089932645c896cfc4bfc3e6a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22set_CTRL_TRIG_SNIFF_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CTRL_TRIGs SNIFF_EN bit.</p>
<p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected. This allows checksum to be enabled or disabled on a per-control- block basis. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24clear_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP204011dma_control24clear_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP204011dma_control24clear_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma_control::clear_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a7d300b92768a255273dd71a4ff99ea4d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24clear_CTRL_TRIG_SNIFF_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CTRL_TRIGs SNIFF_EN bit.</p>
<p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected. This allows checksum to be enabled or disabled on a per-control- block basis. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25toggle_CTRL_TRIG_SNIFF_ENEv">
<span id="_CPPv3NV6RP204011dma_control25toggle_CTRL_TRIG_SNIFF_ENEv"></span><span id="_CPPv2NV6RP204011dma_control25toggle_CTRL_TRIG_SNIFF_ENEv"></span><span id="RP2040::dma_control::toggle_CTRL_TRIG_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a79529b41cfd25e714511f24905eb229e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CTRL_TRIG_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25toggle_CTRL_TRIG_SNIFF_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CTRL_TRIGs SNIFF_EN bit.</p>
<p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected. This allows checksum to be enabled or disabled on a per-control- block basis. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control18get_CTRL_TRIG_BUSYEv">
<span id="_CPPv3NV6RP204011dma_control18get_CTRL_TRIG_BUSYEv"></span><span id="_CPPv2NV6RP204011dma_control18get_CTRL_TRIG_BUSYEv"></span><span id="RP2040::dma_control::get_CTRL_TRIG_BUSYV"></span><span class="target" id="structRP2040_1_1dma__control_1af5bf0ca5fbb636a410074571abd52697"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control18get_CTRL_TRIG_BUSYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CTRL_TRIGs BUSY bit.</p>
<p>This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused. To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25get_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP204011dma_control25get_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control25get_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma_control::get_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1af03461026ae5cb5265fdd05f57e5d9a9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25get_CTRL_TRIG_WRITE_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CTRL_TRIGs WRITE_ERROR bit.</p>
<p>If 1, the channel received a write bus error. Write one to clear. WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25set_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP204011dma_control25set_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control25set_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma_control::set_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1afd12f6ef896b26ca4d9c3205f95a3243"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25set_CTRL_TRIG_WRITE_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CTRL_TRIGs WRITE_ERROR bit.</p>
<p>If 1, the channel received a write bus error. Write one to clear. WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control27clear_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP204011dma_control27clear_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control27clear_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma_control::clear_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1aa50acba5b6e529aeb1c0dd38c386a752"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control27clear_CTRL_TRIG_WRITE_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CTRL_TRIGs WRITE_ERROR bit.</p>
<p>If 1, the channel received a write bus error. Write one to clear. WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control28toggle_CTRL_TRIG_WRITE_ERROREv">
<span id="_CPPv3NV6RP204011dma_control28toggle_CTRL_TRIG_WRITE_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control28toggle_CTRL_TRIG_WRITE_ERROREv"></span><span id="RP2040::dma_control::toggle_CTRL_TRIG_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a4150d94af78860336b812f5cb5e882c6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CTRL_TRIG_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control28toggle_CTRL_TRIG_WRITE_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CTRL_TRIGs WRITE_ERROR bit.</p>
<p>If 1, the channel received a write bus error. Write one to clear. WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24get_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP204011dma_control24get_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control24get_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma_control::get_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1af89189530ccb9ff832fda8f7a8509500"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24get_CTRL_TRIG_READ_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CTRL_TRIGs READ_ERROR bit.</p>
<p>If 1, the channel received a read bus error. Write one to clear. READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24set_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP204011dma_control24set_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control24set_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma_control::set_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a8df74101a84c18e0765f97e1d376b776"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24set_CTRL_TRIG_READ_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set CTRL_TRIGs READ_ERROR bit.</p>
<p>If 1, the channel received a read bus error. Write one to clear. READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26clear_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP204011dma_control26clear_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control26clear_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma_control::clear_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a3d3f07405cf61070462bf217f94f595f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26clear_CTRL_TRIG_READ_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear CTRL_TRIGs READ_ERROR bit.</p>
<p>If 1, the channel received a read bus error. Write one to clear. READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control27toggle_CTRL_TRIG_READ_ERROREv">
<span id="_CPPv3NV6RP204011dma_control27toggle_CTRL_TRIG_READ_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control27toggle_CTRL_TRIG_READ_ERROREv"></span><span id="RP2040::dma_control::toggle_CTRL_TRIG_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a99b595495d015904936762de4ffddc71"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_CTRL_TRIG_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control27toggle_CTRL_TRIG_READ_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle CTRL_TRIGs READ_ERROR bit.</p>
<p>If 1, the channel received a read bus error. Write one to clear. READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_AHB_ERROREv">
<span id="_CPPv3NV6RP204011dma_control23get_CTRL_TRIG_AHB_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control23get_CTRL_TRIG_AHB_ERROREv"></span><span id="RP2040::dma_control::get_CTRL_TRIG_AHB_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a6dfb6a8bb9a73df784d585fd7089a578"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG_AHB_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_AHB_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CTRL_TRIGs AHB_ERROR bit.</p>
<p>Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control13get_CTRL_TRIGERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP204011dma_control13get_CTRL_TRIGERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP204011dma_control13get_CTRL_TRIGERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb"></span><span id="RP2040::dma_control::get_CTRL_TRIG__bR.bR.DMA_DATA_SIZER.bR.bR.uint8_tR.bR.uint8_tR.DMA_TREQ_SELR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma__control_1aa51e3017e9eb0ad1eba4c3d657db942c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html#_CPPv4N6RP204013DMA_DATA_SIZEE" title="RP2040::DMA_DATA_SIZE"><span class="n"><span class="pre">DMA_DATA_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html#_CPPv4N6RP204012DMA_TREQ_SELE" title="RP2040::DMA_TREQ_SEL"><span class="n"><span class="pre">DMA_TREQ_SEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READ_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHB_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control13get_CTRL_TRIGERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control13set_CTRL_TRIGEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb">
<span id="_CPPv3NV6RP204011dma_control13set_CTRL_TRIGEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb"></span><span id="_CPPv2NV6RP204011dma_control13set_CTRL_TRIGEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb"></span><span id="RP2040::dma_control::set_CTRL_TRIG__b.b.DMA_DATA_SIZE.b.b.uint8_t.b.uint8_t.DMA_TREQ_SEL.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1dma__control_1ad74f60b2ce4a988de95db4e71a4da015"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_CTRL_TRIG</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html#_CPPv4N6RP204013DMA_DATA_SIZEE" title="RP2040::DMA_DATA_SIZE"><span class="n"><span class="pre">DMA_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html#_CPPv4N6RP204012DMA_TREQ_SELE" title="RP2040::DMA_TREQ_SEL"><span class="n"><span class="pre">DMA_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">READ_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control13set_CTRL_TRIGEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of CTRL_TRIGs bit fields.</p>
<p>(read-write) DMA Channel Control and Status </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control15get_AL1_CTRL_ENEv">
<span id="_CPPv3NV6RP204011dma_control15get_AL1_CTRL_ENEv"></span><span id="_CPPv2NV6RP204011dma_control15get_AL1_CTRL_ENEv"></span><span id="RP2040::dma_control::get_AL1_CTRL_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1adc04e1377c44aff7ec4a9576fa0ae230"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control15get_AL1_CTRL_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL1_CTRLs EN bit.</p>
<p>DMA Channel Enable. When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control15set_AL1_CTRL_ENEv">
<span id="_CPPv3NV6RP204011dma_control15set_AL1_CTRL_ENEv"></span><span id="_CPPv2NV6RP204011dma_control15set_AL1_CTRL_ENEv"></span><span id="RP2040::dma_control::set_AL1_CTRL_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1ac7b7ee94a61b810a562c7d34bc1cbd7b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL1_CTRL_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control15set_AL1_CTRL_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL1_CTRLs EN bit.</p>
<p>DMA Channel Enable. When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control17clear_AL1_CTRL_ENEv">
<span id="_CPPv3NV6RP204011dma_control17clear_AL1_CTRL_ENEv"></span><span id="_CPPv2NV6RP204011dma_control17clear_AL1_CTRL_ENEv"></span><span id="RP2040::dma_control::clear_AL1_CTRL_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a358ca11711b4a629f44261b4ee727cd9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL1_CTRL_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control17clear_AL1_CTRL_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL1_CTRLs EN bit.</p>
<p>DMA Channel Enable. When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control18toggle_AL1_CTRL_ENEv">
<span id="_CPPv3NV6RP204011dma_control18toggle_AL1_CTRL_ENEv"></span><span id="_CPPv2NV6RP204011dma_control18toggle_AL1_CTRL_ENEv"></span><span id="RP2040::dma_control::toggle_AL1_CTRL_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a01a839b329e258b953734167bb55f9e6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL1_CTRL_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control18toggle_AL1_CTRL_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL1_CTRLs EN bit.</p>
<p>DMA Channel Enable. When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26get_AL1_CTRL_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP204011dma_control26get_AL1_CTRL_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP204011dma_control26get_AL1_CTRL_HIGH_PRIORITYEv"></span><span id="RP2040::dma_control::get_AL1_CTRL_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma__control_1a5434a8d40cbeb0dbbc1a4c4cbc3db8d9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26get_AL1_CTRL_HIGH_PRIORITYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL1_CTRLs HIGH_PRIORITY bit.</p>
<p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels. This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26set_AL1_CTRL_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP204011dma_control26set_AL1_CTRL_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP204011dma_control26set_AL1_CTRL_HIGH_PRIORITYEv"></span><span id="RP2040::dma_control::set_AL1_CTRL_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma__control_1ad99fc5ad3aefbdeabb4b853572924856"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL1_CTRL_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26set_AL1_CTRL_HIGH_PRIORITYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL1_CTRLs HIGH_PRIORITY bit.</p>
<p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels. This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control28clear_AL1_CTRL_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP204011dma_control28clear_AL1_CTRL_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP204011dma_control28clear_AL1_CTRL_HIGH_PRIORITYEv"></span><span id="RP2040::dma_control::clear_AL1_CTRL_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma__control_1ae1d8ef8e852b6b99905dcdfaf9e83fca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL1_CTRL_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control28clear_AL1_CTRL_HIGH_PRIORITYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL1_CTRLs HIGH_PRIORITY bit.</p>
<p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels. This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control29toggle_AL1_CTRL_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP204011dma_control29toggle_AL1_CTRL_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP204011dma_control29toggle_AL1_CTRL_HIGH_PRIORITYEv"></span><span id="RP2040::dma_control::toggle_AL1_CTRL_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma__control_1ab623541c2577cc77e3dcba475a23e27f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL1_CTRL_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control29toggle_AL1_CTRL_HIGH_PRIORITYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL1_CTRLs HIGH_PRIORITY bit.</p>
<p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels. This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_AL1_CTRL_DATA_SIZEEv">
<span id="_CPPv3NV6RP204011dma_control22get_AL1_CTRL_DATA_SIZEEv"></span><span id="_CPPv2NV6RP204011dma_control22get_AL1_CTRL_DATA_SIZEEv"></span><span id="RP2040::dma_control::get_AL1_CTRL_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma__control_1a9bcfb71fb2302f760c014b88a17c9ce3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html#_CPPv4N6RP204013DMA_DATA_SIZEE" title="RP2040::DMA_DATA_SIZE"><span class="n"><span class="pre">DMA_DATA_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL_DATA_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_AL1_CTRL_DATA_SIZEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL1_CTRLs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22set_AL1_CTRL_DATA_SIZEE13DMA_DATA_SIZE">
<span id="_CPPv3NV6RP204011dma_control22set_AL1_CTRL_DATA_SIZEE13DMA_DATA_SIZE"></span><span id="_CPPv2NV6RP204011dma_control22set_AL1_CTRL_DATA_SIZEE13DMA_DATA_SIZE"></span><span id="RP2040::dma_control::set_AL1_CTRL_DATA_SIZE__DMA_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma__control_1a0eecd68bb98d6a369353d73190a49815"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL1_CTRL_DATA_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html#_CPPv4N6RP204013DMA_DATA_SIZEE" title="RP2040::DMA_DATA_SIZE"><span class="n"><span class="pre">DMA_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22set_AL1_CTRL_DATA_SIZEE13DMA_DATA_SIZE" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL1_CTRLs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_AL1_CTRL_INCR_READEv">
<span id="_CPPv3NV6RP204011dma_control22get_AL1_CTRL_INCR_READEv"></span><span id="_CPPv2NV6RP204011dma_control22get_AL1_CTRL_INCR_READEv"></span><span id="RP2040::dma_control::get_AL1_CTRL_INCR_READV"></span><span class="target" id="structRP2040_1_1dma__control_1a3d33bf91d845defda7d24d220094a7f0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_AL1_CTRL_INCR_READEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL1_CTRLs INCR_READ bit.</p>
<p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address. Generally this should be disabled for peripheral-to-memory transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22set_AL1_CTRL_INCR_READEv">
<span id="_CPPv3NV6RP204011dma_control22set_AL1_CTRL_INCR_READEv"></span><span id="_CPPv2NV6RP204011dma_control22set_AL1_CTRL_INCR_READEv"></span><span id="RP2040::dma_control::set_AL1_CTRL_INCR_READV"></span><span class="target" id="structRP2040_1_1dma__control_1a1104d23a0866ce8756e5309a8726fb01"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL1_CTRL_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22set_AL1_CTRL_INCR_READEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL1_CTRLs INCR_READ bit.</p>
<p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address. Generally this should be disabled for peripheral-to-memory transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24clear_AL1_CTRL_INCR_READEv">
<span id="_CPPv3NV6RP204011dma_control24clear_AL1_CTRL_INCR_READEv"></span><span id="_CPPv2NV6RP204011dma_control24clear_AL1_CTRL_INCR_READEv"></span><span id="RP2040::dma_control::clear_AL1_CTRL_INCR_READV"></span><span class="target" id="structRP2040_1_1dma__control_1a4ae4113cca60a65296265cee342e17a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL1_CTRL_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24clear_AL1_CTRL_INCR_READEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL1_CTRLs INCR_READ bit.</p>
<p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address. Generally this should be disabled for peripheral-to-memory transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25toggle_AL1_CTRL_INCR_READEv">
<span id="_CPPv3NV6RP204011dma_control25toggle_AL1_CTRL_INCR_READEv"></span><span id="_CPPv2NV6RP204011dma_control25toggle_AL1_CTRL_INCR_READEv"></span><span id="RP2040::dma_control::toggle_AL1_CTRL_INCR_READV"></span><span class="target" id="structRP2040_1_1dma__control_1a871f2acffd7754f6cdaad18128ae2876"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL1_CTRL_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25toggle_AL1_CTRL_INCR_READEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL1_CTRLs INCR_READ bit.</p>
<p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address. Generally this should be disabled for peripheral-to-memory transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23get_AL1_CTRL_INCR_WRITEEv">
<span id="_CPPv3NV6RP204011dma_control23get_AL1_CTRL_INCR_WRITEEv"></span><span id="_CPPv2NV6RP204011dma_control23get_AL1_CTRL_INCR_WRITEEv"></span><span id="RP2040::dma_control::get_AL1_CTRL_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma__control_1a5fc0d95455303744151e5ef56deec454"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23get_AL1_CTRL_INCR_WRITEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL1_CTRLs INCR_WRITE bit.</p>
<p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address. Generally this should be disabled for memory-to-peripheral transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23set_AL1_CTRL_INCR_WRITEEv">
<span id="_CPPv3NV6RP204011dma_control23set_AL1_CTRL_INCR_WRITEEv"></span><span id="_CPPv2NV6RP204011dma_control23set_AL1_CTRL_INCR_WRITEEv"></span><span id="RP2040::dma_control::set_AL1_CTRL_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma__control_1a51e3f0d0b03169f93c847075d1fe23cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL1_CTRL_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23set_AL1_CTRL_INCR_WRITEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL1_CTRLs INCR_WRITE bit.</p>
<p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address. Generally this should be disabled for memory-to-peripheral transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25clear_AL1_CTRL_INCR_WRITEEv">
<span id="_CPPv3NV6RP204011dma_control25clear_AL1_CTRL_INCR_WRITEEv"></span><span id="_CPPv2NV6RP204011dma_control25clear_AL1_CTRL_INCR_WRITEEv"></span><span id="RP2040::dma_control::clear_AL1_CTRL_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma__control_1aa9c18de8be8c36e3505f67890d49a545"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL1_CTRL_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25clear_AL1_CTRL_INCR_WRITEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL1_CTRLs INCR_WRITE bit.</p>
<p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address. Generally this should be disabled for memory-to-peripheral transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26toggle_AL1_CTRL_INCR_WRITEEv">
<span id="_CPPv3NV6RP204011dma_control26toggle_AL1_CTRL_INCR_WRITEEv"></span><span id="_CPPv2NV6RP204011dma_control26toggle_AL1_CTRL_INCR_WRITEEv"></span><span id="RP2040::dma_control::toggle_AL1_CTRL_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma__control_1a5e4b7028e815f2b731891519e374643e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL1_CTRL_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26toggle_AL1_CTRL_INCR_WRITEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL1_CTRLs INCR_WRITE bit.</p>
<p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address. Generally this should be disabled for memory-to-peripheral transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_AL1_CTRL_RING_SIZEEv">
<span id="_CPPv3NV6RP204011dma_control22get_AL1_CTRL_RING_SIZEEv"></span><span id="_CPPv2NV6RP204011dma_control22get_AL1_CTRL_RING_SIZEEv"></span><span id="RP2040::dma_control::get_AL1_CTRL_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma__control_1ab732074bd61f3ae0d9454683584ce73d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_AL1_CTRL_RING_SIZEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL1_CTRLs RING_SIZE field.</p>
<p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers. Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22set_AL1_CTRL_RING_SIZEE7uint8_t">
<span id="_CPPv3NV6RP204011dma_control22set_AL1_CTRL_RING_SIZEE7uint8_t"></span><span id="_CPPv2NV6RP204011dma_control22set_AL1_CTRL_RING_SIZEE7uint8_t"></span><span id="RP2040::dma_control::set_AL1_CTRL_RING_SIZE__uint8_tV"></span><span class="target" id="structRP2040_1_1dma__control_1a057da5d6a5788482f5a3a72dfd9ed67c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL1_CTRL_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22set_AL1_CTRL_RING_SIZEE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL1_CTRLs RING_SIZE field.</p>
<p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers. Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21get_AL1_CTRL_RING_SELEv">
<span id="_CPPv3NV6RP204011dma_control21get_AL1_CTRL_RING_SELEv"></span><span id="_CPPv2NV6RP204011dma_control21get_AL1_CTRL_RING_SELEv"></span><span id="RP2040::dma_control::get_AL1_CTRL_RING_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1aac0cc1c4b7f41e2def29884ebee92d48"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21get_AL1_CTRL_RING_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL1_CTRLs RING_SEL bit.</p>
<p>Select whether RING_SIZE applies to read or write addresses. If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21set_AL1_CTRL_RING_SELEv">
<span id="_CPPv3NV6RP204011dma_control21set_AL1_CTRL_RING_SELEv"></span><span id="_CPPv2NV6RP204011dma_control21set_AL1_CTRL_RING_SELEv"></span><span id="RP2040::dma_control::set_AL1_CTRL_RING_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1a070bf0a4cf89056d39e5eba7bd82f2e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL1_CTRL_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21set_AL1_CTRL_RING_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL1_CTRLs RING_SEL bit.</p>
<p>Select whether RING_SIZE applies to read or write addresses. If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23clear_AL1_CTRL_RING_SELEv">
<span id="_CPPv3NV6RP204011dma_control23clear_AL1_CTRL_RING_SELEv"></span><span id="_CPPv2NV6RP204011dma_control23clear_AL1_CTRL_RING_SELEv"></span><span id="RP2040::dma_control::clear_AL1_CTRL_RING_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1a9e4489e3eacbecc130251e7ab63aa556"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL1_CTRL_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23clear_AL1_CTRL_RING_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL1_CTRLs RING_SEL bit.</p>
<p>Select whether RING_SIZE applies to read or write addresses. If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24toggle_AL1_CTRL_RING_SELEv">
<span id="_CPPv3NV6RP204011dma_control24toggle_AL1_CTRL_RING_SELEv"></span><span id="_CPPv2NV6RP204011dma_control24toggle_AL1_CTRL_RING_SELEv"></span><span id="RP2040::dma_control::toggle_AL1_CTRL_RING_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1a07f97b91db1dcf9c224a5bf59c1512e0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL1_CTRL_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24toggle_AL1_CTRL_RING_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL1_CTRLs RING_SEL bit.</p>
<p>Select whether RING_SIZE applies to read or write addresses. If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21get_AL1_CTRL_CHAIN_TOEv">
<span id="_CPPv3NV6RP204011dma_control21get_AL1_CTRL_CHAIN_TOEv"></span><span id="_CPPv2NV6RP204011dma_control21get_AL1_CTRL_CHAIN_TOEv"></span><span id="RP2040::dma_control::get_AL1_CTRL_CHAIN_TOV"></span><span class="target" id="structRP2040_1_1dma__control_1ae809145d93f9d37ebad3c8473c8f2add"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21get_AL1_CTRL_CHAIN_TOEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL1_CTRLs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21set_AL1_CTRL_CHAIN_TOE7uint8_t">
<span id="_CPPv3NV6RP204011dma_control21set_AL1_CTRL_CHAIN_TOE7uint8_t"></span><span id="_CPPv2NV6RP204011dma_control21set_AL1_CTRL_CHAIN_TOE7uint8_t"></span><span id="RP2040::dma_control::set_AL1_CTRL_CHAIN_TO__uint8_tV"></span><span class="target" id="structRP2040_1_1dma__control_1a4a44ddbc7852e28d9e0b2f4e7a73e11a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL1_CTRL_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21set_AL1_CTRL_CHAIN_TOE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL1_CTRLs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21get_AL1_CTRL_TREQ_SELEv">
<span id="_CPPv3NV6RP204011dma_control21get_AL1_CTRL_TREQ_SELEv"></span><span id="_CPPv2NV6RP204011dma_control21get_AL1_CTRL_TREQ_SELEv"></span><span id="RP2040::dma_control::get_AL1_CTRL_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1a69b906c4fcff4bc3b24b47fa4ef06a02"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html#_CPPv4N6RP204012DMA_TREQ_SELE" title="RP2040::DMA_TREQ_SEL"><span class="n"><span class="pre">DMA_TREQ_SEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL_TREQ_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21get_AL1_CTRL_TREQ_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL1_CTRLs TREQ_SEL field.</p>
<p>Select a Transfer Request signal. The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system). 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21set_AL1_CTRL_TREQ_SELE12DMA_TREQ_SEL">
<span id="_CPPv3NV6RP204011dma_control21set_AL1_CTRL_TREQ_SELE12DMA_TREQ_SEL"></span><span id="_CPPv2NV6RP204011dma_control21set_AL1_CTRL_TREQ_SELE12DMA_TREQ_SEL"></span><span id="RP2040::dma_control::set_AL1_CTRL_TREQ_SEL__DMA_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1a11d845f74c8468638a2963ca69fdf1c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL1_CTRL_TREQ_SEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html#_CPPv4N6RP204012DMA_TREQ_SELE" title="RP2040::DMA_TREQ_SEL"><span class="n"><span class="pre">DMA_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21set_AL1_CTRL_TREQ_SELE12DMA_TREQ_SEL" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL1_CTRLs TREQ_SEL field.</p>
<p>Select a Transfer Request signal. The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system). 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_AL1_CTRL_IRQ_QUIETEv">
<span id="_CPPv3NV6RP204011dma_control22get_AL1_CTRL_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP204011dma_control22get_AL1_CTRL_IRQ_QUIETEv"></span><span id="RP2040::dma_control::get_AL1_CTRL_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma__control_1ac2be4a5d20d7b6c4d3cd8a9cf8a08602"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_AL1_CTRL_IRQ_QUIETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL1_CTRLs IRQ_QUIET bit.</p>
<p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain. This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22set_AL1_CTRL_IRQ_QUIETEv">
<span id="_CPPv3NV6RP204011dma_control22set_AL1_CTRL_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP204011dma_control22set_AL1_CTRL_IRQ_QUIETEv"></span><span id="RP2040::dma_control::set_AL1_CTRL_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma__control_1a06a1558ea3cf11294db9d7b7b68e8bcb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL1_CTRL_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22set_AL1_CTRL_IRQ_QUIETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL1_CTRLs IRQ_QUIET bit.</p>
<p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain. This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24clear_AL1_CTRL_IRQ_QUIETEv">
<span id="_CPPv3NV6RP204011dma_control24clear_AL1_CTRL_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP204011dma_control24clear_AL1_CTRL_IRQ_QUIETEv"></span><span id="RP2040::dma_control::clear_AL1_CTRL_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma__control_1af53a31604e42ef798bd483158b62d685"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL1_CTRL_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24clear_AL1_CTRL_IRQ_QUIETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL1_CTRLs IRQ_QUIET bit.</p>
<p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain. This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25toggle_AL1_CTRL_IRQ_QUIETEv">
<span id="_CPPv3NV6RP204011dma_control25toggle_AL1_CTRL_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP204011dma_control25toggle_AL1_CTRL_IRQ_QUIETEv"></span><span id="RP2040::dma_control::toggle_AL1_CTRL_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma__control_1aa6a0a3b60b3653cdce45ce0b532b5bc7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL1_CTRL_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25toggle_AL1_CTRL_IRQ_QUIETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL1_CTRLs IRQ_QUIET bit.</p>
<p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain. This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control18get_AL1_CTRL_BSWAPEv">
<span id="_CPPv3NV6RP204011dma_control18get_AL1_CTRL_BSWAPEv"></span><span id="_CPPv2NV6RP204011dma_control18get_AL1_CTRL_BSWAPEv"></span><span id="RP2040::dma_control::get_AL1_CTRL_BSWAPV"></span><span class="target" id="structRP2040_1_1dma__control_1a401ec26415adbbc5c40406333428db90"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control18get_AL1_CTRL_BSWAPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL1_CTRLs BSWAP bit.</p>
<p>Apply byte-swap transformation to DMA data. For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control18set_AL1_CTRL_BSWAPEv">
<span id="_CPPv3NV6RP204011dma_control18set_AL1_CTRL_BSWAPEv"></span><span id="_CPPv2NV6RP204011dma_control18set_AL1_CTRL_BSWAPEv"></span><span id="RP2040::dma_control::set_AL1_CTRL_BSWAPV"></span><span class="target" id="structRP2040_1_1dma__control_1a4348d1ed4ae7742c36355d947aee82cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL1_CTRL_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control18set_AL1_CTRL_BSWAPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL1_CTRLs BSWAP bit.</p>
<p>Apply byte-swap transformation to DMA data. For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control20clear_AL1_CTRL_BSWAPEv">
<span id="_CPPv3NV6RP204011dma_control20clear_AL1_CTRL_BSWAPEv"></span><span id="_CPPv2NV6RP204011dma_control20clear_AL1_CTRL_BSWAPEv"></span><span id="RP2040::dma_control::clear_AL1_CTRL_BSWAPV"></span><span class="target" id="structRP2040_1_1dma__control_1a0c957feecb351a59188ef87b49d5afec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL1_CTRL_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control20clear_AL1_CTRL_BSWAPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL1_CTRLs BSWAP bit.</p>
<p>Apply byte-swap transformation to DMA data. For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21toggle_AL1_CTRL_BSWAPEv">
<span id="_CPPv3NV6RP204011dma_control21toggle_AL1_CTRL_BSWAPEv"></span><span id="_CPPv2NV6RP204011dma_control21toggle_AL1_CTRL_BSWAPEv"></span><span id="RP2040::dma_control::toggle_AL1_CTRL_BSWAPV"></span><span class="target" id="structRP2040_1_1dma__control_1a81cbcb11ae241106a0a3d78c3a71b6eb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL1_CTRL_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21toggle_AL1_CTRL_BSWAPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL1_CTRLs BSWAP bit.</p>
<p>Apply byte-swap transformation to DMA data. For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21get_AL1_CTRL_SNIFF_ENEv">
<span id="_CPPv3NV6RP204011dma_control21get_AL1_CTRL_SNIFF_ENEv"></span><span id="_CPPv2NV6RP204011dma_control21get_AL1_CTRL_SNIFF_ENEv"></span><span id="RP2040::dma_control::get_AL1_CTRL_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1aca633e35d07c801bdb43604d8c33d184"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21get_AL1_CTRL_SNIFF_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL1_CTRLs SNIFF_EN bit.</p>
<p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected. This allows checksum to be enabled or disabled on a per-control- block basis. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21set_AL1_CTRL_SNIFF_ENEv">
<span id="_CPPv3NV6RP204011dma_control21set_AL1_CTRL_SNIFF_ENEv"></span><span id="_CPPv2NV6RP204011dma_control21set_AL1_CTRL_SNIFF_ENEv"></span><span id="RP2040::dma_control::set_AL1_CTRL_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1ac34b1ed27f131aace83b2ca63baaeb87"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL1_CTRL_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21set_AL1_CTRL_SNIFF_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL1_CTRLs SNIFF_EN bit.</p>
<p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected. This allows checksum to be enabled or disabled on a per-control- block basis. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23clear_AL1_CTRL_SNIFF_ENEv">
<span id="_CPPv3NV6RP204011dma_control23clear_AL1_CTRL_SNIFF_ENEv"></span><span id="_CPPv2NV6RP204011dma_control23clear_AL1_CTRL_SNIFF_ENEv"></span><span id="RP2040::dma_control::clear_AL1_CTRL_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1aa4cc67caf86c48af0f903b8c87aece7c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL1_CTRL_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23clear_AL1_CTRL_SNIFF_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL1_CTRLs SNIFF_EN bit.</p>
<p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected. This allows checksum to be enabled or disabled on a per-control- block basis. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24toggle_AL1_CTRL_SNIFF_ENEv">
<span id="_CPPv3NV6RP204011dma_control24toggle_AL1_CTRL_SNIFF_ENEv"></span><span id="_CPPv2NV6RP204011dma_control24toggle_AL1_CTRL_SNIFF_ENEv"></span><span id="RP2040::dma_control::toggle_AL1_CTRL_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a91d2c8c62452f06a90972e83038a5a03"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL1_CTRL_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24toggle_AL1_CTRL_SNIFF_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL1_CTRLs SNIFF_EN bit.</p>
<p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected. This allows checksum to be enabled or disabled on a per-control- block basis. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control17get_AL1_CTRL_BUSYEv">
<span id="_CPPv3NV6RP204011dma_control17get_AL1_CTRL_BUSYEv"></span><span id="_CPPv2NV6RP204011dma_control17get_AL1_CTRL_BUSYEv"></span><span id="RP2040::dma_control::get_AL1_CTRL_BUSYV"></span><span class="target" id="structRP2040_1_1dma__control_1acbc9f73ab0ddb6fc42657af35d4d7cd1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control17get_AL1_CTRL_BUSYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL1_CTRLs BUSY bit.</p>
<p>This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused. To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24get_AL1_CTRL_WRITE_ERROREv">
<span id="_CPPv3NV6RP204011dma_control24get_AL1_CTRL_WRITE_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control24get_AL1_CTRL_WRITE_ERROREv"></span><span id="RP2040::dma_control::get_AL1_CTRL_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1abb7a406fe976e92bbe588a16b2bcfe5e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24get_AL1_CTRL_WRITE_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL1_CTRLs WRITE_ERROR bit.</p>
<p>If 1, the channel received a write bus error. Write one to clear. WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24set_AL1_CTRL_WRITE_ERROREv">
<span id="_CPPv3NV6RP204011dma_control24set_AL1_CTRL_WRITE_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control24set_AL1_CTRL_WRITE_ERROREv"></span><span id="RP2040::dma_control::set_AL1_CTRL_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1ac0924ed6fe0546f88d8ad3f497e1b314"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL1_CTRL_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24set_AL1_CTRL_WRITE_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL1_CTRLs WRITE_ERROR bit.</p>
<p>If 1, the channel received a write bus error. Write one to clear. WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26clear_AL1_CTRL_WRITE_ERROREv">
<span id="_CPPv3NV6RP204011dma_control26clear_AL1_CTRL_WRITE_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control26clear_AL1_CTRL_WRITE_ERROREv"></span><span id="RP2040::dma_control::clear_AL1_CTRL_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1aeba1bde3c5cde35bd1aed2c07d9c2e0c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL1_CTRL_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26clear_AL1_CTRL_WRITE_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL1_CTRLs WRITE_ERROR bit.</p>
<p>If 1, the channel received a write bus error. Write one to clear. WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control27toggle_AL1_CTRL_WRITE_ERROREv">
<span id="_CPPv3NV6RP204011dma_control27toggle_AL1_CTRL_WRITE_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control27toggle_AL1_CTRL_WRITE_ERROREv"></span><span id="RP2040::dma_control::toggle_AL1_CTRL_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1af558f41fa096d485afd4b3f6d7f07d48"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL1_CTRL_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control27toggle_AL1_CTRL_WRITE_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL1_CTRLs WRITE_ERROR bit.</p>
<p>If 1, the channel received a write bus error. Write one to clear. WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23get_AL1_CTRL_READ_ERROREv">
<span id="_CPPv3NV6RP204011dma_control23get_AL1_CTRL_READ_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control23get_AL1_CTRL_READ_ERROREv"></span><span id="RP2040::dma_control::get_AL1_CTRL_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a52023519bdb09b41bb31ee3e601ec693"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23get_AL1_CTRL_READ_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL1_CTRLs READ_ERROR bit.</p>
<p>If 1, the channel received a read bus error. Write one to clear. READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23set_AL1_CTRL_READ_ERROREv">
<span id="_CPPv3NV6RP204011dma_control23set_AL1_CTRL_READ_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control23set_AL1_CTRL_READ_ERROREv"></span><span id="RP2040::dma_control::set_AL1_CTRL_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1aeb9545dde2ff5dfe9c5a0848796d6f1d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL1_CTRL_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23set_AL1_CTRL_READ_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL1_CTRLs READ_ERROR bit.</p>
<p>If 1, the channel received a read bus error. Write one to clear. READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25clear_AL1_CTRL_READ_ERROREv">
<span id="_CPPv3NV6RP204011dma_control25clear_AL1_CTRL_READ_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control25clear_AL1_CTRL_READ_ERROREv"></span><span id="RP2040::dma_control::clear_AL1_CTRL_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a323b48c255b1312926a186d1f5e7c9f7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL1_CTRL_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25clear_AL1_CTRL_READ_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL1_CTRLs READ_ERROR bit.</p>
<p>If 1, the channel received a read bus error. Write one to clear. READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26toggle_AL1_CTRL_READ_ERROREv">
<span id="_CPPv3NV6RP204011dma_control26toggle_AL1_CTRL_READ_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control26toggle_AL1_CTRL_READ_ERROREv"></span><span id="RP2040::dma_control::toggle_AL1_CTRL_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1ac19803a226f36e0f01877aab23bc946d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL1_CTRL_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26toggle_AL1_CTRL_READ_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL1_CTRLs READ_ERROR bit.</p>
<p>If 1, the channel received a read bus error. Write one to clear. READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_AL1_CTRL_AHB_ERROREv">
<span id="_CPPv3NV6RP204011dma_control22get_AL1_CTRL_AHB_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control22get_AL1_CTRL_AHB_ERROREv"></span><span id="RP2040::dma_control::get_AL1_CTRL_AHB_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1adc963cbdbeb1b4c0c40a9a4d4654cd26"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL_AHB_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_AL1_CTRL_AHB_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL1_CTRLs AHB_ERROR bit.</p>
<p>Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control12get_AL1_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP204011dma_control12get_AL1_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP204011dma_control12get_AL1_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb"></span><span id="RP2040::dma_control::get_AL1_CTRL__bR.bR.DMA_DATA_SIZER.bR.bR.uint8_tR.bR.uint8_tR.DMA_TREQ_SELR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma__control_1a87bfe8ee80ce1d4d4b37d32c8aec0a64"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL1_CTRL</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html#_CPPv4N6RP204013DMA_DATA_SIZEE" title="RP2040::DMA_DATA_SIZE"><span class="n"><span class="pre">DMA_DATA_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html#_CPPv4N6RP204012DMA_TREQ_SELE" title="RP2040::DMA_TREQ_SEL"><span class="n"><span class="pre">DMA_TREQ_SEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READ_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHB_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control12get_AL1_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of AL1_CTRLs bit fields.</p>
<p>(read-write) Alias for channel CTRL register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control12set_AL1_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb">
<span id="_CPPv3NV6RP204011dma_control12set_AL1_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb"></span><span id="_CPPv2NV6RP204011dma_control12set_AL1_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb"></span><span id="RP2040::dma_control::set_AL1_CTRL__b.b.DMA_DATA_SIZE.b.b.uint8_t.b.uint8_t.DMA_TREQ_SEL.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1dma__control_1a13efd5e2d99f1ba07ebef1b50a982ac2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL1_CTRL</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html#_CPPv4N6RP204013DMA_DATA_SIZEE" title="RP2040::DMA_DATA_SIZE"><span class="n"><span class="pre">DMA_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html#_CPPv4N6RP204012DMA_TREQ_SELE" title="RP2040::DMA_TREQ_SEL"><span class="n"><span class="pre">DMA_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">READ_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control12set_AL1_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of AL1_CTRLs bit fields.</p>
<p>(read-write) Alias for channel CTRL register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control15get_AL2_CTRL_ENEv">
<span id="_CPPv3NV6RP204011dma_control15get_AL2_CTRL_ENEv"></span><span id="_CPPv2NV6RP204011dma_control15get_AL2_CTRL_ENEv"></span><span id="RP2040::dma_control::get_AL2_CTRL_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a3ea63c79ac89d4c5072dfeba9536d8d9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control15get_AL2_CTRL_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL2_CTRLs EN bit.</p>
<p>DMA Channel Enable. When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control15set_AL2_CTRL_ENEv">
<span id="_CPPv3NV6RP204011dma_control15set_AL2_CTRL_ENEv"></span><span id="_CPPv2NV6RP204011dma_control15set_AL2_CTRL_ENEv"></span><span id="RP2040::dma_control::set_AL2_CTRL_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1af46990f69f985243768a5427921bba5c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL2_CTRL_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control15set_AL2_CTRL_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL2_CTRLs EN bit.</p>
<p>DMA Channel Enable. When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control17clear_AL2_CTRL_ENEv">
<span id="_CPPv3NV6RP204011dma_control17clear_AL2_CTRL_ENEv"></span><span id="_CPPv2NV6RP204011dma_control17clear_AL2_CTRL_ENEv"></span><span id="RP2040::dma_control::clear_AL2_CTRL_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a1284cc921b70cbf9245c63f5fed4f1ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL2_CTRL_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control17clear_AL2_CTRL_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL2_CTRLs EN bit.</p>
<p>DMA Channel Enable. When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control18toggle_AL2_CTRL_ENEv">
<span id="_CPPv3NV6RP204011dma_control18toggle_AL2_CTRL_ENEv"></span><span id="_CPPv2NV6RP204011dma_control18toggle_AL2_CTRL_ENEv"></span><span id="RP2040::dma_control::toggle_AL2_CTRL_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1abc64839e0135b862994c6a1ea6bf624e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL2_CTRL_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control18toggle_AL2_CTRL_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL2_CTRLs EN bit.</p>
<p>DMA Channel Enable. When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26get_AL2_CTRL_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP204011dma_control26get_AL2_CTRL_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP204011dma_control26get_AL2_CTRL_HIGH_PRIORITYEv"></span><span id="RP2040::dma_control::get_AL2_CTRL_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma__control_1a7589197e6526bd698e09225f42c1bc17"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26get_AL2_CTRL_HIGH_PRIORITYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL2_CTRLs HIGH_PRIORITY bit.</p>
<p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels. This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26set_AL2_CTRL_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP204011dma_control26set_AL2_CTRL_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP204011dma_control26set_AL2_CTRL_HIGH_PRIORITYEv"></span><span id="RP2040::dma_control::set_AL2_CTRL_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma__control_1ad3a687f087951b82de68a7635df54d8a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL2_CTRL_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26set_AL2_CTRL_HIGH_PRIORITYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL2_CTRLs HIGH_PRIORITY bit.</p>
<p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels. This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control28clear_AL2_CTRL_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP204011dma_control28clear_AL2_CTRL_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP204011dma_control28clear_AL2_CTRL_HIGH_PRIORITYEv"></span><span id="RP2040::dma_control::clear_AL2_CTRL_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma__control_1a48afaca6ce88148a37b7e58ac212c03a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL2_CTRL_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control28clear_AL2_CTRL_HIGH_PRIORITYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL2_CTRLs HIGH_PRIORITY bit.</p>
<p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels. This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control29toggle_AL2_CTRL_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP204011dma_control29toggle_AL2_CTRL_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP204011dma_control29toggle_AL2_CTRL_HIGH_PRIORITYEv"></span><span id="RP2040::dma_control::toggle_AL2_CTRL_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma__control_1a049c6e9173c1ec46cc98473a5a608ba8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL2_CTRL_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control29toggle_AL2_CTRL_HIGH_PRIORITYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL2_CTRLs HIGH_PRIORITY bit.</p>
<p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels. This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_AL2_CTRL_DATA_SIZEEv">
<span id="_CPPv3NV6RP204011dma_control22get_AL2_CTRL_DATA_SIZEEv"></span><span id="_CPPv2NV6RP204011dma_control22get_AL2_CTRL_DATA_SIZEEv"></span><span id="RP2040::dma_control::get_AL2_CTRL_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma__control_1a71f7c7570141dd82e32a13d116b26a9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html#_CPPv4N6RP204013DMA_DATA_SIZEE" title="RP2040::DMA_DATA_SIZE"><span class="n"><span class="pre">DMA_DATA_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL_DATA_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_AL2_CTRL_DATA_SIZEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL2_CTRLs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22set_AL2_CTRL_DATA_SIZEE13DMA_DATA_SIZE">
<span id="_CPPv3NV6RP204011dma_control22set_AL2_CTRL_DATA_SIZEE13DMA_DATA_SIZE"></span><span id="_CPPv2NV6RP204011dma_control22set_AL2_CTRL_DATA_SIZEE13DMA_DATA_SIZE"></span><span id="RP2040::dma_control::set_AL2_CTRL_DATA_SIZE__DMA_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma__control_1a1d1e38495b19057743935f46f2c29744"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL2_CTRL_DATA_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html#_CPPv4N6RP204013DMA_DATA_SIZEE" title="RP2040::DMA_DATA_SIZE"><span class="n"><span class="pre">DMA_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22set_AL2_CTRL_DATA_SIZEE13DMA_DATA_SIZE" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL2_CTRLs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_AL2_CTRL_INCR_READEv">
<span id="_CPPv3NV6RP204011dma_control22get_AL2_CTRL_INCR_READEv"></span><span id="_CPPv2NV6RP204011dma_control22get_AL2_CTRL_INCR_READEv"></span><span id="RP2040::dma_control::get_AL2_CTRL_INCR_READV"></span><span class="target" id="structRP2040_1_1dma__control_1a12c87288c5dbb6c8ea3b768cb7c06da8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_AL2_CTRL_INCR_READEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL2_CTRLs INCR_READ bit.</p>
<p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address. Generally this should be disabled for peripheral-to-memory transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22set_AL2_CTRL_INCR_READEv">
<span id="_CPPv3NV6RP204011dma_control22set_AL2_CTRL_INCR_READEv"></span><span id="_CPPv2NV6RP204011dma_control22set_AL2_CTRL_INCR_READEv"></span><span id="RP2040::dma_control::set_AL2_CTRL_INCR_READV"></span><span class="target" id="structRP2040_1_1dma__control_1ad60e654d8abc7bd255b733d19a172538"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL2_CTRL_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22set_AL2_CTRL_INCR_READEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL2_CTRLs INCR_READ bit.</p>
<p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address. Generally this should be disabled for peripheral-to-memory transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24clear_AL2_CTRL_INCR_READEv">
<span id="_CPPv3NV6RP204011dma_control24clear_AL2_CTRL_INCR_READEv"></span><span id="_CPPv2NV6RP204011dma_control24clear_AL2_CTRL_INCR_READEv"></span><span id="RP2040::dma_control::clear_AL2_CTRL_INCR_READV"></span><span class="target" id="structRP2040_1_1dma__control_1a515a8c4300521d55c0260487cb10f22f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL2_CTRL_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24clear_AL2_CTRL_INCR_READEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL2_CTRLs INCR_READ bit.</p>
<p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address. Generally this should be disabled for peripheral-to-memory transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25toggle_AL2_CTRL_INCR_READEv">
<span id="_CPPv3NV6RP204011dma_control25toggle_AL2_CTRL_INCR_READEv"></span><span id="_CPPv2NV6RP204011dma_control25toggle_AL2_CTRL_INCR_READEv"></span><span id="RP2040::dma_control::toggle_AL2_CTRL_INCR_READV"></span><span class="target" id="structRP2040_1_1dma__control_1a6a8cb68dc9228c70a044c9891d5ecde0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL2_CTRL_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25toggle_AL2_CTRL_INCR_READEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL2_CTRLs INCR_READ bit.</p>
<p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address. Generally this should be disabled for peripheral-to-memory transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23get_AL2_CTRL_INCR_WRITEEv">
<span id="_CPPv3NV6RP204011dma_control23get_AL2_CTRL_INCR_WRITEEv"></span><span id="_CPPv2NV6RP204011dma_control23get_AL2_CTRL_INCR_WRITEEv"></span><span id="RP2040::dma_control::get_AL2_CTRL_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma__control_1ac700b2be3018de38b090e68bf8d5cff8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23get_AL2_CTRL_INCR_WRITEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL2_CTRLs INCR_WRITE bit.</p>
<p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address. Generally this should be disabled for memory-to-peripheral transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23set_AL2_CTRL_INCR_WRITEEv">
<span id="_CPPv3NV6RP204011dma_control23set_AL2_CTRL_INCR_WRITEEv"></span><span id="_CPPv2NV6RP204011dma_control23set_AL2_CTRL_INCR_WRITEEv"></span><span id="RP2040::dma_control::set_AL2_CTRL_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma__control_1a031bc573a09fc1b16d5afdd21f49d372"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL2_CTRL_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23set_AL2_CTRL_INCR_WRITEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL2_CTRLs INCR_WRITE bit.</p>
<p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address. Generally this should be disabled for memory-to-peripheral transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25clear_AL2_CTRL_INCR_WRITEEv">
<span id="_CPPv3NV6RP204011dma_control25clear_AL2_CTRL_INCR_WRITEEv"></span><span id="_CPPv2NV6RP204011dma_control25clear_AL2_CTRL_INCR_WRITEEv"></span><span id="RP2040::dma_control::clear_AL2_CTRL_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma__control_1a0580547a509d83d3f4c523300ee270cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL2_CTRL_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25clear_AL2_CTRL_INCR_WRITEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL2_CTRLs INCR_WRITE bit.</p>
<p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address. Generally this should be disabled for memory-to-peripheral transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26toggle_AL2_CTRL_INCR_WRITEEv">
<span id="_CPPv3NV6RP204011dma_control26toggle_AL2_CTRL_INCR_WRITEEv"></span><span id="_CPPv2NV6RP204011dma_control26toggle_AL2_CTRL_INCR_WRITEEv"></span><span id="RP2040::dma_control::toggle_AL2_CTRL_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma__control_1a4466ae434760d4b7512802665111a5ce"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL2_CTRL_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26toggle_AL2_CTRL_INCR_WRITEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL2_CTRLs INCR_WRITE bit.</p>
<p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address. Generally this should be disabled for memory-to-peripheral transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_AL2_CTRL_RING_SIZEEv">
<span id="_CPPv3NV6RP204011dma_control22get_AL2_CTRL_RING_SIZEEv"></span><span id="_CPPv2NV6RP204011dma_control22get_AL2_CTRL_RING_SIZEEv"></span><span id="RP2040::dma_control::get_AL2_CTRL_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma__control_1a3beb6b3e13bbfb8922f503e9ae5c9fe7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_AL2_CTRL_RING_SIZEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL2_CTRLs RING_SIZE field.</p>
<p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers. Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22set_AL2_CTRL_RING_SIZEE7uint8_t">
<span id="_CPPv3NV6RP204011dma_control22set_AL2_CTRL_RING_SIZEE7uint8_t"></span><span id="_CPPv2NV6RP204011dma_control22set_AL2_CTRL_RING_SIZEE7uint8_t"></span><span id="RP2040::dma_control::set_AL2_CTRL_RING_SIZE__uint8_tV"></span><span class="target" id="structRP2040_1_1dma__control_1a6c7338012ec027677e7c6c35a62cce13"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL2_CTRL_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22set_AL2_CTRL_RING_SIZEE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL2_CTRLs RING_SIZE field.</p>
<p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers. Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21get_AL2_CTRL_RING_SELEv">
<span id="_CPPv3NV6RP204011dma_control21get_AL2_CTRL_RING_SELEv"></span><span id="_CPPv2NV6RP204011dma_control21get_AL2_CTRL_RING_SELEv"></span><span id="RP2040::dma_control::get_AL2_CTRL_RING_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1a9eef051b2ed2eaa379e961eec9f93734"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21get_AL2_CTRL_RING_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL2_CTRLs RING_SEL bit.</p>
<p>Select whether RING_SIZE applies to read or write addresses. If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21set_AL2_CTRL_RING_SELEv">
<span id="_CPPv3NV6RP204011dma_control21set_AL2_CTRL_RING_SELEv"></span><span id="_CPPv2NV6RP204011dma_control21set_AL2_CTRL_RING_SELEv"></span><span id="RP2040::dma_control::set_AL2_CTRL_RING_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1a24b0d894c780db945f170e8a512d92ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL2_CTRL_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21set_AL2_CTRL_RING_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL2_CTRLs RING_SEL bit.</p>
<p>Select whether RING_SIZE applies to read or write addresses. If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23clear_AL2_CTRL_RING_SELEv">
<span id="_CPPv3NV6RP204011dma_control23clear_AL2_CTRL_RING_SELEv"></span><span id="_CPPv2NV6RP204011dma_control23clear_AL2_CTRL_RING_SELEv"></span><span id="RP2040::dma_control::clear_AL2_CTRL_RING_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1a7057677b88044127fab74c31987190e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL2_CTRL_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23clear_AL2_CTRL_RING_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL2_CTRLs RING_SEL bit.</p>
<p>Select whether RING_SIZE applies to read or write addresses. If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24toggle_AL2_CTRL_RING_SELEv">
<span id="_CPPv3NV6RP204011dma_control24toggle_AL2_CTRL_RING_SELEv"></span><span id="_CPPv2NV6RP204011dma_control24toggle_AL2_CTRL_RING_SELEv"></span><span id="RP2040::dma_control::toggle_AL2_CTRL_RING_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1a171a53f540b88f3bd5ea59a6064cbe99"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL2_CTRL_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24toggle_AL2_CTRL_RING_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL2_CTRLs RING_SEL bit.</p>
<p>Select whether RING_SIZE applies to read or write addresses. If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21get_AL2_CTRL_CHAIN_TOEv">
<span id="_CPPv3NV6RP204011dma_control21get_AL2_CTRL_CHAIN_TOEv"></span><span id="_CPPv2NV6RP204011dma_control21get_AL2_CTRL_CHAIN_TOEv"></span><span id="RP2040::dma_control::get_AL2_CTRL_CHAIN_TOV"></span><span class="target" id="structRP2040_1_1dma__control_1aa3707064155148639b0270c43a1e662b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21get_AL2_CTRL_CHAIN_TOEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL2_CTRLs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21set_AL2_CTRL_CHAIN_TOE7uint8_t">
<span id="_CPPv3NV6RP204011dma_control21set_AL2_CTRL_CHAIN_TOE7uint8_t"></span><span id="_CPPv2NV6RP204011dma_control21set_AL2_CTRL_CHAIN_TOE7uint8_t"></span><span id="RP2040::dma_control::set_AL2_CTRL_CHAIN_TO__uint8_tV"></span><span class="target" id="structRP2040_1_1dma__control_1aff43126fbd61256e82ee8c6b44578103"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL2_CTRL_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21set_AL2_CTRL_CHAIN_TOE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL2_CTRLs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21get_AL2_CTRL_TREQ_SELEv">
<span id="_CPPv3NV6RP204011dma_control21get_AL2_CTRL_TREQ_SELEv"></span><span id="_CPPv2NV6RP204011dma_control21get_AL2_CTRL_TREQ_SELEv"></span><span id="RP2040::dma_control::get_AL2_CTRL_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1a2d74042c38694b2755e488f53f3c2702"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html#_CPPv4N6RP204012DMA_TREQ_SELE" title="RP2040::DMA_TREQ_SEL"><span class="n"><span class="pre">DMA_TREQ_SEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL_TREQ_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21get_AL2_CTRL_TREQ_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL2_CTRLs TREQ_SEL field.</p>
<p>Select a Transfer Request signal. The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system). 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21set_AL2_CTRL_TREQ_SELE12DMA_TREQ_SEL">
<span id="_CPPv3NV6RP204011dma_control21set_AL2_CTRL_TREQ_SELE12DMA_TREQ_SEL"></span><span id="_CPPv2NV6RP204011dma_control21set_AL2_CTRL_TREQ_SELE12DMA_TREQ_SEL"></span><span id="RP2040::dma_control::set_AL2_CTRL_TREQ_SEL__DMA_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1a55b4e479cc181aa9ec8e33138169579a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL2_CTRL_TREQ_SEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html#_CPPv4N6RP204012DMA_TREQ_SELE" title="RP2040::DMA_TREQ_SEL"><span class="n"><span class="pre">DMA_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21set_AL2_CTRL_TREQ_SELE12DMA_TREQ_SEL" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL2_CTRLs TREQ_SEL field.</p>
<p>Select a Transfer Request signal. The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system). 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_AL2_CTRL_IRQ_QUIETEv">
<span id="_CPPv3NV6RP204011dma_control22get_AL2_CTRL_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP204011dma_control22get_AL2_CTRL_IRQ_QUIETEv"></span><span id="RP2040::dma_control::get_AL2_CTRL_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma__control_1a1c0dd9782bdd98c58e0df62483972bef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_AL2_CTRL_IRQ_QUIETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL2_CTRLs IRQ_QUIET bit.</p>
<p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain. This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22set_AL2_CTRL_IRQ_QUIETEv">
<span id="_CPPv3NV6RP204011dma_control22set_AL2_CTRL_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP204011dma_control22set_AL2_CTRL_IRQ_QUIETEv"></span><span id="RP2040::dma_control::set_AL2_CTRL_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma__control_1ae51b2ab695b8861ced50e8714335d15b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL2_CTRL_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22set_AL2_CTRL_IRQ_QUIETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL2_CTRLs IRQ_QUIET bit.</p>
<p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain. This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24clear_AL2_CTRL_IRQ_QUIETEv">
<span id="_CPPv3NV6RP204011dma_control24clear_AL2_CTRL_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP204011dma_control24clear_AL2_CTRL_IRQ_QUIETEv"></span><span id="RP2040::dma_control::clear_AL2_CTRL_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma__control_1aba79ed9b0a5e44a43a8db08dd14f2d3e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL2_CTRL_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24clear_AL2_CTRL_IRQ_QUIETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL2_CTRLs IRQ_QUIET bit.</p>
<p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain. This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25toggle_AL2_CTRL_IRQ_QUIETEv">
<span id="_CPPv3NV6RP204011dma_control25toggle_AL2_CTRL_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP204011dma_control25toggle_AL2_CTRL_IRQ_QUIETEv"></span><span id="RP2040::dma_control::toggle_AL2_CTRL_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma__control_1a193780c52d66d89f240397c041d68f3a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL2_CTRL_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25toggle_AL2_CTRL_IRQ_QUIETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL2_CTRLs IRQ_QUIET bit.</p>
<p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain. This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control18get_AL2_CTRL_BSWAPEv">
<span id="_CPPv3NV6RP204011dma_control18get_AL2_CTRL_BSWAPEv"></span><span id="_CPPv2NV6RP204011dma_control18get_AL2_CTRL_BSWAPEv"></span><span id="RP2040::dma_control::get_AL2_CTRL_BSWAPV"></span><span class="target" id="structRP2040_1_1dma__control_1a3b8aa514faedd759ba790e8267107d46"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control18get_AL2_CTRL_BSWAPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL2_CTRLs BSWAP bit.</p>
<p>Apply byte-swap transformation to DMA data. For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control18set_AL2_CTRL_BSWAPEv">
<span id="_CPPv3NV6RP204011dma_control18set_AL2_CTRL_BSWAPEv"></span><span id="_CPPv2NV6RP204011dma_control18set_AL2_CTRL_BSWAPEv"></span><span id="RP2040::dma_control::set_AL2_CTRL_BSWAPV"></span><span class="target" id="structRP2040_1_1dma__control_1a2a0156f27c79e0240f969ba862296a09"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL2_CTRL_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control18set_AL2_CTRL_BSWAPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL2_CTRLs BSWAP bit.</p>
<p>Apply byte-swap transformation to DMA data. For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control20clear_AL2_CTRL_BSWAPEv">
<span id="_CPPv3NV6RP204011dma_control20clear_AL2_CTRL_BSWAPEv"></span><span id="_CPPv2NV6RP204011dma_control20clear_AL2_CTRL_BSWAPEv"></span><span id="RP2040::dma_control::clear_AL2_CTRL_BSWAPV"></span><span class="target" id="structRP2040_1_1dma__control_1a91c4c98ef1ba5c8faa88c0b107129e26"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL2_CTRL_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control20clear_AL2_CTRL_BSWAPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL2_CTRLs BSWAP bit.</p>
<p>Apply byte-swap transformation to DMA data. For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21toggle_AL2_CTRL_BSWAPEv">
<span id="_CPPv3NV6RP204011dma_control21toggle_AL2_CTRL_BSWAPEv"></span><span id="_CPPv2NV6RP204011dma_control21toggle_AL2_CTRL_BSWAPEv"></span><span id="RP2040::dma_control::toggle_AL2_CTRL_BSWAPV"></span><span class="target" id="structRP2040_1_1dma__control_1a944903742ba6842b86ae9aa434d883a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL2_CTRL_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21toggle_AL2_CTRL_BSWAPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL2_CTRLs BSWAP bit.</p>
<p>Apply byte-swap transformation to DMA data. For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21get_AL2_CTRL_SNIFF_ENEv">
<span id="_CPPv3NV6RP204011dma_control21get_AL2_CTRL_SNIFF_ENEv"></span><span id="_CPPv2NV6RP204011dma_control21get_AL2_CTRL_SNIFF_ENEv"></span><span id="RP2040::dma_control::get_AL2_CTRL_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a00a6df66896202fd3729fd1555b525a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21get_AL2_CTRL_SNIFF_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL2_CTRLs SNIFF_EN bit.</p>
<p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected. This allows checksum to be enabled or disabled on a per-control- block basis. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21set_AL2_CTRL_SNIFF_ENEv">
<span id="_CPPv3NV6RP204011dma_control21set_AL2_CTRL_SNIFF_ENEv"></span><span id="_CPPv2NV6RP204011dma_control21set_AL2_CTRL_SNIFF_ENEv"></span><span id="RP2040::dma_control::set_AL2_CTRL_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1adccd54e289fe692bd7707c4d49609604"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL2_CTRL_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21set_AL2_CTRL_SNIFF_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL2_CTRLs SNIFF_EN bit.</p>
<p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected. This allows checksum to be enabled or disabled on a per-control- block basis. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23clear_AL2_CTRL_SNIFF_ENEv">
<span id="_CPPv3NV6RP204011dma_control23clear_AL2_CTRL_SNIFF_ENEv"></span><span id="_CPPv2NV6RP204011dma_control23clear_AL2_CTRL_SNIFF_ENEv"></span><span id="RP2040::dma_control::clear_AL2_CTRL_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a9d847d8b8f918a2754b3665644d82c15"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL2_CTRL_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23clear_AL2_CTRL_SNIFF_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL2_CTRLs SNIFF_EN bit.</p>
<p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected. This allows checksum to be enabled or disabled on a per-control- block basis. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24toggle_AL2_CTRL_SNIFF_ENEv">
<span id="_CPPv3NV6RP204011dma_control24toggle_AL2_CTRL_SNIFF_ENEv"></span><span id="_CPPv2NV6RP204011dma_control24toggle_AL2_CTRL_SNIFF_ENEv"></span><span id="RP2040::dma_control::toggle_AL2_CTRL_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a34b0c8aa6db81e4ae5f09f69e1f8fe8c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL2_CTRL_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24toggle_AL2_CTRL_SNIFF_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL2_CTRLs SNIFF_EN bit.</p>
<p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected. This allows checksum to be enabled or disabled on a per-control- block basis. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control17get_AL2_CTRL_BUSYEv">
<span id="_CPPv3NV6RP204011dma_control17get_AL2_CTRL_BUSYEv"></span><span id="_CPPv2NV6RP204011dma_control17get_AL2_CTRL_BUSYEv"></span><span id="RP2040::dma_control::get_AL2_CTRL_BUSYV"></span><span class="target" id="structRP2040_1_1dma__control_1adf0c6ef479d412f6c71c9d26f0ea9cda"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control17get_AL2_CTRL_BUSYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL2_CTRLs BUSY bit.</p>
<p>This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused. To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24get_AL2_CTRL_WRITE_ERROREv">
<span id="_CPPv3NV6RP204011dma_control24get_AL2_CTRL_WRITE_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control24get_AL2_CTRL_WRITE_ERROREv"></span><span id="RP2040::dma_control::get_AL2_CTRL_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a8814af8cdb1e425a3cda75554b1ce55d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24get_AL2_CTRL_WRITE_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL2_CTRLs WRITE_ERROR bit.</p>
<p>If 1, the channel received a write bus error. Write one to clear. WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24set_AL2_CTRL_WRITE_ERROREv">
<span id="_CPPv3NV6RP204011dma_control24set_AL2_CTRL_WRITE_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control24set_AL2_CTRL_WRITE_ERROREv"></span><span id="RP2040::dma_control::set_AL2_CTRL_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a80812e5b8aaad2729cfbfd424af991e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL2_CTRL_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24set_AL2_CTRL_WRITE_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL2_CTRLs WRITE_ERROR bit.</p>
<p>If 1, the channel received a write bus error. Write one to clear. WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26clear_AL2_CTRL_WRITE_ERROREv">
<span id="_CPPv3NV6RP204011dma_control26clear_AL2_CTRL_WRITE_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control26clear_AL2_CTRL_WRITE_ERROREv"></span><span id="RP2040::dma_control::clear_AL2_CTRL_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a139fd6752c11edf19ca9606759680824"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL2_CTRL_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26clear_AL2_CTRL_WRITE_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL2_CTRLs WRITE_ERROR bit.</p>
<p>If 1, the channel received a write bus error. Write one to clear. WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control27toggle_AL2_CTRL_WRITE_ERROREv">
<span id="_CPPv3NV6RP204011dma_control27toggle_AL2_CTRL_WRITE_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control27toggle_AL2_CTRL_WRITE_ERROREv"></span><span id="RP2040::dma_control::toggle_AL2_CTRL_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1ae8729ebafc9a4a4721550aa510f59f31"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL2_CTRL_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control27toggle_AL2_CTRL_WRITE_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL2_CTRLs WRITE_ERROR bit.</p>
<p>If 1, the channel received a write bus error. Write one to clear. WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23get_AL2_CTRL_READ_ERROREv">
<span id="_CPPv3NV6RP204011dma_control23get_AL2_CTRL_READ_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control23get_AL2_CTRL_READ_ERROREv"></span><span id="RP2040::dma_control::get_AL2_CTRL_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a51682ed189531243ae58677c741865a9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23get_AL2_CTRL_READ_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL2_CTRLs READ_ERROR bit.</p>
<p>If 1, the channel received a read bus error. Write one to clear. READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23set_AL2_CTRL_READ_ERROREv">
<span id="_CPPv3NV6RP204011dma_control23set_AL2_CTRL_READ_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control23set_AL2_CTRL_READ_ERROREv"></span><span id="RP2040::dma_control::set_AL2_CTRL_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a8a6d609a69c975f08f884cabcf1dc0fc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL2_CTRL_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23set_AL2_CTRL_READ_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL2_CTRLs READ_ERROR bit.</p>
<p>If 1, the channel received a read bus error. Write one to clear. READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25clear_AL2_CTRL_READ_ERROREv">
<span id="_CPPv3NV6RP204011dma_control25clear_AL2_CTRL_READ_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control25clear_AL2_CTRL_READ_ERROREv"></span><span id="RP2040::dma_control::clear_AL2_CTRL_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a6a38c6ea141b3c2a99a6291e31bc8ee0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL2_CTRL_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25clear_AL2_CTRL_READ_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL2_CTRLs READ_ERROR bit.</p>
<p>If 1, the channel received a read bus error. Write one to clear. READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26toggle_AL2_CTRL_READ_ERROREv">
<span id="_CPPv3NV6RP204011dma_control26toggle_AL2_CTRL_READ_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control26toggle_AL2_CTRL_READ_ERROREv"></span><span id="RP2040::dma_control::toggle_AL2_CTRL_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1af395286a6106a8eda69a7b16fcfde348"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL2_CTRL_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26toggle_AL2_CTRL_READ_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL2_CTRLs READ_ERROR bit.</p>
<p>If 1, the channel received a read bus error. Write one to clear. READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_AL2_CTRL_AHB_ERROREv">
<span id="_CPPv3NV6RP204011dma_control22get_AL2_CTRL_AHB_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control22get_AL2_CTRL_AHB_ERROREv"></span><span id="RP2040::dma_control::get_AL2_CTRL_AHB_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a1975172635acdabb7e7a8e4e5476c4c9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL_AHB_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_AL2_CTRL_AHB_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL2_CTRLs AHB_ERROR bit.</p>
<p>Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control12get_AL2_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP204011dma_control12get_AL2_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP204011dma_control12get_AL2_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb"></span><span id="RP2040::dma_control::get_AL2_CTRL__bR.bR.DMA_DATA_SIZER.bR.bR.uint8_tR.bR.uint8_tR.DMA_TREQ_SELR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma__control_1a29988b204129a5fedf02b29662748844"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL2_CTRL</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html#_CPPv4N6RP204013DMA_DATA_SIZEE" title="RP2040::DMA_DATA_SIZE"><span class="n"><span class="pre">DMA_DATA_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html#_CPPv4N6RP204012DMA_TREQ_SELE" title="RP2040::DMA_TREQ_SEL"><span class="n"><span class="pre">DMA_TREQ_SEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READ_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHB_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control12get_AL2_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of AL2_CTRLs bit fields.</p>
<p>(read-write) Alias for channel CTRL register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control12set_AL2_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb">
<span id="_CPPv3NV6RP204011dma_control12set_AL2_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb"></span><span id="_CPPv2NV6RP204011dma_control12set_AL2_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb"></span><span id="RP2040::dma_control::set_AL2_CTRL__b.b.DMA_DATA_SIZE.b.b.uint8_t.b.uint8_t.DMA_TREQ_SEL.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1dma__control_1a66a72e7bbe128275c63453bb25913b91"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL2_CTRL</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html#_CPPv4N6RP204013DMA_DATA_SIZEE" title="RP2040::DMA_DATA_SIZE"><span class="n"><span class="pre">DMA_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html#_CPPv4N6RP204012DMA_TREQ_SELE" title="RP2040::DMA_TREQ_SEL"><span class="n"><span class="pre">DMA_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">READ_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control12set_AL2_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of AL2_CTRLs bit fields.</p>
<p>(read-write) Alias for channel CTRL register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control15get_AL3_CTRL_ENEv">
<span id="_CPPv3NV6RP204011dma_control15get_AL3_CTRL_ENEv"></span><span id="_CPPv2NV6RP204011dma_control15get_AL3_CTRL_ENEv"></span><span id="RP2040::dma_control::get_AL3_CTRL_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a9556ab39193e5f9d31c148890b9017bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control15get_AL3_CTRL_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL3_CTRLs EN bit.</p>
<p>DMA Channel Enable. When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control15set_AL3_CTRL_ENEv">
<span id="_CPPv3NV6RP204011dma_control15set_AL3_CTRL_ENEv"></span><span id="_CPPv2NV6RP204011dma_control15set_AL3_CTRL_ENEv"></span><span id="RP2040::dma_control::set_AL3_CTRL_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a80b34e8ca1d2e1aa3b3661328c41cf7d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL3_CTRL_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control15set_AL3_CTRL_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL3_CTRLs EN bit.</p>
<p>DMA Channel Enable. When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control17clear_AL3_CTRL_ENEv">
<span id="_CPPv3NV6RP204011dma_control17clear_AL3_CTRL_ENEv"></span><span id="_CPPv2NV6RP204011dma_control17clear_AL3_CTRL_ENEv"></span><span id="RP2040::dma_control::clear_AL3_CTRL_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a72009ed9482d19a2636e43c659414240"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL3_CTRL_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control17clear_AL3_CTRL_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL3_CTRLs EN bit.</p>
<p>DMA Channel Enable. When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control18toggle_AL3_CTRL_ENEv">
<span id="_CPPv3NV6RP204011dma_control18toggle_AL3_CTRL_ENEv"></span><span id="_CPPv2NV6RP204011dma_control18toggle_AL3_CTRL_ENEv"></span><span id="RP2040::dma_control::toggle_AL3_CTRL_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a84404bbdafb636ef87178d52fc7a060e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL3_CTRL_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control18toggle_AL3_CTRL_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL3_CTRLs EN bit.</p>
<p>DMA Channel Enable. When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26get_AL3_CTRL_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP204011dma_control26get_AL3_CTRL_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP204011dma_control26get_AL3_CTRL_HIGH_PRIORITYEv"></span><span id="RP2040::dma_control::get_AL3_CTRL_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma__control_1acd25955052c61c802b675a795560255f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26get_AL3_CTRL_HIGH_PRIORITYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL3_CTRLs HIGH_PRIORITY bit.</p>
<p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels. This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26set_AL3_CTRL_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP204011dma_control26set_AL3_CTRL_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP204011dma_control26set_AL3_CTRL_HIGH_PRIORITYEv"></span><span id="RP2040::dma_control::set_AL3_CTRL_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma__control_1a0b76b4c9c98f80d443c846d1a9bde016"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL3_CTRL_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26set_AL3_CTRL_HIGH_PRIORITYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL3_CTRLs HIGH_PRIORITY bit.</p>
<p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels. This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control28clear_AL3_CTRL_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP204011dma_control28clear_AL3_CTRL_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP204011dma_control28clear_AL3_CTRL_HIGH_PRIORITYEv"></span><span id="RP2040::dma_control::clear_AL3_CTRL_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma__control_1a85832f227dc83fc53c3a81367a358b34"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL3_CTRL_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control28clear_AL3_CTRL_HIGH_PRIORITYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL3_CTRLs HIGH_PRIORITY bit.</p>
<p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels. This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control29toggle_AL3_CTRL_HIGH_PRIORITYEv">
<span id="_CPPv3NV6RP204011dma_control29toggle_AL3_CTRL_HIGH_PRIORITYEv"></span><span id="_CPPv2NV6RP204011dma_control29toggle_AL3_CTRL_HIGH_PRIORITYEv"></span><span id="RP2040::dma_control::toggle_AL3_CTRL_HIGH_PRIORITYV"></span><span class="target" id="structRP2040_1_1dma__control_1a42a331d0d7c05749c745867d395b2ba3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL3_CTRL_HIGH_PRIORITY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control29toggle_AL3_CTRL_HIGH_PRIORITYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL3_CTRLs HIGH_PRIORITY bit.</p>
<p>HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels. This only affects the order in which the DMA schedules channels. The DMAs bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_AL3_CTRL_DATA_SIZEEv">
<span id="_CPPv3NV6RP204011dma_control22get_AL3_CTRL_DATA_SIZEEv"></span><span id="_CPPv2NV6RP204011dma_control22get_AL3_CTRL_DATA_SIZEEv"></span><span id="RP2040::dma_control::get_AL3_CTRL_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma__control_1a0d52569793f51e16b5fd5abbdb291dc7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html#_CPPv4N6RP204013DMA_DATA_SIZEE" title="RP2040::DMA_DATA_SIZE"><span class="n"><span class="pre">DMA_DATA_SIZE</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL_DATA_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_AL3_CTRL_DATA_SIZEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL3_CTRLs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22set_AL3_CTRL_DATA_SIZEE13DMA_DATA_SIZE">
<span id="_CPPv3NV6RP204011dma_control22set_AL3_CTRL_DATA_SIZEE13DMA_DATA_SIZE"></span><span id="_CPPv2NV6RP204011dma_control22set_AL3_CTRL_DATA_SIZEE13DMA_DATA_SIZE"></span><span id="RP2040::dma_control::set_AL3_CTRL_DATA_SIZE__DMA_DATA_SIZEV"></span><span class="target" id="structRP2040_1_1dma__control_1a8fc3f669b817fb7e60cb9be0cadad7ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL3_CTRL_DATA_SIZE</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html#_CPPv4N6RP204013DMA_DATA_SIZEE" title="RP2040::DMA_DATA_SIZE"><span class="n"><span class="pre">DMA_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22set_AL3_CTRL_DATA_SIZEE13DMA_DATA_SIZE" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL3_CTRLs DATA_SIZE field.</p>
<p>Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_AL3_CTRL_INCR_READEv">
<span id="_CPPv3NV6RP204011dma_control22get_AL3_CTRL_INCR_READEv"></span><span id="_CPPv2NV6RP204011dma_control22get_AL3_CTRL_INCR_READEv"></span><span id="RP2040::dma_control::get_AL3_CTRL_INCR_READV"></span><span class="target" id="structRP2040_1_1dma__control_1a3081f31d49f5748923c66f96ebb8edcf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_AL3_CTRL_INCR_READEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL3_CTRLs INCR_READ bit.</p>
<p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address. Generally this should be disabled for peripheral-to-memory transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22set_AL3_CTRL_INCR_READEv">
<span id="_CPPv3NV6RP204011dma_control22set_AL3_CTRL_INCR_READEv"></span><span id="_CPPv2NV6RP204011dma_control22set_AL3_CTRL_INCR_READEv"></span><span id="RP2040::dma_control::set_AL3_CTRL_INCR_READV"></span><span class="target" id="structRP2040_1_1dma__control_1aa40561648863560772899cb39e41a9a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL3_CTRL_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22set_AL3_CTRL_INCR_READEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL3_CTRLs INCR_READ bit.</p>
<p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address. Generally this should be disabled for peripheral-to-memory transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24clear_AL3_CTRL_INCR_READEv">
<span id="_CPPv3NV6RP204011dma_control24clear_AL3_CTRL_INCR_READEv"></span><span id="_CPPv2NV6RP204011dma_control24clear_AL3_CTRL_INCR_READEv"></span><span id="RP2040::dma_control::clear_AL3_CTRL_INCR_READV"></span><span class="target" id="structRP2040_1_1dma__control_1a2c4be4ffd0eca631712bab06c8be9bc2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL3_CTRL_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24clear_AL3_CTRL_INCR_READEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL3_CTRLs INCR_READ bit.</p>
<p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address. Generally this should be disabled for peripheral-to-memory transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25toggle_AL3_CTRL_INCR_READEv">
<span id="_CPPv3NV6RP204011dma_control25toggle_AL3_CTRL_INCR_READEv"></span><span id="_CPPv2NV6RP204011dma_control25toggle_AL3_CTRL_INCR_READEv"></span><span id="RP2040::dma_control::toggle_AL3_CTRL_INCR_READV"></span><span class="target" id="structRP2040_1_1dma__control_1a6592c2e509388f39ebea100e57f02573"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL3_CTRL_INCR_READ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25toggle_AL3_CTRL_INCR_READEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL3_CTRLs INCR_READ bit.</p>
<p>If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address. Generally this should be disabled for peripheral-to-memory transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23get_AL3_CTRL_INCR_WRITEEv">
<span id="_CPPv3NV6RP204011dma_control23get_AL3_CTRL_INCR_WRITEEv"></span><span id="_CPPv2NV6RP204011dma_control23get_AL3_CTRL_INCR_WRITEEv"></span><span id="RP2040::dma_control::get_AL3_CTRL_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma__control_1a4062780b1fa7b8c365f2dddfa001f67c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23get_AL3_CTRL_INCR_WRITEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL3_CTRLs INCR_WRITE bit.</p>
<p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address. Generally this should be disabled for memory-to-peripheral transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23set_AL3_CTRL_INCR_WRITEEv">
<span id="_CPPv3NV6RP204011dma_control23set_AL3_CTRL_INCR_WRITEEv"></span><span id="_CPPv2NV6RP204011dma_control23set_AL3_CTRL_INCR_WRITEEv"></span><span id="RP2040::dma_control::set_AL3_CTRL_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma__control_1ad9c20121feca0d581dd3515c9076112f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL3_CTRL_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23set_AL3_CTRL_INCR_WRITEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL3_CTRLs INCR_WRITE bit.</p>
<p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address. Generally this should be disabled for memory-to-peripheral transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25clear_AL3_CTRL_INCR_WRITEEv">
<span id="_CPPv3NV6RP204011dma_control25clear_AL3_CTRL_INCR_WRITEEv"></span><span id="_CPPv2NV6RP204011dma_control25clear_AL3_CTRL_INCR_WRITEEv"></span><span id="RP2040::dma_control::clear_AL3_CTRL_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma__control_1a7e35d1280147e3ac5788298cf80e3c07"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL3_CTRL_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25clear_AL3_CTRL_INCR_WRITEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL3_CTRLs INCR_WRITE bit.</p>
<p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address. Generally this should be disabled for memory-to-peripheral transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26toggle_AL3_CTRL_INCR_WRITEEv">
<span id="_CPPv3NV6RP204011dma_control26toggle_AL3_CTRL_INCR_WRITEEv"></span><span id="_CPPv2NV6RP204011dma_control26toggle_AL3_CTRL_INCR_WRITEEv"></span><span id="RP2040::dma_control::toggle_AL3_CTRL_INCR_WRITEV"></span><span class="target" id="structRP2040_1_1dma__control_1ae84ac7a6cc66d98cf950d23796320eb1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL3_CTRL_INCR_WRITE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26toggle_AL3_CTRL_INCR_WRITEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL3_CTRLs INCR_WRITE bit.</p>
<p>If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address. Generally this should be disabled for memory-to-peripheral transfers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_AL3_CTRL_RING_SIZEEv">
<span id="_CPPv3NV6RP204011dma_control22get_AL3_CTRL_RING_SIZEEv"></span><span id="_CPPv2NV6RP204011dma_control22get_AL3_CTRL_RING_SIZEEv"></span><span id="RP2040::dma_control::get_AL3_CTRL_RING_SIZEV"></span><span class="target" id="structRP2040_1_1dma__control_1af922de99501fb9fe0a360af83b9033a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_AL3_CTRL_RING_SIZEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL3_CTRLs RING_SIZE field.</p>
<p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers. Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22set_AL3_CTRL_RING_SIZEE7uint8_t">
<span id="_CPPv3NV6RP204011dma_control22set_AL3_CTRL_RING_SIZEE7uint8_t"></span><span id="_CPPv2NV6RP204011dma_control22set_AL3_CTRL_RING_SIZEE7uint8_t"></span><span id="RP2040::dma_control::set_AL3_CTRL_RING_SIZE__uint8_tV"></span><span class="target" id="structRP2040_1_1dma__control_1a9bf12f8fb8894aabef81035577e18c45"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL3_CTRL_RING_SIZE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22set_AL3_CTRL_RING_SIZEE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL3_CTRLs RING_SIZE field.</p>
<p>Size of address wrap region. If 0, dont wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers. Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21get_AL3_CTRL_RING_SELEv">
<span id="_CPPv3NV6RP204011dma_control21get_AL3_CTRL_RING_SELEv"></span><span id="_CPPv2NV6RP204011dma_control21get_AL3_CTRL_RING_SELEv"></span><span id="RP2040::dma_control::get_AL3_CTRL_RING_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1a7d46f8565afd40e853a78702a73e98ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21get_AL3_CTRL_RING_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL3_CTRLs RING_SEL bit.</p>
<p>Select whether RING_SIZE applies to read or write addresses. If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21set_AL3_CTRL_RING_SELEv">
<span id="_CPPv3NV6RP204011dma_control21set_AL3_CTRL_RING_SELEv"></span><span id="_CPPv2NV6RP204011dma_control21set_AL3_CTRL_RING_SELEv"></span><span id="RP2040::dma_control::set_AL3_CTRL_RING_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1acad4129200a4e40bdb575787b0af7151"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL3_CTRL_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21set_AL3_CTRL_RING_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL3_CTRLs RING_SEL bit.</p>
<p>Select whether RING_SIZE applies to read or write addresses. If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23clear_AL3_CTRL_RING_SELEv">
<span id="_CPPv3NV6RP204011dma_control23clear_AL3_CTRL_RING_SELEv"></span><span id="_CPPv2NV6RP204011dma_control23clear_AL3_CTRL_RING_SELEv"></span><span id="RP2040::dma_control::clear_AL3_CTRL_RING_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1aad0c8f458ad72212f9937846eb0abc0c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL3_CTRL_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23clear_AL3_CTRL_RING_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL3_CTRLs RING_SEL bit.</p>
<p>Select whether RING_SIZE applies to read or write addresses. If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24toggle_AL3_CTRL_RING_SELEv">
<span id="_CPPv3NV6RP204011dma_control24toggle_AL3_CTRL_RING_SELEv"></span><span id="_CPPv2NV6RP204011dma_control24toggle_AL3_CTRL_RING_SELEv"></span><span id="RP2040::dma_control::toggle_AL3_CTRL_RING_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1af23e23aaf93ef5f08e8e7aad356e297a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL3_CTRL_RING_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24toggle_AL3_CTRL_RING_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL3_CTRLs RING_SEL bit.</p>
<p>Select whether RING_SIZE applies to read or write addresses. If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21get_AL3_CTRL_CHAIN_TOEv">
<span id="_CPPv3NV6RP204011dma_control21get_AL3_CTRL_CHAIN_TOEv"></span><span id="_CPPv2NV6RP204011dma_control21get_AL3_CTRL_CHAIN_TOEv"></span><span id="RP2040::dma_control::get_AL3_CTRL_CHAIN_TOV"></span><span class="target" id="structRP2040_1_1dma__control_1a1207454cd3af403a4c1399829152def1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21get_AL3_CTRL_CHAIN_TOEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL3_CTRLs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21set_AL3_CTRL_CHAIN_TOE7uint8_t">
<span id="_CPPv3NV6RP204011dma_control21set_AL3_CTRL_CHAIN_TOE7uint8_t"></span><span id="_CPPv2NV6RP204011dma_control21set_AL3_CTRL_CHAIN_TOE7uint8_t"></span><span id="RP2040::dma_control::set_AL3_CTRL_CHAIN_TO__uint8_tV"></span><span class="target" id="structRP2040_1_1dma__control_1af1f399d1f4956aa3fe6c7bbbdef0e9f2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL3_CTRL_CHAIN_TO</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21set_AL3_CTRL_CHAIN_TOE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL3_CTRLs CHAIN_TO field.</p>
<p>When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this channel)_. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21get_AL3_CTRL_TREQ_SELEv">
<span id="_CPPv3NV6RP204011dma_control21get_AL3_CTRL_TREQ_SELEv"></span><span id="_CPPv2NV6RP204011dma_control21get_AL3_CTRL_TREQ_SELEv"></span><span id="RP2040::dma_control::get_AL3_CTRL_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1ac37f379ba943baf2d009dd13c1b33e27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html#_CPPv4N6RP204012DMA_TREQ_SELE" title="RP2040::DMA_TREQ_SEL"><span class="n"><span class="pre">DMA_TREQ_SEL</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL_TREQ_SEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21get_AL3_CTRL_TREQ_SELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL3_CTRLs TREQ_SEL field.</p>
<p>Select a Transfer Request signal. The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system). 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21set_AL3_CTRL_TREQ_SELE12DMA_TREQ_SEL">
<span id="_CPPv3NV6RP204011dma_control21set_AL3_CTRL_TREQ_SELE12DMA_TREQ_SEL"></span><span id="_CPPv2NV6RP204011dma_control21set_AL3_CTRL_TREQ_SELE12DMA_TREQ_SEL"></span><span id="RP2040::dma_control::set_AL3_CTRL_TREQ_SEL__DMA_TREQ_SELV"></span><span class="target" id="structRP2040_1_1dma__control_1ab965475eed715f9d0b78822591ffccdc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL3_CTRL_TREQ_SEL</span></span></span><span class="sig-paren">(</span><a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html#_CPPv4N6RP204012DMA_TREQ_SELE" title="RP2040::DMA_TREQ_SEL"><span class="n"><span class="pre">DMA_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21set_AL3_CTRL_TREQ_SELE12DMA_TREQ_SEL" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL3_CTRLs TREQ_SEL field.</p>
<p>Select a Transfer Request signal. The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system). 0x0 to 0x3a -&gt; select DREQ n as TREQ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_AL3_CTRL_IRQ_QUIETEv">
<span id="_CPPv3NV6RP204011dma_control22get_AL3_CTRL_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP204011dma_control22get_AL3_CTRL_IRQ_QUIETEv"></span><span id="RP2040::dma_control::get_AL3_CTRL_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma__control_1afa98995b65fa520f3ae411e21f2132bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_AL3_CTRL_IRQ_QUIETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL3_CTRLs IRQ_QUIET bit.</p>
<p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain. This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22set_AL3_CTRL_IRQ_QUIETEv">
<span id="_CPPv3NV6RP204011dma_control22set_AL3_CTRL_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP204011dma_control22set_AL3_CTRL_IRQ_QUIETEv"></span><span id="RP2040::dma_control::set_AL3_CTRL_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma__control_1aa517baf0316e84ccdcc90a5b32e5f013"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL3_CTRL_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22set_AL3_CTRL_IRQ_QUIETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL3_CTRLs IRQ_QUIET bit.</p>
<p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain. This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24clear_AL3_CTRL_IRQ_QUIETEv">
<span id="_CPPv3NV6RP204011dma_control24clear_AL3_CTRL_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP204011dma_control24clear_AL3_CTRL_IRQ_QUIETEv"></span><span id="RP2040::dma_control::clear_AL3_CTRL_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma__control_1ad4d22519b9213baaded74fbe97127f01"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL3_CTRL_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24clear_AL3_CTRL_IRQ_QUIETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL3_CTRLs IRQ_QUIET bit.</p>
<p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain. This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25toggle_AL3_CTRL_IRQ_QUIETEv">
<span id="_CPPv3NV6RP204011dma_control25toggle_AL3_CTRL_IRQ_QUIETEv"></span><span id="_CPPv2NV6RP204011dma_control25toggle_AL3_CTRL_IRQ_QUIETEv"></span><span id="RP2040::dma_control::toggle_AL3_CTRL_IRQ_QUIETV"></span><span class="target" id="structRP2040_1_1dma__control_1a9018e327b0ba7aa931f4e2281d97c73c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL3_CTRL_IRQ_QUIET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25toggle_AL3_CTRL_IRQ_QUIETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL3_CTRLs IRQ_QUIET bit.</p>
<p>In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain. This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control18get_AL3_CTRL_BSWAPEv">
<span id="_CPPv3NV6RP204011dma_control18get_AL3_CTRL_BSWAPEv"></span><span id="_CPPv2NV6RP204011dma_control18get_AL3_CTRL_BSWAPEv"></span><span id="RP2040::dma_control::get_AL3_CTRL_BSWAPV"></span><span class="target" id="structRP2040_1_1dma__control_1af95e62c7e7de622a456715aaa63d9e72"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control18get_AL3_CTRL_BSWAPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL3_CTRLs BSWAP bit.</p>
<p>Apply byte-swap transformation to DMA data. For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control18set_AL3_CTRL_BSWAPEv">
<span id="_CPPv3NV6RP204011dma_control18set_AL3_CTRL_BSWAPEv"></span><span id="_CPPv2NV6RP204011dma_control18set_AL3_CTRL_BSWAPEv"></span><span id="RP2040::dma_control::set_AL3_CTRL_BSWAPV"></span><span class="target" id="structRP2040_1_1dma__control_1a5d08792b72f2a39dcf75911c0f988bd9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL3_CTRL_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control18set_AL3_CTRL_BSWAPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL3_CTRLs BSWAP bit.</p>
<p>Apply byte-swap transformation to DMA data. For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control20clear_AL3_CTRL_BSWAPEv">
<span id="_CPPv3NV6RP204011dma_control20clear_AL3_CTRL_BSWAPEv"></span><span id="_CPPv2NV6RP204011dma_control20clear_AL3_CTRL_BSWAPEv"></span><span id="RP2040::dma_control::clear_AL3_CTRL_BSWAPV"></span><span class="target" id="structRP2040_1_1dma__control_1a605d3fa57ca6cd489ce57836c3b5af56"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL3_CTRL_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control20clear_AL3_CTRL_BSWAPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL3_CTRLs BSWAP bit.</p>
<p>Apply byte-swap transformation to DMA data. For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21toggle_AL3_CTRL_BSWAPEv">
<span id="_CPPv3NV6RP204011dma_control21toggle_AL3_CTRL_BSWAPEv"></span><span id="_CPPv2NV6RP204011dma_control21toggle_AL3_CTRL_BSWAPEv"></span><span id="RP2040::dma_control::toggle_AL3_CTRL_BSWAPV"></span><span class="target" id="structRP2040_1_1dma__control_1adf14f09033049e70f3e3c5747a7fc494"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL3_CTRL_BSWAP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21toggle_AL3_CTRL_BSWAPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL3_CTRLs BSWAP bit.</p>
<p>Apply byte-swap transformation to DMA data. For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21get_AL3_CTRL_SNIFF_ENEv">
<span id="_CPPv3NV6RP204011dma_control21get_AL3_CTRL_SNIFF_ENEv"></span><span id="_CPPv2NV6RP204011dma_control21get_AL3_CTRL_SNIFF_ENEv"></span><span id="RP2040::dma_control::get_AL3_CTRL_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a738a4006cbab8b2828b9d0f5cd1e8fc9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21get_AL3_CTRL_SNIFF_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL3_CTRLs SNIFF_EN bit.</p>
<p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected. This allows checksum to be enabled or disabled on a per-control- block basis. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control21set_AL3_CTRL_SNIFF_ENEv">
<span id="_CPPv3NV6RP204011dma_control21set_AL3_CTRL_SNIFF_ENEv"></span><span id="_CPPv2NV6RP204011dma_control21set_AL3_CTRL_SNIFF_ENEv"></span><span id="RP2040::dma_control::set_AL3_CTRL_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1af4aa9492393d21c62399b2bf4a45d35b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL3_CTRL_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control21set_AL3_CTRL_SNIFF_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL3_CTRLs SNIFF_EN bit.</p>
<p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected. This allows checksum to be enabled or disabled on a per-control- block basis. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23clear_AL3_CTRL_SNIFF_ENEv">
<span id="_CPPv3NV6RP204011dma_control23clear_AL3_CTRL_SNIFF_ENEv"></span><span id="_CPPv2NV6RP204011dma_control23clear_AL3_CTRL_SNIFF_ENEv"></span><span id="RP2040::dma_control::clear_AL3_CTRL_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1ac995056ba1803bdc9c3fc77d2bb76e21"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL3_CTRL_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23clear_AL3_CTRL_SNIFF_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL3_CTRLs SNIFF_EN bit.</p>
<p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected. This allows checksum to be enabled or disabled on a per-control- block basis. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24toggle_AL3_CTRL_SNIFF_ENEv">
<span id="_CPPv3NV6RP204011dma_control24toggle_AL3_CTRL_SNIFF_ENEv"></span><span id="_CPPv2NV6RP204011dma_control24toggle_AL3_CTRL_SNIFF_ENEv"></span><span id="RP2040::dma_control::toggle_AL3_CTRL_SNIFF_ENV"></span><span class="target" id="structRP2040_1_1dma__control_1a6011f7c62ad69a56875dabde63fd4616"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL3_CTRL_SNIFF_EN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24toggle_AL3_CTRL_SNIFF_ENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL3_CTRLs SNIFF_EN bit.</p>
<p>If 1, this channels data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected. This allows checksum to be enabled or disabled on a per-control- block basis. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control17get_AL3_CTRL_BUSYEv">
<span id="_CPPv3NV6RP204011dma_control17get_AL3_CTRL_BUSYEv"></span><span id="_CPPv2NV6RP204011dma_control17get_AL3_CTRL_BUSYEv"></span><span id="RP2040::dma_control::get_AL3_CTRL_BUSYV"></span><span class="target" id="structRP2040_1_1dma__control_1afacd1118f2e2321bfa9f30cd71f360cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control17get_AL3_CTRL_BUSYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL3_CTRLs BUSY bit.</p>
<p>This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused. To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24get_AL3_CTRL_WRITE_ERROREv">
<span id="_CPPv3NV6RP204011dma_control24get_AL3_CTRL_WRITE_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control24get_AL3_CTRL_WRITE_ERROREv"></span><span id="RP2040::dma_control::get_AL3_CTRL_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1aa2c3fb5b0412c2f942c80abf2eb8bd0b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24get_AL3_CTRL_WRITE_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL3_CTRLs WRITE_ERROR bit.</p>
<p>If 1, the channel received a write bus error. Write one to clear. WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control24set_AL3_CTRL_WRITE_ERROREv">
<span id="_CPPv3NV6RP204011dma_control24set_AL3_CTRL_WRITE_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control24set_AL3_CTRL_WRITE_ERROREv"></span><span id="RP2040::dma_control::set_AL3_CTRL_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a19adb48119a663bbb4320f5be932d345"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL3_CTRL_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control24set_AL3_CTRL_WRITE_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL3_CTRLs WRITE_ERROR bit.</p>
<p>If 1, the channel received a write bus error. Write one to clear. WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26clear_AL3_CTRL_WRITE_ERROREv">
<span id="_CPPv3NV6RP204011dma_control26clear_AL3_CTRL_WRITE_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control26clear_AL3_CTRL_WRITE_ERROREv"></span><span id="RP2040::dma_control::clear_AL3_CTRL_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1aa7bf7f892fd338fe9f6fa86761bc7ac3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL3_CTRL_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26clear_AL3_CTRL_WRITE_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL3_CTRLs WRITE_ERROR bit.</p>
<p>If 1, the channel received a write bus error. Write one to clear. WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control27toggle_AL3_CTRL_WRITE_ERROREv">
<span id="_CPPv3NV6RP204011dma_control27toggle_AL3_CTRL_WRITE_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control27toggle_AL3_CTRL_WRITE_ERROREv"></span><span id="RP2040::dma_control::toggle_AL3_CTRL_WRITE_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a196bd840b948ab3f5ad17fa65e23b5a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL3_CTRL_WRITE_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control27toggle_AL3_CTRL_WRITE_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL3_CTRLs WRITE_ERROR bit.</p>
<p>If 1, the channel received a write bus error. Write one to clear. WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23get_AL3_CTRL_READ_ERROREv">
<span id="_CPPv3NV6RP204011dma_control23get_AL3_CTRL_READ_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control23get_AL3_CTRL_READ_ERROREv"></span><span id="RP2040::dma_control::get_AL3_CTRL_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a1eb7ade8d12c9a374aad0a582e6d7a62"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23get_AL3_CTRL_READ_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL3_CTRLs READ_ERROR bit.</p>
<p>If 1, the channel received a read bus error. Write one to clear. READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control23set_AL3_CTRL_READ_ERROREv">
<span id="_CPPv3NV6RP204011dma_control23set_AL3_CTRL_READ_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control23set_AL3_CTRL_READ_ERROREv"></span><span id="RP2040::dma_control::set_AL3_CTRL_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1aa42a010b1054de3dae75d05617e00c34"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL3_CTRL_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control23set_AL3_CTRL_READ_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AL3_CTRLs READ_ERROR bit.</p>
<p>If 1, the channel received a read bus error. Write one to clear. READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control25clear_AL3_CTRL_READ_ERROREv">
<span id="_CPPv3NV6RP204011dma_control25clear_AL3_CTRL_READ_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control25clear_AL3_CTRL_READ_ERROREv"></span><span id="RP2040::dma_control::clear_AL3_CTRL_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a71e60c7863f87719108011d590a6f3e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AL3_CTRL_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control25clear_AL3_CTRL_READ_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AL3_CTRLs READ_ERROR bit.</p>
<p>If 1, the channel received a read bus error. Write one to clear. READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control26toggle_AL3_CTRL_READ_ERROREv">
<span id="_CPPv3NV6RP204011dma_control26toggle_AL3_CTRL_READ_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control26toggle_AL3_CTRL_READ_ERROREv"></span><span id="RP2040::dma_control::toggle_AL3_CTRL_READ_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a5ca138586d1007912b8d89eec215b715"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AL3_CTRL_READ_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control26toggle_AL3_CTRL_READ_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AL3_CTRLs READ_ERROR bit.</p>
<p>If 1, the channel received a read bus error. Write one to clear. READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later) </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control22get_AL3_CTRL_AHB_ERROREv">
<span id="_CPPv3NV6RP204011dma_control22get_AL3_CTRL_AHB_ERROREv"></span><span id="_CPPv2NV6RP204011dma_control22get_AL3_CTRL_AHB_ERROREv"></span><span id="RP2040::dma_control::get_AL3_CTRL_AHB_ERRORV"></span><span class="target" id="structRP2040_1_1dma__control_1a0a9ae27d036ed7aea81ae72a80912d47"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL_AHB_ERROR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control22get_AL3_CTRL_AHB_ERROREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AL3_CTRLs AHB_ERROR bit.</p>
<p>Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control12get_AL3_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP204011dma_control12get_AL3_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP204011dma_control12get_AL3_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb"></span><span id="RP2040::dma_control::get_AL3_CTRL__bR.bR.DMA_DATA_SIZER.bR.bR.uint8_tR.bR.uint8_tR.DMA_TREQ_SELR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1dma__control_1a12ba1362cb7f5cdbad664b974413b1db"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AL3_CTRL</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html#_CPPv4N6RP204013DMA_DATA_SIZEE" title="RP2040::DMA_DATA_SIZE"><span class="n"><span class="pre">DMA_DATA_SIZE</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html#_CPPv4N6RP204012DMA_TREQ_SELE" title="RP2040::DMA_TREQ_SEL"><span class="n"><span class="pre">DMA_TREQ_SEL</span></span></a><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">READ_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">AHB_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control12get_AL3_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of AL3_CTRLs bit fields.</p>
<p>(read-write) Alias for channel CTRL register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP204011dma_control12set_AL3_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb">
<span id="_CPPv3NV6RP204011dma_control12set_AL3_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb"></span><span id="_CPPv2NV6RP204011dma_control12set_AL3_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb"></span><span id="RP2040::dma_control::set_AL3_CTRL__b.b.DMA_DATA_SIZE.b.b.uint8_t.b.uint8_t.DMA_TREQ_SEL.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1dma__control_1a36ba8a47883922343b4978057bec2111"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AL3_CTRL</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HIGH_PRIORITY</span></span>, <a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html#_CPPv4N6RP204013DMA_DATA_SIZEE" title="RP2040::DMA_DATA_SIZE"><span class="n"><span class="pre">DMA_DATA_SIZE</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">DATA_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_READ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">INCR_WRITE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SIZE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RING_SEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CHAIN_TO</span></span>, <a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html#_CPPv4N6RP204012DMA_TREQ_SELE" title="RP2040::DMA_TREQ_SEL"><span class="n"><span class="pre">DMA_TREQ_SEL</span></span></a><span class="w"> </span><span class="n sig-param"><span class="pre">TREQ_SEL</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IRQ_QUIET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BSWAP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SNIFF_EN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WRITE_ERROR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">READ_ERROR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP204011dma_control12set_AL3_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of AL3_CTRLs bit fields.</p>
<p>(read-write) Alias for channel CTRL register </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control9READ_ADDRE">
<span id="_CPPv3N6RP204011dma_control9READ_ADDRE"></span><span id="_CPPv2N6RP204011dma_control9READ_ADDRE"></span><span id="RP2040::dma_control::READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma__control_1a8fe189f94cc53df827144fedc61dc47c"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control9READ_ADDRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Channel Read Address pointer This register updates automatically each time a read completes. The current value is the next address to be read by this channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control10WRITE_ADDRE">
<span id="_CPPv3N6RP204011dma_control10WRITE_ADDRE"></span><span id="_CPPv2N6RP204011dma_control10WRITE_ADDRE"></span><span id="RP2040::dma_control::WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma__control_1a62e2ba000c535c913479d4e5cd93705d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control10WRITE_ADDRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Channel Write Address pointer This register updates automatically each time a write completes. The current value is the next address to be written by this channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control11TRANS_COUNTE">
<span id="_CPPv3N6RP204011dma_control11TRANS_COUNTE"></span><span id="_CPPv2N6RP204011dma_control11TRANS_COUNTE"></span><span id="RP2040::dma_control::TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma__control_1a6b9c1e6b34c6d317640063d330fa824d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control11TRANS_COUNTE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Channel Transfer Count Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE). When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes. Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write. The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control9CTRL_TRIGE">
<span id="_CPPv3N6RP204011dma_control9CTRL_TRIGE"></span><span id="_CPPv2N6RP204011dma_control9CTRL_TRIGE"></span><span id="RP2040::dma_control::CTRL_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma__control_1a947c26d0ef073284b726fbe4d1d5e6d3"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CTRL_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control9CTRL_TRIGE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Channel Control and Status </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control8AL1_CTRLE">
<span id="_CPPv3N6RP204011dma_control8AL1_CTRLE"></span><span id="_CPPv2N6RP204011dma_control8AL1_CTRLE"></span><span id="RP2040::dma_control::AL1_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma__control_1abd6ef49a07ba1c1d17751eaae9b00e73"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">AL1_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control8AL1_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control13AL1_READ_ADDRE">
<span id="_CPPv3N6RP204011dma_control13AL1_READ_ADDRE"></span><span id="_CPPv2N6RP204011dma_control13AL1_READ_ADDRE"></span><span id="RP2040::dma_control::AL1_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma__control_1a1eee32fd10e09754edc40db7f56a0e47"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">AL1_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control13AL1_READ_ADDRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control14AL1_WRITE_ADDRE">
<span id="_CPPv3N6RP204011dma_control14AL1_WRITE_ADDRE"></span><span id="_CPPv2N6RP204011dma_control14AL1_WRITE_ADDRE"></span><span id="RP2040::dma_control::AL1_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma__control_1ac1ba08d7c4779f7fb99ea700d6f9c0ba"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">AL1_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control14AL1_WRITE_ADDRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control20AL1_TRANS_COUNT_TRIGE">
<span id="_CPPv3N6RP204011dma_control20AL1_TRANS_COUNT_TRIGE"></span><span id="_CPPv2N6RP204011dma_control20AL1_TRANS_COUNT_TRIGE"></span><span id="RP2040::dma_control::AL1_TRANS_COUNT_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma__control_1a03cef99d4c3a005a71430625d23a5ddc"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">AL1_TRANS_COUNT_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control20AL1_TRANS_COUNT_TRIGE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel TRANS_COUNT register This is a trigger register (0xc). Writing a nonzero value will reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control8AL2_CTRLE">
<span id="_CPPv3N6RP204011dma_control8AL2_CTRLE"></span><span id="_CPPv2N6RP204011dma_control8AL2_CTRLE"></span><span id="RP2040::dma_control::AL2_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma__control_1a578160e89570dea9a85a1e6e6f1d6094"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">AL2_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control8AL2_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control15AL2_TRANS_COUNTE">
<span id="_CPPv3N6RP204011dma_control15AL2_TRANS_COUNTE"></span><span id="_CPPv2N6RP204011dma_control15AL2_TRANS_COUNTE"></span><span id="RP2040::dma_control::AL2_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma__control_1a23a708c8a59f5e957a9e7a72c6819ca8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">AL2_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control15AL2_TRANS_COUNTE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control13AL2_READ_ADDRE">
<span id="_CPPv3N6RP204011dma_control13AL2_READ_ADDRE"></span><span id="_CPPv2N6RP204011dma_control13AL2_READ_ADDRE"></span><span id="RP2040::dma_control::AL2_READ_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma__control_1a5ee49107a7cfa3e2f84955827b3d6b20"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">AL2_READ_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control13AL2_READ_ADDRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel READ_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control19AL2_WRITE_ADDR_TRIGE">
<span id="_CPPv3N6RP204011dma_control19AL2_WRITE_ADDR_TRIGE"></span><span id="_CPPv2N6RP204011dma_control19AL2_WRITE_ADDR_TRIGE"></span><span id="RP2040::dma_control::AL2_WRITE_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma__control_1a0da82e80ec8aaee051427d301118cd94"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">AL2_WRITE_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control19AL2_WRITE_ADDR_TRIGE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel WRITE_ADDR register This is a trigger register (0xc). Writing a nonzero value will reload the channel counter and start the channel. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control8AL3_CTRLE">
<span id="_CPPv3N6RP204011dma_control8AL3_CTRLE"></span><span id="_CPPv2N6RP204011dma_control8AL3_CTRLE"></span><span id="RP2040::dma_control::AL3_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1dma__control_1a7c7f2e981395a0df6ecb410dbe558fa7"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">AL3_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control8AL3_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel CTRL register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control14AL3_WRITE_ADDRE">
<span id="_CPPv3N6RP204011dma_control14AL3_WRITE_ADDRE"></span><span id="_CPPv2N6RP204011dma_control14AL3_WRITE_ADDRE"></span><span id="RP2040::dma_control::AL3_WRITE_ADDR__uint32_t"></span><span class="target" id="structRP2040_1_1dma__control_1a525d5733f01b72d72c591963b6170a21"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">AL3_WRITE_ADDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control14AL3_WRITE_ADDRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel WRITE_ADDR register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control15AL3_TRANS_COUNTE">
<span id="_CPPv3N6RP204011dma_control15AL3_TRANS_COUNTE"></span><span id="_CPPv2N6RP204011dma_control15AL3_TRANS_COUNTE"></span><span id="RP2040::dma_control::AL3_TRANS_COUNT__uint32_t"></span><span class="target" id="structRP2040_1_1dma__control_1a6e167d41a279a6c58ec069bb7a6556d8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">AL3_TRANS_COUNT</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control15AL3_TRANS_COUNTE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel TRANS_COUNT register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control18AL3_READ_ADDR_TRIGE">
<span id="_CPPv3N6RP204011dma_control18AL3_READ_ADDR_TRIGE"></span><span id="_CPPv2N6RP204011dma_control18AL3_READ_ADDR_TRIGE"></span><span id="RP2040::dma_control::AL3_READ_ADDR_TRIG__uint32_t"></span><span class="target" id="structRP2040_1_1dma__control_1abe269dd273dcc79cc2d80e4ab86da1a8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">AL3_READ_ADDR_TRIG</span></span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control18AL3_READ_ADDR_TRIGE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Alias for channel READ_ADDR register This is a trigger register (0xc). Writing a nonzero value will reload the channel counter and start the channel. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-static-attributes">Public Static Attributes</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control2idE">
<span id="_CPPv3N6RP204011dma_control2idE"></span><span id="_CPPv2N6RP204011dma_control2idE"></span><span id="RP2040::dma_control::id__struct_id_t"></span><span class="target" id="structRP2040_1_1dma__control_1a0caf6098d3ca9259fb9cebc4b90abca7"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><a class="reference internal" href="typedef_common_8h_1a375d47fed92908b132cf5d7c543df596.html#_CPPv4N6RP204011struct_id_tE" title="RP2040::struct_id_t"><span class="n"><span class="pre">struct_id_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">id</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">6</span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control2idE" title="Link to this definition">#</a><br /></dt>
<dd><p><a class="reference internal" href="#structRP2040_1_1dma__control"><span class="std std-ref">dma_control</span></a>s identifier. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP204011dma_control4sizeE">
<span id="_CPPv3N6RP204011dma_control4sizeE"></span><span id="_CPPv2N6RP204011dma_control4sizeE"></span><span id="RP2040::dma_control::size__std::s"></span><span class="target" id="structRP2040_1_1dma__control_1ad2859768872535210cb6cb06bb08afb7"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">size</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">64</span></span><a class="headerlink" href="#_CPPv4N6RP204011dma_control4sizeE" title="Link to this definition">#</a><br /></dt>
<dd><p><a class="reference internal" href="#structRP2040_1_1dma__control"><span class="std std-ref">dma_control</span></a>s size in bytes. </p>
</dd></dl>

</div>
</dd></dl>

</section>
</section>


                </article>
              

              
              
              
              
                <footer class="prev-next-footer d-print-none">
                  
<div class="prev-next-area">
    <a class="left-prev"
       href="structRP2040_1_1dma.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">previous</p>
        <p class="prev-next-title">Struct dma</p>
      </div>
    </a>
    <a class="right-next"
       href="structRP2040_1_1dma__debug.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">next</p>
        <p class="prev-next-title">Struct dma_debug</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div>
                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">


  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> Contents
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_controlE"><code class="docutils literal notranslate"><span class="pre">RP2040::dma_control</span></code></a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control16get_CTRL_TRIG_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control16set_CTRL_TRIG_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18clear_CTRL_TRIG_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control19toggle_CTRL_TRIG_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control27get_CTRL_TRIG_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control27set_CTRL_TRIG_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control29clear_CTRL_TRIG_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control30toggle_CTRL_TRIG_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_DATA_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_DATA_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_CTRL_TRIG_DATA_SIZEE13DMA_DATA_SIZE"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_DATA_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_CTRL_TRIG_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25clear_CTRL_TRIG_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26toggle_CTRL_TRIG_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24get_CTRL_TRIG_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24set_CTRL_TRIG_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26clear_CTRL_TRIG_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control27toggle_CTRL_TRIG_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_RING_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_RING_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_CTRL_TRIG_RING_SIZEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_RING_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_CTRL_TRIG_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_CTRL_TRIG_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24clear_CTRL_TRIG_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25toggle_CTRL_TRIG_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_CTRL_TRIG_CHAIN_TOEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_CHAIN_TO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_CTRL_TRIG_CHAIN_TOE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_CHAIN_TO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_CTRL_TRIG_TREQ_SELEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_TREQ_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_CTRL_TRIG_TREQ_SELE12DMA_TREQ_SEL"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_TREQ_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_CTRL_TRIG_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25clear_CTRL_TRIG_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26toggle_CTRL_TRIG_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control19get_CTRL_TRIG_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control19set_CTRL_TRIG_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21clear_CTRL_TRIG_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22toggle_CTRL_TRIG_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_CTRL_TRIG_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_CTRL_TRIG_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24clear_CTRL_TRIG_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25toggle_CTRL_TRIG_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18get_CTRL_TRIG_BUSYEv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_BUSY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25get_CTRL_TRIG_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25set_CTRL_TRIG_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control27clear_CTRL_TRIG_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control28toggle_CTRL_TRIG_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24get_CTRL_TRIG_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24set_CTRL_TRIG_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26clear_CTRL_TRIG_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">clear_CTRL_TRIG_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control27toggle_CTRL_TRIG_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">toggle_CTRL_TRIG_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_CTRL_TRIG_AHB_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG_AHB_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control13get_CTRL_TRIGERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_CTRL_TRIG()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control13set_CTRL_TRIGEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb"><code class="docutils literal notranslate"><span class="pre">set_CTRL_TRIG()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control15get_AL1_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control15set_AL1_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control17clear_AL1_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18toggle_AL1_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26get_AL1_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26set_AL1_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control28clear_AL1_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control29toggle_AL1_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL1_CTRL_DATA_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_DATA_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL1_CTRL_DATA_SIZEE13DMA_DATA_SIZE"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_DATA_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL1_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL1_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24clear_AL1_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25toggle_AL1_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_AL1_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_AL1_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25clear_AL1_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26toggle_AL1_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL1_CTRL_RING_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_RING_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL1_CTRL_RING_SIZEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_RING_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL1_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL1_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23clear_AL1_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24toggle_AL1_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL1_CTRL_CHAIN_TOEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_CHAIN_TO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL1_CTRL_CHAIN_TOE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_CHAIN_TO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL1_CTRL_TREQ_SELEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_TREQ_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL1_CTRL_TREQ_SELE12DMA_TREQ_SEL"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_TREQ_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL1_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL1_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24clear_AL1_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25toggle_AL1_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18get_AL1_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18set_AL1_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control20clear_AL1_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21toggle_AL1_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL1_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL1_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23clear_AL1_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24toggle_AL1_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control17get_AL1_CTRL_BUSYEv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_BUSY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24get_AL1_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24set_AL1_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26clear_AL1_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control27toggle_AL1_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_AL1_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_AL1_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25clear_AL1_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">clear_AL1_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26toggle_AL1_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">toggle_AL1_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL1_CTRL_AHB_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL_AHB_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control12get_AL1_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_AL1_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control12set_AL1_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb"><code class="docutils literal notranslate"><span class="pre">set_AL1_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control15get_AL2_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control15set_AL2_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control17clear_AL2_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18toggle_AL2_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26get_AL2_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26set_AL2_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control28clear_AL2_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control29toggle_AL2_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL2_CTRL_DATA_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_DATA_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL2_CTRL_DATA_SIZEE13DMA_DATA_SIZE"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_DATA_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL2_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL2_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24clear_AL2_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25toggle_AL2_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_AL2_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_AL2_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25clear_AL2_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26toggle_AL2_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL2_CTRL_RING_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_RING_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL2_CTRL_RING_SIZEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_RING_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL2_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL2_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23clear_AL2_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24toggle_AL2_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL2_CTRL_CHAIN_TOEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_CHAIN_TO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL2_CTRL_CHAIN_TOE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_CHAIN_TO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL2_CTRL_TREQ_SELEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_TREQ_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL2_CTRL_TREQ_SELE12DMA_TREQ_SEL"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_TREQ_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL2_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL2_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24clear_AL2_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25toggle_AL2_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18get_AL2_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18set_AL2_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control20clear_AL2_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21toggle_AL2_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL2_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL2_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23clear_AL2_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24toggle_AL2_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control17get_AL2_CTRL_BUSYEv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_BUSY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24get_AL2_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24set_AL2_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26clear_AL2_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control27toggle_AL2_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_AL2_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_AL2_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25clear_AL2_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">clear_AL2_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26toggle_AL2_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">toggle_AL2_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL2_CTRL_AHB_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL_AHB_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control12get_AL2_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_AL2_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control12set_AL2_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb"><code class="docutils literal notranslate"><span class="pre">set_AL2_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control15get_AL3_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control15set_AL3_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control17clear_AL3_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18toggle_AL3_CTRL_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26get_AL3_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26set_AL3_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control28clear_AL3_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control29toggle_AL3_CTRL_HIGH_PRIORITYEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_HIGH_PRIORITY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL3_CTRL_DATA_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_DATA_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL3_CTRL_DATA_SIZEE13DMA_DATA_SIZE"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_DATA_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL3_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL3_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24clear_AL3_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25toggle_AL3_CTRL_INCR_READEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_INCR_READ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_AL3_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_AL3_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25clear_AL3_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26toggle_AL3_CTRL_INCR_WRITEEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_INCR_WRITE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL3_CTRL_RING_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_RING_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL3_CTRL_RING_SIZEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_RING_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL3_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL3_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23clear_AL3_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24toggle_AL3_CTRL_RING_SELEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_RING_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL3_CTRL_CHAIN_TOEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_CHAIN_TO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL3_CTRL_CHAIN_TOE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_CHAIN_TO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL3_CTRL_TREQ_SELEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_TREQ_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL3_CTRL_TREQ_SELE12DMA_TREQ_SEL"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_TREQ_SEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL3_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22set_AL3_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24clear_AL3_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25toggle_AL3_CTRL_IRQ_QUIETEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_IRQ_QUIET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18get_AL3_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control18set_AL3_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control20clear_AL3_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21toggle_AL3_CTRL_BSWAPEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_BSWAP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21get_AL3_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control21set_AL3_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23clear_AL3_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24toggle_AL3_CTRL_SNIFF_ENEv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_SNIFF_EN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control17get_AL3_CTRL_BUSYEv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_BUSY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24get_AL3_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control24set_AL3_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26clear_AL3_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control27toggle_AL3_CTRL_WRITE_ERROREv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_WRITE_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23get_AL3_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control23set_AL3_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control25clear_AL3_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">clear_AL3_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control26toggle_AL3_CTRL_READ_ERROREv"><code class="docutils literal notranslate"><span class="pre">toggle_AL3_CTRL_READ_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control22get_AL3_CTRL_AHB_ERROREv"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL_AHB_ERROR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control12get_AL3_CTRLERbRbR13DMA_DATA_SIZERbRbR7uint8_tRbR7uint8_tR12DMA_TREQ_SELRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_AL3_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP204011dma_control12set_AL3_CTRLEbb13DMA_DATA_SIZEbb7uint8_tb7uint8_t12DMA_TREQ_SELbbbbb"><code class="docutils literal notranslate"><span class="pre">set_AL3_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control9READ_ADDRE"><code class="docutils literal notranslate"><span class="pre">READ_ADDR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control10WRITE_ADDRE"><code class="docutils literal notranslate"><span class="pre">WRITE_ADDR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control11TRANS_COUNTE"><code class="docutils literal notranslate"><span class="pre">TRANS_COUNT</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control9CTRL_TRIGE"><code class="docutils literal notranslate"><span class="pre">CTRL_TRIG</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control8AL1_CTRLE"><code class="docutils literal notranslate"><span class="pre">AL1_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control13AL1_READ_ADDRE"><code class="docutils literal notranslate"><span class="pre">AL1_READ_ADDR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control14AL1_WRITE_ADDRE"><code class="docutils literal notranslate"><span class="pre">AL1_WRITE_ADDR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control20AL1_TRANS_COUNT_TRIGE"><code class="docutils literal notranslate"><span class="pre">AL1_TRANS_COUNT_TRIG</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control8AL2_CTRLE"><code class="docutils literal notranslate"><span class="pre">AL2_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control15AL2_TRANS_COUNTE"><code class="docutils literal notranslate"><span class="pre">AL2_TRANS_COUNT</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control13AL2_READ_ADDRE"><code class="docutils literal notranslate"><span class="pre">AL2_READ_ADDR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control19AL2_WRITE_ADDR_TRIGE"><code class="docutils literal notranslate"><span class="pre">AL2_WRITE_ADDR_TRIG</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control8AL3_CTRLE"><code class="docutils literal notranslate"><span class="pre">AL3_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control14AL3_WRITE_ADDRE"><code class="docutils literal notranslate"><span class="pre">AL3_WRITE_ADDR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control15AL3_TRANS_COUNTE"><code class="docutils literal notranslate"><span class="pre">AL3_TRANS_COUNT</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control18AL3_READ_ADDR_TRIGE"><code class="docutils literal notranslate"><span class="pre">AL3_READ_ADDR_TRIG</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control2idE"><code class="docutils literal notranslate"><span class="pre">id</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP204011dma_control4sizeE"><code class="docutils literal notranslate"><span class="pre">size</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
By Libre Embedded
</p>

  </div>
  
  <div class="footer-item">
    

  <p class="copyright">
    
       Copyright 2026, Libre Embedded.
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>