
*** Running vivado
    with args -log lab20_block_design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab20_block_design_wrapper.tcl



****** Vivado v2024.2.1 (64-bit)
  **** SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
  **** IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
  **** SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
  **** Start of session at: Mon Mar 17 15:32:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source lab20_block_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 403.953 ; gain = 100.242
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top lab20_block_design_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16040
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1096.578 ; gain = 466.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab20_block_design_wrapper' [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/hdl/lab20_block_design_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'lab20_block_design' declared at 'c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/synth/lab20_block_design.vhd:869' bound to instance 'lab20_block_design_i' of component 'lab20_block_design' [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/hdl/lab20_block_design_wrapper.vhd:38]
INFO: [Synth 8-638] synthesizing module 'lab20_block_design' [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/synth/lab20_block_design.vhd:884]
INFO: [Synth 8-638] synthesizing module 'lab20_block_design_axi_interconnect_0_0' [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/synth/lab20_block_design.vhd:502]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1KRN6FB' [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/synth/lab20_block_design.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1KRN6FB' (0#1) [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/synth/lab20_block_design.vhd:58]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1KXGVVE' [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/synth/lab20_block_design.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1KXGVVE' (0#1) [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/synth/lab20_block_design.vhd:195]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_3OCWHG' [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/synth/lab20_block_design.vhd:354]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_3OCWHG' (0#1) [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/synth/lab20_block_design.vhd:354]
INFO: [Synth 8-3491] module 'lab20_block_design_axi_interconnect_0_imp_xbar_0' declared at 'C:/FPGA/logtel/lab20/lab20.runs/synth_1/.Xil/Vivado-33688-dvirhersh_comp/realtime/lab20_block_design_axi_interconnect_0_imp_xbar_0_stub.vhdl:6' bound to instance 'xbar' of component 'lab20_block_design_axi_interconnect_0_imp_xbar_0' [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/synth/lab20_block_design.vhd:769]
INFO: [Synth 8-638] synthesizing module 'lab20_block_design_axi_interconnect_0_imp_xbar_0' [C:/FPGA/logtel/lab20/lab20.runs/synth_1/.Xil/Vivado-33688-dvirhersh_comp/realtime/lab20_block_design_axi_interconnect_0_imp_xbar_0_stub.vhdl:58]
INFO: [Synth 8-256] done synthesizing module 'lab20_block_design_axi_interconnect_0_0' (0#1) [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/synth/lab20_block_design.vhd:502]
INFO: [Synth 8-3491] module 'lab20_block_design_axi_uartlite_0_0' declared at 'C:/FPGA/logtel/lab20/lab20.runs/synth_1/.Xil/Vivado-33688-dvirhersh_comp/realtime/lab20_block_design_axi_uartlite_0_0_stub.vhdl:6' bound to instance 'axi_uartlite_0' of component 'lab20_block_design_axi_uartlite_0_0' [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/synth/lab20_block_design.vhd:1101]
INFO: [Synth 8-638] synthesizing module 'lab20_block_design_axi_uartlite_0_0' [C:/FPGA/logtel/lab20/lab20.runs/synth_1/.Xil/Vivado-33688-dvirhersh_comp/realtime/lab20_block_design_axi_uartlite_0_0_stub.vhdl:40]
INFO: [Synth 8-3491] module 'lab20_block_design_clk_wiz_1' declared at 'C:/FPGA/logtel/lab20/lab20.runs/synth_1/.Xil/Vivado-33688-dvirhersh_comp/realtime/lab20_block_design_clk_wiz_1_stub.vhdl:6' bound to instance 'clk_wiz' of component 'lab20_block_design_clk_wiz_1' [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/synth/lab20_block_design.vhd:1126]
INFO: [Synth 8-638] synthesizing module 'lab20_block_design_clk_wiz_1' [C:/FPGA/logtel/lab20/lab20.runs/synth_1/.Xil/Vivado-33688-dvirhersh_comp/realtime/lab20_block_design_clk_wiz_1_stub.vhdl:18]
INFO: [Synth 8-3491] module 'lab20_block_design_jtag_axi_0_0' declared at 'C:/FPGA/logtel/lab20/lab20.runs/synth_1/.Xil/Vivado-33688-dvirhersh_comp/realtime/lab20_block_design_jtag_axi_0_0_stub.vhdl:6' bound to instance 'jtag_axi_0' of component 'lab20_block_design_jtag_axi_0_0' [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/synth/lab20_block_design.vhd:1133]
INFO: [Synth 8-638] synthesizing module 'lab20_block_design_jtag_axi_0_0' [C:/FPGA/logtel/lab20/lab20.runs/synth_1/.Xil/Vivado-33688-dvirhersh_comp/realtime/lab20_block_design_jtag_axi_0_0_stub.vhdl:39]
INFO: [Synth 8-256] done synthesizing module 'lab20_block_design' (0#1) [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/synth/lab20_block_design.vhd:884]
INFO: [Synth 8-256] done synthesizing module 'lab20_block_design_wrapper' (0#1) [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/hdl/lab20_block_design_wrapper.vhd:26]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_3OCWHG is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_3OCWHG is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module s00_couplers_imp_3OCWHG is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module s00_couplers_imp_3OCWHG is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1KXGVVE is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1KXGVVE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1KXGVVE is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1KXGVVE is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1KRN6FB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1KRN6FB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_1KRN6FB is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_1KRN6FB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module lab20_block_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module lab20_block_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module lab20_block_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module lab20_block_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module lab20_block_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module lab20_block_design_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1208.891 ; gain = 578.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1208.891 ; gain = 578.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1208.891 ; gain = 578.520
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1208.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_axi_uartlite_0_0/lab20_block_design_axi_uartlite_0_0/lab20_block_design_axi_uartlite_0_0_in_context.xdc] for cell 'lab20_block_design_i/axi_uartlite_0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_axi_uartlite_0_0/lab20_block_design_axi_uartlite_0_0/lab20_block_design_axi_uartlite_0_0_in_context.xdc] for cell 'lab20_block_design_i/axi_uartlite_0'
Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_jtag_axi_0_0/lab20_block_design_jtag_axi_0_0/lab20_block_design_jtag_axi_0_0_in_context.xdc] for cell 'lab20_block_design_i/jtag_axi_0'
Finished Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_jtag_axi_0_0/lab20_block_design_jtag_axi_0_0/lab20_block_design_jtag_axi_0_0_in_context.xdc] for cell 'lab20_block_design_i/jtag_axi_0'
Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_axi_interconnect_0_imp_xbar_0/lab20_block_design_axi_interconnect_0_imp_xbar_0/lab20_block_design_axi_interconnect_0_imp_xbar_0_in_context.xdc] for cell 'lab20_block_design_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_axi_interconnect_0_imp_xbar_0/lab20_block_design_axi_interconnect_0_imp_xbar_0/lab20_block_design_axi_interconnect_0_imp_xbar_0_in_context.xdc] for cell 'lab20_block_design_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_clk_wiz_1/lab20_block_design_clk_wiz_1/lab20_block_design_clk_wiz_1_in_context.xdc] for cell 'lab20_block_design_i/clk_wiz'
Finished Parsing XDC File [c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_clk_wiz_1/lab20_block_design_clk_wiz_1/lab20_block_design_clk_wiz_1_in_context.xdc] for cell 'lab20_block_design_i/clk_wiz'
Parsing XDC File [C:/FPGA/logtel/lab20/bh_llb.xdc]
Finished Parsing XDC File [C:/FPGA/logtel/lab20/bh_llb.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/FPGA/logtel/lab20/bh_llb.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab20_block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab20_block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/FPGA/logtel/lab20/lab20.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/FPGA/logtel/lab20/lab20.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1209.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1209.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1209.617 ; gain = 579.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1209.617 ; gain = 579.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1. (constraint file  c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_clk_wiz_1/lab20_block_design_clk_wiz_1/lab20_block_design_clk_wiz_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1. (constraint file  c:/FPGA/logtel/lab20/lab20.gen/sources_1/bd/lab20_block_design/ip/lab20_block_design_clk_wiz_1/lab20_block_design_clk_wiz_1/lab20_block_design_clk_wiz_1_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for lab20_block_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lab20_block_design_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lab20_block_design_i/jtag_axi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lab20_block_design_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lab20_block_design_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lab20_block_design_i/clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1209.617 ; gain = 579.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1209.617 ; gain = 579.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module lab20_block_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module lab20_block_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module lab20_block_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module lab20_block_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_AXI_rlast in module lab20_block_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module lab20_block_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module lab20_block_design_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1215.109 ; gain = 584.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1384.500 ; gain = 754.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1384.574 ; gain = 754.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1394.305 ; gain = 763.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1610.922 ; gain = 980.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1610.922 ; gain = 980.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1610.922 ; gain = 980.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1610.922 ; gain = 980.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1610.922 ; gain = 980.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1610.922 ; gain = 980.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------------+----------+
|      |BlackBox name                                    |Instances |
+------+-------------------------------------------------+----------+
|1     |lab20_block_design_axi_interconnect_0_imp_xbar_0 |         1|
|2     |lab20_block_design_axi_uartlite_0_0              |         1|
|3     |lab20_block_design_clk_wiz_1                     |         1|
|4     |lab20_block_design_jtag_axi_0_0                  |         1|
+------+-------------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------------------+------+
|      |Cell                                                  |Count |
+------+------------------------------------------------------+------+
|1     |lab20_block_design_axi_interconnect_0_imp_xbar_0_bbox |     1|
|2     |lab20_block_design_axi_uartlite_0_0_bbox              |     1|
|3     |lab20_block_design_clk_wiz_1_bbox                     |     1|
|4     |lab20_block_design_jtag_axi_0_0_bbox                  |     1|
|5     |IBUF                                                  |     3|
|6     |OBUF                                                  |     2|
+------+------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1610.922 ; gain = 980.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1610.922 ; gain = 979.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1610.922 ; gain = 980.551
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1614.738 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1618.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: dfb0438c
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1618.383 ; gain = 1208.559
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1618.383 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/logtel/lab20/lab20.runs/synth_1/lab20_block_design_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab20_block_design_wrapper_utilization_synth.rpt -pb lab20_block_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 17 15:33:51 2025...
