//
// Copyright (c) Microsoft Corporation.  All rights reserved.
//
//
// Use of this sample source code is subject to the terms of the Microsoft
// license agreement under which you licensed this sample source code. If
// you did not accept the terms of the license agreement, you are not
// authorized to use this sample source code. For the terms of the license,
// please see the license agreement between you and Microsoft or, if applicable,
// see the LICENSE.RTF on your install media or the root of your tools installation.
// THE SAMPLE SOURCE CODE IS PROVIDED "AS IS", WITH NO WARRANTIES OR INDEMNITIES.
//
// 
// THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF
// ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO
// THE IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A
// PARTICULAR PURPOSE.
// 
// Module Name:  
//     chw.h
// 
// Abstract: Provides interface to UHCI host controller
// 
// Notes: 
//

#ifndef __CHW_H__
#define __CHW_H__
#include <usb200.h>
#include <sync.hpp>
#include <CRegEdit.h>
#include <hcd.hpp>
#include "cpipe.h"

// ChipIdea Core specific defines
#define EHCI_HW_CI13611_ID               0x05
#define EHCI_HW_CI13611_OFFSET_CAPLENGTH 0x100

// Registry related defines
#define EHCI_REG_IntThreshCtrl TEXT("IntThreshCtrl")
#define EHCI_REG_IntThreshCtrl_DEFAULT 8
#define EHCI_REG_USBHwID TEXT("USBHwID")
#define EHCI_REG_USBHwRev TEXT("USBHwRev")
#define EHCI_REG_USBHwRev_DEFAULT   0   // Generic EHCI 2.0 HW Rev

// EHCI Host Driver registry setting for USB OTG named event
#define EHCI_REG_HSUSBFN_INTERRUPT_EVENT TEXT("HsUsbFnInterruptEvent")

class CHW;
class CEhcd;

typedef struct _PERIOD_TABLE {
    UCHAR Period;
    UCHAR qhIdx;
    UCHAR InterruptScheduleMask;
} PERIOD_TABLE, *PPERIOD_TABLE;
//-----------------------------------Dummy Queue Head for static QHEad ---------------
class CDummyPipe : public CPipe
{

public:
    // ****************************************************
    // Public Functions for CQueuedPipe
    // ****************************************************
    CDummyPipe(IN CPhysMem * const pCPhysMem);
    virtual ~CDummyPipe() {;};

//    inline const int GetTdSize( void ) const { return sizeof(TD); };

    HCD_REQUEST_STATUS  IssueTransfer( 
                                IN const UCHAR /*address*/,
                                IN LPTRANSFER_NOTIFY_ROUTINE const /*lpfnCallback*/,
                                IN LPVOID const /*lpvCallbackParameter*/,
                                IN const DWORD /*dwFlags*/,
                                IN LPCVOID const /*lpvControlHeader*/,
                                IN const DWORD /*dwStartingFrame*/,
                                IN const DWORD /*dwFrames*/,
                                IN LPCDWORD const /*aLengths*/,
                                IN const DWORD /*dwBufferSize*/,     
                                IN_OUT LPVOID const /*lpvBuffer*/,
                                IN const ULONG /*paBuffer*/,
                                IN LPCVOID const /*lpvCancelId*/,
                                OUT LPDWORD const /*adwIsochErrors*/,
                                OUT LPDWORD const /*adwIsochLengths*/,
                                OUT LPBOOL const /*lpfComplete*/,
                                OUT LPDWORD const /*lpdwBytesTransferred*/,
                                OUT LPDWORD const /*lpdwError*/ )  
        { return requestFailed;};

    virtual HCD_REQUEST_STATUS  OpenPipe( void )
        { return requestFailed;};

    virtual HCD_REQUEST_STATUS  ClosePipe( void ) 
        { return requestFailed;};

    virtual HCD_REQUEST_STATUS IsPipeHalted( OUT LPBOOL const /*lpbHalted*/ )
        {   
            ASSERT(FALSE);
            return requestFailed;
        };

    virtual void ClearHaltedFlag( void ) {;};
    
    HCD_REQUEST_STATUS AbortTransfer( 
                                IN const LPTRANSFER_NOTIFY_ROUTINE /*lpCancelAddress*/,
                                IN const LPVOID /*lpvNotifyParameter*/,
                                IN LPCVOID /*lpvCancelId*/ )
        {return requestFailed;};

    // ****************************************************
    // Public Variables for CQueuedPipe
    // ****************************************************
    virtual CPhysMem * GetCPhysMem() {return m_pCPhysMem;};

private:
    // ****************************************************
    // Private Functions for CQueuedPipe
    // ****************************************************
    void  AbortQueue( void ) { ; };
    HCD_REQUEST_STATUS  ScheduleTransfer( void ) { return requestFailed;};

    // ****************************************************
    // Private Variables for CQueuedPipe
    // ****************************************************
    IN CPhysMem * const m_pCPhysMem;
protected:
    // ****************************************************
    // Protected Functions for CQueuedPipe
    // ****************************************************
#ifdef DEBUG
    const TCHAR*  GetPipeType( void ) const
    {
        static const TCHAR* cszPipeType = TEXT("Dummy");
        return cszPipeType;
    }
#endif // DEBUG

    virtual BOOL    AreTransferParametersValid( const STransfer * /*pTransfer = NULL*/ )  const { return FALSE;};

    BOOL    CheckForDoneTransfers( void ) { return FALSE; };

};

class CPeriodicMgr : public LockObject {
public:
    CPeriodicMgr(IN CPhysMem * const pCPhysMem, DWORD dwFlameSize);
    ~CPeriodicMgr();
    BOOL Init();
    void DeInit() ;
    DWORD GetFrameSize() { return m_dwFrameSize; };
private:
    CPeriodicMgr& operator=(CPeriodicMgr&) { ASSERT(FALSE);}
    CPhysMem * const m_pCPhysMem;
    //Frame;
    CDummyPipe * const m_pCDumpPipe;
public:    
    DWORD GetFrameListPhysAddr() { return m_pFramePhysAddr; };
private:
    const DWORD m_dwFrameSize;
    // Isoch Periodic List.
    DWORD   m_pFramePhysAddr;
    DWORD   m_dwFrameMask;
    volatile DWORD * m_pFrameList; // point to dword (physical address)
    // Periodic For Interrupt.
#define PERIOD_TABLE_SIZE 32
    CQH *   m_pStaticQHArray[2*PERIOD_TABLE_SIZE];
    PBYTE   m_pStaticQH;
    // Interrupt Endpoint Span
public:
    // ITD Service.
    BOOL QueueITD(CITD * piTD,DWORD FrameIndex);
    BOOL QueueSITD(CSITD * psiTD,DWORD FrameIndex);
    BOOL DeQueueTD(DWORD dwPhysAddr,DWORD FrameIndex);
    // Pseriodic Qhead Service
    CQH * QueueQHead(CQH * pQh,UCHAR uInterval,UCHAR offset,BOOL bHighSpeed);
    BOOL DequeueQHead( CQH * pQh);
private:
    static PERIOD_TABLE periodTable[64];
    
};

class CAsyncMgr: public LockObject {
public:
    CAsyncMgr(IN CPhysMem * const pCPhysMem);
    ~CAsyncMgr();
    BOOL Init();
    void DeInit() ;
private:
    CAsyncMgr& operator=(CAsyncMgr&) { ASSERT(FALSE);}
    CPhysMem * const m_pCPhysMem;
    //Frame;
    CDummyPipe * const m_pCDumpPipe;
    CQH * m_pStaticQHead;
public:   
    DWORD GetPhysAddr() { return (m_pStaticQHead?m_pStaticQHead->GetPhysAddr():0); };
public:
    // Service.
    CQH *  QueueQH(CQH * pQHead);    
    BOOL DequeueQHead( CQH * pQh);
};
typedef struct _PIPE_LIST_ELEMENT {
    CPipe*                      pPipe;
    struct _PIPE_LIST_ELEMENT * pNext;
} PIPE_LIST_ELEMENT, *PPIPE_LIST_ELEMENT;

class CBusyPipeList : public LockObject {
public:
    CBusyPipeList(DWORD dwFrameSize) { m_FrameListSize=dwFrameSize;};
    ~CBusyPipeList() {DeInit();};
    BOOL Init();
    void DeInit();
    BOOL AddToBusyPipeList( IN CPipe * const pPipe, IN const BOOL fHighPriority );
    void RemoveFromBusyPipeList( IN CPipe * const pPipe );
    // ****************************************************
    // Private Functions for CPipe
    // ****************************************************
    ULONG CheckForDoneTransfersThread();
private:
    DWORD   m_FrameListSize ;
    // ****************************************************
    // Private Variables for CPipe
    // ****************************************************
    // CheckForDoneTransfersThread related variables
    BOOL             m_fCheckTransferThreadClosing; // signals CheckForDoneTransfersThread to exit
    PPIPE_LIST_ELEMENT m_pBusyPipeList;
#ifdef DEBUG
    int              m_debug_numItemsOnBusyPipeList;
#endif // DEBUG    
};

// this class is an encapsulation of UHCI hardware registers.
class CHW : public CHcd {
public:
    // ****************************************************
    // public Functions
    // ****************************************************

    // 
    // Hardware Init/Deinit routines
    //
    CHW( IN const REGISTER portBase,
                              IN const DWORD dwSysIntr,
                              IN CPhysMem * const pCPhysMem,
                              //IN CUhcd * const pHcd,
                              IN LPVOID pvUhcdPddObject,
                              IN LPCTSTR lpDeviceRegistry);
    ~CHW(); 
    virtual BOOL    Initialize();
    virtual void    DeInitialize( void );
    
    void   EnterOperationalState(void);

    void   StopHostController(void);

    LPCTSTR GetControllerName ( void ) const { return m_s_cpszName; }
    
    //
    // Functions to Query frame values
    //
    BOOL GetFrameNumber( OUT LPDWORD lpdwFrameNumber );

    BOOL GetFrameLength( OUT LPUSHORT lpuFrameLength );
    
    BOOL SetFrameLength( IN HANDLE hEvent,
                                IN USHORT uFrameLength );
    
    BOOL StopAdjustingFrame( void );

    BOOL WaitOneFrame( void );

    //
    // Root Hub Queries
    //
    BOOL DidPortStatusChange( IN const UCHAR port );

    BOOL GetPortStatus( IN const UCHAR port,
                               OUT USB_HUB_AND_PORT_STATUS& rStatus );

    DWORD GetNumOfPorts();

    BOOL RootHubFeature( IN const UCHAR port,
                                IN const UCHAR setOrClearFeature,
                                IN const USHORT feature );

    BOOL ResetAndEnablePort( IN const UCHAR port );

    void DisablePort( IN const UCHAR port );

    virtual BOOL WaitForPortStatusChange (HANDLE m_hHubChanged);
    //
    // Miscellaneous bits
    //
    PULONG GetFrameListAddr( ) { return m_pFrameList; };
    // PowerCallback
    VOID PowerMgmtCallback( IN BOOL fOff );

#ifdef USB_IF_ELECTRICAL_TEST_MODE
    BOOL SetTestMode(IN UINT portNum, IN UINT mode);  
#endif //#ifdef USB_IF_ELECTRICAL_TEST_MODE

    CRegistryEdit   m_deviceReg;
private:
    // ****************************************************
    // private Functions
    // ****************************************************
    CHW& operator=(CHW&) { ASSERT(FALSE);}
    static DWORD CALLBACK CeResumeThreadStub( IN PVOID context );
    DWORD CeResumeThread();
    static DWORD CALLBACK UsbInterruptThreadStub( IN PVOID context );
    DWORD UsbInterruptThread();

    static DWORD CALLBACK UsbAdjustFrameLengthThreadStub( IN PVOID context );
    DWORD UsbAdjustFrameLengthThread();

    void UpdateFrameCounter( void );
    VOID SuspendHostController();
    VOID ResumeHostController();

    // utility functions
    BOOL ReadUSBHwInfo();
    BOOL ReadUsbInterruptEventName(TCHAR **ppCpszHsUsbFnIntrEvent);

#ifdef USB_IF_ELECTRICAL_TEST_MODE
    BOOL PrepareForTestMode();
    BOOL ReturnFromTestMode();
    void SuspendPort(UCHAR port);
    void ResumePort(UCHAR port);
#endif //#ifdef USB_IF_ELECTRICAL_TEST_MODE

#ifdef DEBUG
    // Query Host Controller for registers, and prints contents
    void DumpUSBCMD(void);
    void DumpUSBSTS(void);
    void DumpUSBINTR(void);
    void DumpFRNUM(void);
    void DumpFLBASEADD(void);
    void DumpSOFMOD(void);
    void DumpAllRegisters(void);
    void DumpPORTSC( IN const USHORT port );
#endif

    //
    // EHCI USB I/O registers (See UHCI spec, section 2)
    //
    
    // EHCI Spec - Section 2.3.1
    // USB Command Register (USBCMD)
    typedef struct {
        DWORD   RunStop:1; // Run/Stop
        DWORD   HCReset:1; //Controller Reset
        DWORD   FrameListSize:2;
        DWORD   PSchedEnable:1;
        DWORD   ASchedEnable:1;
        DWORD   IntOnAADoorbell:1;
        DWORD   LHCReset:1;
        DWORD   ASchedPMCount:2;
        DWORD   Reserved:1;
        DWORD   ASchedPMEnable:1;
        DWORD   Reserved2:4;
        DWORD   IntThreshCtrl:8;
        DWORD   Reserved3:8;
    } USBCMD_Bit;
    typedef union {
        volatile USBCMD_Bit bit;
        volatile DWORD ul;
    } USBCMD;

    inline USBCMD Read_USBCMD( void )
    {
        DEBUGCHK( m_portBase != 0 );
        USBCMD usbcmd;
        usbcmd.ul=READ_REGISTER_ULONG( ((PULONG) m_portBase) );
        return usbcmd;
    }
    inline void Write_USBCMD( IN const USBCMD data )
    {
        DEBUGCHK( m_portBase != 0 );
    #ifdef DEBUG // added this after accidentally writing to USBCMD instead of USBSTS
        if (data.bit.RunStop && data.bit.HCReset && data.bit.LHCReset) {
            DEBUGMSG( ZONE_WARNING, (TEXT("!!!Warning!!! Setting resume/suspend/reset bits of USBCMD\n")));
        }
    #endif // DEBUG
        WRITE_REGISTER_ULONG( ((PULONG)m_portBase), data.ul );
    }
    
    // EHCI Spec - Section 2.3.2
    // USB Status Register (USBSTS)
    typedef struct {
        DWORD   USBINT:1;
        DWORD   USBERRINT:1;
        DWORD   PortChanged:1;
        DWORD   FrameListRollover:1;
        DWORD   HSError:1;
        DWORD   ASAdvance:1;
        DWORD   Reserved:6;
        DWORD   HCHalted:1;
        DWORD   Reclamation:1;
        DWORD   PSStatus:1;
        DWORD   ASStatus:1;
        DWORD   Reserved2:16;
    } USBSTS_Bit;
    typedef union {
        volatile USBSTS_Bit  bit;
        volatile DWORD       ul;
    } USBSTS;
    inline USBSTS Read_USBSTS( void )
    {
        DEBUGCHK( m_portBase != 0 );
        USBSTS data;
        data.ul=READ_REGISTER_ULONG( (PULONG)(m_portBase + 0x4) );
    #ifdef DEBUG // added this after accidentally writing to USBCMD instead of USBSTS
        if (data.bit.USBERRINT && data.bit.HSError && data.bit.HCHalted) {
            DEBUGMSG( ZONE_WARNING, (TEXT("!!!Warning!!! status show error/halted bits of USBSTS\n")));
        }
    #endif // DEBUG
        return data;
    }
    inline void Write_USBSTS( IN const USBSTS data )
    {
        DEBUGCHK( m_portBase != 0 );
        WRITE_REGISTER_ULONG( (PULONG)(m_portBase + 0x4), data.ul );
    }
    inline void Clear_USBSTS( void )
    {
        USBSTS clearUSBSTS;
        clearUSBSTS.ul=(DWORD)-1;
        clearUSBSTS.bit.Reserved=0;
        clearUSBSTS.bit.Reserved2=0;
        // write to USBSTS will clear contents
        Write_USBSTS(clearUSBSTS );
    }

    // EHCI Spec - Section 2.3.3
    // USB Interrupt Enable Register (USBINTR)
    typedef struct {
        DWORD   USBINT:1;
        DWORD   USBERRINT:1;
        DWORD   PortChanged:1;
        DWORD   FrameListRollover:1;
        DWORD   HSError:1;
        DWORD   ASAdvance:1;
        DWORD   Reserved:26;
    } USBINTR_Bit;
    typedef union {
        volatile USBINTR_Bit bit;
        volatile DWORD       ul;
    } USBINTR;
    
    inline USBINTR Read_USBINTR( void )
    {
        DEBUGCHK( m_portBase != 0 );
        USBINTR usbintr;
        usbintr.ul=READ_REGISTER_ULONG( (PULONG)(m_portBase + 0x8) );
        return usbintr;
    }
    inline void Write_USBINTR( IN const USBINTR data )
    {
        DEBUGCHK( m_portBase != 0 );
        WRITE_REGISTER_ULONG( ((PULONG)(m_portBase + 0x8)), data.ul );
    }

    // EHCI Spec - Section 2.3.4
    typedef struct {
        DWORD microFlame:3;
        DWORD FrameIndex:11;
        DWORD Reserved:18;
    } FRINDEX_Bit;
    typedef union  {
        volatile FRINDEX_Bit bit;
        volatile DWORD       ul;
    } FRINDEX;
    inline FRINDEX Read_FRINDEX( void )
    {
        DEBUGCHK( m_portBase != 0 );
        FRINDEX frindex;
        frindex.ul=READ_REGISTER_ULONG( (PULONG)(m_portBase + 0xc) );
        return frindex;
    }
    inline void Write_FRINDEX( IN const FRINDEX data )
    {
        DEBUGCHK( m_portBase != 0 );
        WRITE_REGISTER_ULONG( (PULONG)(m_portBase + 0xc), data.ul );
    }
    
#define CTLDSSEGMENT        0x10
#define PERIODICLISTBASE    0x14
#define ASYNCLISTADDR       0x18
#define CONFIGFLAG          0x40

#define  EHCD_FLBASEADD_MASK 0xfffff000
    inline void Write_EHCIRegister(IN ULONG const Index, IN ULONG const data) 
    {
        DEBUGCHK( m_portBase != 0 );
        WRITE_REGISTER_ULONG( ((PULONG)(m_portBase + Index)), data );
    }
    inline ULONG Read_EHCIRegister( IN ULONG const Index )
    {
        DEBUGCHK( m_portBase != 0 );
        return READ_REGISTER_ULONG( ((PULONG)(m_portBase + Index)) );
    }
    // UHCI Spec - Section 2.1.7
    typedef struct {
        DWORD   ConnectStatus:1;
        DWORD   ConnectStatusChange:1;
        DWORD   Enabled:1;
        DWORD   EnableChange:1;
        DWORD   OverCurrentActive:1;
        DWORD   OverCurrentChange:1;
        DWORD   ForcePortResume:1;
        DWORD   Suspend:1;     
        DWORD   Reset:1;
        DWORD   Reserved:1;
        DWORD   LineStatus:2;
        DWORD   Power:1;
        DWORD   Owner:1;
        DWORD   Indicator:2;
        DWORD   TestControl:4;
        DWORD   WakeOnConnect:1;
        DWORD   WakeOnDisconnect:1;
        DWORD   WakeOnOverCurrent:1;
        DWORD   Reserved2:9;      
    }PORTSC_Bit;
    typedef union {
        volatile PORTSC_Bit  bit;
        volatile DWORD       ul;
    } PORTSC;

    // Added a few more bits for the ChipIdea PORTSC register.
    typedef struct {
        DWORD   ConnectStatus:1;
        DWORD   ConnectStatusChange:1;
        DWORD   Enabled:1;
        DWORD   EnableChange:1;
        DWORD   OverCurrentActive:1;
        DWORD   OverCurrentChange:1;
        DWORD   ForcePortResume:1;
        DWORD   Suspend:1;     
        DWORD   Reset:1;
        DWORD   HighSpeedPort:1;
        DWORD   LineStatus:2;
        DWORD   Power:1;
        DWORD   Owner:1;
        DWORD   Indicator:2;
        DWORD   TestControl:4;
        DWORD   WakeOnConnect:1;
        DWORD   WakeOnDisconnect:1;
        DWORD   WakeOnOverCurrent:1;
        DWORD   PHYLowPowerSuspend:1;
        DWORD   PortForceFullSpeedConnect:1;
        DWORD   ShortenResetTime:1;
        DWORD   PortSpeed:2;
        DWORD   ParallelTransceiverWidth:1;
        DWORD   SerialTransceiverSelect:1;
        DWORD   ParallelTransceiverSelect:2;
    }PORTSC_CI13611_Bit;
    typedef union {
        volatile PORTSC_CI13611_Bit bit;
        volatile DWORD              ul;
    } PORTSC_CI13611;
    
    inline PORTSC Read_PORTSC( IN const UINT port )
    {
        DEBUGCHK( m_portBase != 0 );
        // check that we're trying to read a valid port
        DEBUGCHK( port <= m_NumOfPort && port !=0 );
        // port #1 is at 0x10, port #2 is at 0x12
        PORTSC portsc;
        portsc.ul=READ_REGISTER_ULONG( (PULONG)(m_portBase + 0x44  + 4 * (port-1)) );
        return portsc;
    }
    inline void Write_PORTSC( IN const UINT port, IN const PORTSC data )
    {
        DEBUGCHK( m_portBase != 0 );
        // check that we're trying to read a valid port
        DEBUGCHK( port <= m_NumOfPort && port !=0 );
        // port #1 is at 0x10, port #2 is at 0x12.
        WRITE_REGISTER_ULONG( (PULONG)(m_portBase + 0x44  + 4 * (port-1)), data.ul );   
    }
    typedef struct {
        DWORD capLength:8;
        DWORD reserved:8;
        DWORD hciVersion:16;
    } CAP_VERSION_bit;
    typedef union {
        volatile CAP_VERSION_bit    bit;
        volatile DWORD              ul;
    } CAP_VERSION ;
    inline UCHAR Read_CapLength(void)
    {   
        CAP_VERSION capVersion;
        capVersion.ul = READ_REGISTER_ULONG( (PULONG) m_capBase);
        return (UCHAR)capVersion.bit.capLength;
    };
    inline USHORT Read_HCIVersion(void)
    {
        CAP_VERSION capVersion;
        capVersion.ul = READ_REGISTER_ULONG( (PULONG) m_capBase);
        return (USHORT)capVersion.bit.hciVersion; 
    }
    typedef struct {
        DWORD   N_PORTS:4;
        DWORD   PPC:1;
        DWORD   Reserved:2;
        DWORD   PortRoutingRules:1;
        DWORD   N_PCC:4;
        DWORD   N_CC:4;
        DWORD   P_INDICATOR:1;
        DWORD   Reserved2:3;
        DWORD   DebugPortNumber:4;
        DWORD   Reserved3:8;
    } HCSPARAMS_Bit;
    typedef union {
        volatile HCSPARAMS_Bit   bit;
        volatile DWORD           ul;
    } HCSPARAMS;
    inline HCSPARAMS Read_HCSParams(void)
    {
        HCSPARAMS hcsparams;
        hcsparams.ul=READ_REGISTER_ULONG( (PULONG) (m_capBase+4));
        return hcsparams;
    };
    typedef struct {
        DWORD Addr_64Bit:1;
        DWORD Frame_Prog:1;
        DWORD Async_Park:1;
        DWORD Reserved1:1;
        DWORD Isoch_Sched_Threshold:4;
        DWORD EHCI_Ext_Cap_Pointer:8;
        DWORD Reserved2:16;
    } HCCP_CAP_Bit;
    typedef union {
        volatile HCCP_CAP_Bit   bit;
        volatile DWORD          ul;
    } HCCP_CAP;
    inline HCCP_CAP Read_HHCCP_CAP(void) {
        HCCP_CAP hcsparams;
        hcsparams.ul=READ_REGISTER_ULONG( (PULONG) (m_capBase+8));
        return hcsparams;
    }
    //
    // ****************************************************
    // Private Variables
    // ****************************************************
    
    REGISTER    m_portBase;
    REGISTER    m_capBase;
    DWORD       m_NumOfPort;
    DWORD       m_NumOfCompanionControllers;

    CAsyncMgr   m_cAsyncMgr;
    CPeriodicMgr m_cPeriodicMgr;
    CBusyPipeList m_cBusyPipeList;
    // internal frame counter variables
    CRITICAL_SECTION m_csFrameCounter;
    DWORD   m_frameCounterHighPart;
    DWORD   m_frameCounterLowPart;
    DWORD   m_FrameListMask;
    // interrupt thread variables
    DWORD    m_dwSysIntr;
    HANDLE   m_hUsbInterruptEvent;
    HANDLE   m_hUsbHubChangeEvent;
    HANDLE   m_hUsbInterruptThread;
    BOOL     m_fUsbInterruptThreadClosing;

    // frame length adjustment variables
    // note - use LONG because we need to use InterlockedTestExchange
    LONG     m_fFrameLengthIsBeingAdjusted;
    LONG     m_fStopAdjustingFrameLength;
    HANDLE   m_hAdjustDoneCallbackEvent;
    USHORT   m_uNewFrameLength;
    PULONG   m_pFrameList;

    DWORD   m_dwCapability;
    BOOL    m_bDoResume;
#ifdef USB_IF_ELECTRICAL_TEST_MODE
    DWORD   m_currTestMode;
#endif //#ifdef USB_IF_ELECTRICAL_TEST_MODE
    
    static const TCHAR m_s_cpszName[5];

    USB_HW_ID m_dwEHCIHwID;
    DWORD m_dwEHCIHwRev;

public:
    DWORD   SetCapability(DWORD dwCap); 
    DWORD   GetCapability() { return m_dwCapability; };
private:
    // initialization parameters for the IST to support CE resume
    // (resume from fully unpowered controller).
    //CUhcd    *m_pHcd;
    CPhysMem *m_pMem;
    LPVOID    m_pPddContext;
    BOOL g_fPowerUpFlag ;
    BOOL g_fPowerResuming ;
    HANDLE    m_hAsyncDoorBell;
    LockObject m_DoorBellLock;
    BOOL    EnableDisableAsyncSch(BOOL fEnable);
    DWORD   m_dwQueuedAsyncQH;
public:
    BOOL GetPowerUpFlag() { return g_fPowerUpFlag; };
    BOOL SetPowerUpFlag(BOOL bFlag) { return (g_fPowerUpFlag=bFlag); };
    BOOL GetPowerResumingFlag() { return g_fPowerResuming ; };
    BOOL SetPowerResumingFlag(BOOL bFlag) { return (g_fPowerResuming=bFlag) ; };
    CPhysMem * GetPhysMem() { return m_pMem; };
    DWORD GetNumberOfPort() { return m_NumOfPort; };
    //Bridge To its Instance.
    BOOL AddToBusyPipeList( IN CPipe * const pPipe, IN const BOOL fHighPriority ) {  return m_cBusyPipeList.AddToBusyPipeList(pPipe,fHighPriority);};
    void RemoveFromBusyPipeList( IN CPipe * const pPipe ) { m_cBusyPipeList.RemoveFromBusyPipeList(pPipe); };
        
    CQH * PeriodQeueuQHead(CQH * pQh,UCHAR uInterval,UCHAR offset,BOOL bHighSpeed){ return m_cPeriodicMgr.QueueQHead(pQh,uInterval,offset,bHighSpeed);};
    BOOL PeriodDeQueueuQHead( CQH * pQh) { return m_cPeriodicMgr.DequeueQHead( pQh); }
    BOOL PeriodQueueITD(CITD * piTD,DWORD FrameIndex) ;//{ return  m_cPeriodicMgr.QueueITD(piTD,FrameIndex); };
    BOOL PeriodQueueSITD(CSITD * psiTD,DWORD FrameIndex);// { return  m_cPeriodicMgr.QueueSITD(psiTD,FrameIndex);};
    BOOL PeriodDeQueueTD(DWORD dwPhysAddr,DWORD FrameIndex) ;//{ return  m_cPeriodicMgr.DeQueueTD(dwPhysAddr, FrameIndex); };
    CPeriodicMgr& GetPeriodicMgr() { return m_cPeriodicMgr; };
    
    CQH *  AsyncQueueQH(CQH * pQHead) ;
    BOOL  AsyncDequeueQH( CQH * pQh) ;
    CAsyncMgr& GetAsyncMgr() { return m_cAsyncMgr; }
    BOOL AsyncBell();

};


#endif

