
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109554                       # Number of seconds simulated
sim_ticks                                109553817162                       # Number of ticks simulated
final_tick                               636655880070                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 110082                       # Simulator instruction rate (inst/s)
host_op_rate                                   142435                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1413064                       # Simulator tick rate (ticks/s)
host_mem_usage                               67382912                       # Number of bytes of host memory used
host_seconds                                 77529.26                       # Real time elapsed on the host
sim_insts                                  8534565687                       # Number of instructions simulated
sim_ops                                   11042858884                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1801600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1111168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1881216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1880704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1111040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1803264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1883008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       826880                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12336128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4687232                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4687232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14075                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8681                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14697                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14693                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         8680                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        14088                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        14711                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         6460                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 96376                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           36619                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                36619                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        42062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16444886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46735                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10142668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        39725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17171615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        42062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17166942                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        47903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10141500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        43230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     16460075                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        38556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17187973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        39725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      7547706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               112603361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        42062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46735                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        39725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        42062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        47903                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        43230                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        38556                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        39725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             339997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42784744                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42784744                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42784744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        42062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16444886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46735                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10142668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        39725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17171615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        42062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17166942                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        47903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10141500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        43230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     16460075                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        38556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17187973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        39725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      7547706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              155388105                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20698281                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16974317                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024718                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8550419                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8090169                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2122937                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90564                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197438795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117639479                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20698281                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10213106                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25876936                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5751331                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      10572868                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12163561                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2010619                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    237582657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211705721     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2803155      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3240593      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1782703      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2066667      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1128175      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          767724      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2005733      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12082186      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    237582657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078785                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447777                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195850867                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     12191281                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25670066                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       195262                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3675175                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3359555                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143612852                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        93527                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3675175                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196155629                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4420823                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6907440                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25571939                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       851645                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143524610                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          232                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        227185                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       391967                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199442763                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668282246                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668282246                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291692                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29151031                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37398                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20773                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2276214                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13702750                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7465150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       197788                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1658678                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143302987                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37474                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135400028                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189967                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17935846                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41545844                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4024                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    237582657                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.569907                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.260548                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    180527162     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22953211      9.66%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12322048      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8537599      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7463972      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3823426      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       915266      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594474      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       445499      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    237582657                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35428     12.16%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        124995     42.89%     55.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       130983     44.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113333894     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2117957      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12520939      9.25%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7410654      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135400028                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.515380                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             291406                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002152                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508864082                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161277565                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133160346                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135691434                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       342141                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2419067                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          829                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1264                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       164478                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8290                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         1317                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3675175                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3915305                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       150356                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143340589                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62011                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13702750                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7465150                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20764                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        104658                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1264                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172168                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1137855                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2310023                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133413031                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11758909                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1986993                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  128                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19167659                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18667660                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7408750                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.507816                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133162292                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133160346                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79149002                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207320504                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.506855                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381771                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687896                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20653888                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036285                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    233907482                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524515                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.342789                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183787758     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23242734      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9739034      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5854530      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4051855      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2616374      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1357566      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1092230      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2165401      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    233907482                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687896                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584355                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283683                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607967                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496073                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2165401                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           375083189                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290358842                       # The number of ROB writes
system.switch_cpus0.timesIdled                3024318                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25136330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.627190                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.627190                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380635                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380635                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601809471                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184813031                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134022910                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33420                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus1.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21318968                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17444624                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2079839                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8769156                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8385397                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2202180                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94755                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    205181235                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             119242345                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21318968                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10587577                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24887406                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5684571                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5794776                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12552242                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2081435                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    239441071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.952992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       214553665     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1162531      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1844413      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2495438      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2566296      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2171517      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1212693      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1801120      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11633398      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    239441071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081147                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.453878                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       203072224                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7921843                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24841347                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        28375                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3577280                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3508570                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     146298485                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1963                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3577280                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       203631338                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1517133                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5115237                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24317181                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1282900                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146243461                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          191                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        188653                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       551706                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    204076206                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    680360281                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    680360281                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176917913                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27158292                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36260                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18866                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3808513                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13679262                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7418546                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        87058                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1710741                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146059265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36388                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138696698                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19107                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16151697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38708997                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1312                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    239441071                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579252                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270809                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    180793194     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24084222     10.06%     85.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12205032      5.10%     90.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9242331      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7255373      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2928396      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1844064      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       960109      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       128350      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    239441071                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          26232     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         84416     36.69%     48.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       119435     51.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116646475     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2072743      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17389      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12564938      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7395153      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138696698                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527928                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             230083                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    517083657                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162247914                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136618755                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138926781                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       282734                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2185959                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          567                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       106929                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3577280                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1208009                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       125457                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146095798                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        58285                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13679262                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7418546                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18871                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        105808                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          567                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1209619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1170119                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2379738                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136785724                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11823691                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1910974                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  145                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19218565                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19438735                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7394874                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520654                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136618996                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136618755                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78425935                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        211315823                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.520019                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371131                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103131660                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126902360                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19193453                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35076                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2106159                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    235863791                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.538032                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.387090                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    183835892     77.94%     77.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25771602     10.93%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9750478      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4650320      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3895835      1.65%     96.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2246311      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1977618      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       887641      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2848094      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    235863791                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103131660                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126902360                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18804919                       # Number of memory references committed
system.switch_cpus1.commit.loads             11493303                       # Number of loads committed
system.switch_cpus1.commit.membars              17498                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18299577                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114337468                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2613197                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2848094                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           379110795                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          295768966                       # The number of ROB writes
system.switch_cpus1.timesIdled                3108447                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23277916                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103131660                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126902360                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103131660                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.547414                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.547414                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392555                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392555                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       615640156                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190310597                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135637804                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35046                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus2.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19346004                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17265615                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1543330                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12901217                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12619924                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1164042                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        46964                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    204406066                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             109834586                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19346004                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     13783966                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24488060                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5049099                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4737225                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12367437                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1514882                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    237128494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.519077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.759261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       212640434     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3733073      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1881598      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3687186      1.55%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1186705      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3419455      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          539256      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          875758      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         9165029      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    237128494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073638                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.418069                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       202416494                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6773997                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24439380                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        19640                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3478982                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1835939                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18123                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     122892222                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        34278                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3478982                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       202643919                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4229274                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1836967                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24220748                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       718598                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     122719498                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         95083                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       551087                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    160852763                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    556182075                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    556182075                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    130558305                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        30294424                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16495                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8343                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1646543                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     22103167                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3598892                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        23567                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       816881                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         122082040                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16552                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        114355177                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        74061                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21938769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     44913987                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    237128494                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482250                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.095150                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    186991564     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15776051      6.65%     85.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     16798819      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9725441      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      5024193      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1258232      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1490879      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        34561      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        28754      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    237128494                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         192054     57.41%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         77782     23.25%     80.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        64694     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     89698219     78.44%     78.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       897999      0.79%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8154      0.01%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20182395     17.65%     96.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3568410      3.12%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     114355177                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.435276                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             334530                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002925                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    466247438                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    144037660                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    111457714                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     114689707                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        89143                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      4481022                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        81945                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3478982                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3391596                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        88125                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    122098676                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6468                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     22103167                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      3598892                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8338                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         40869                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         1904                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1042720                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       592565                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1635285                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    112901598                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19891712                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1453578                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   84                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23459940                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17164331                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3568228                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.429743                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             111482842                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            111457714                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         67442847                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        146989865                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.424247                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458827                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     88811795                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    100005310                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22097749                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1533638                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    233649512                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.428014                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.297709                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    196403475     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     14642336      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9398867      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2958111      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4908702      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       958999      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       607147      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       556778      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3215097      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    233649512                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     88811795                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     100005310                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21139092                       # Number of memory references committed
system.switch_cpus2.commit.loads             17622145                       # Number of loads committed
system.switch_cpus2.commit.membars               8206                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          15342315                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         87400896                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1251921                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3215097                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           352537149                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          247687829                       # The number of ROB writes
system.switch_cpus2.timesIdled                4552456                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               25590493                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           88811795                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            100005310                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     88811795                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.958154                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.958154                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.338049                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.338049                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       524742361                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      145251179                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      130479157                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16428                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus3.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19324363                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17246427                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1539827                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12893323                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12605154                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1162060                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        46780                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    204114006                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             109699001                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19324363                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13767214                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24458405                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5036734                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4798551                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12348899                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1511438                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    236859224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.519031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.759189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       212400819     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3728680      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1879595      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3682762      1.55%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1185056      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3415144      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          539185      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          873687      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         9154296      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    236859224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073555                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.417553                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       202127741                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6832064                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24409519                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19756                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3470143                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1834097                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18121                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     122741116                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        34275                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3470143                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       202354943                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4246543                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1877995                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24191065                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       718529                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     122566254                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         95039                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       551080                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    160662889                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    555480786                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    555480786                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    130430990                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30231873                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16491                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8344                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1648337                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     22067289                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3595745                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        24084                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       817138                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         121927298                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16549                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        114216585                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        73582                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21884331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     44804694                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    236859224                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482213                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.095069                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    186779590     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15759064      6.65%     85.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     16780158      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9717250      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5015318      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1254976      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1489546      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        34549      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        28773      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    236859224                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         191569     57.37%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         77668     23.26%     80.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        64666     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     89592223     78.44%     78.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       897323      0.79%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8148      0.01%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20153490     17.64%     96.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3565401      3.12%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     114216585                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.434748                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             333903                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002923                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    465699879                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    143828463                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    111328500                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     114550488                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        90020                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4465845                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          291                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        81405                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3470143                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3411240                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        87991                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    121943931                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6406                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     22067289                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3595745                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8341                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         40897                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1833                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          291                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1040703                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       591085                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1631788                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    112767899                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     19863987                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1448686                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   84                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23429204                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17145834                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3565217                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.429234                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             111353287                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            111328500                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         67362700                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        146812312                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.423755                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.458835                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     88720215                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     99905432                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22042871                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16431                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1530124                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    233389081                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.428064                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.297813                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    196180092     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     14629223      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9389290      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2954561      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4902776      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       957537      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       606800      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       556059      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3212743      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    233389081                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     88720215                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      99905432                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21115777                       # Number of memory references committed
system.switch_cpus3.commit.loads             17601437                       # Number of loads committed
system.switch_cpus3.commit.membars               8198                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15326723                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         87314579                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1250992                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3212743                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           352124316                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          247369500                       # The number of ROB writes
system.switch_cpus3.timesIdled                4544638                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               25859763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           88720215                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             99905432                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     88720215                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.961208                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.961208                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.337700                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.337700                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       524116967                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      145089280                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      130318506                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16416                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus4.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21319300                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17444543                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2083412                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8764894                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8388575                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2202482                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        94918                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    205309533                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             119250401                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21319300                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10591057                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24891180                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5691113                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5732039                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12561091                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2085051                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    239513371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.952735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       214622191     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1163898      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1846676      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2495465      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2566687      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2169871      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1212419      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1804722      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11631442      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    239513371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081149                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.453909                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       203201535                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7858113                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24845300                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        28176                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3580245                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3508754                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     146305781                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1963                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3580245                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       203760660                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1511793                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      5057296                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24320968                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1282407                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     146250976                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          190                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        188492                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       551381                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    204091087                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    680393785                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    680393785                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    176950493                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        27140564                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        36291                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        18894                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3810692                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13677928                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7419321                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        87171                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1751056                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         146068755                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        36422                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        138718228                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        19086                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     16134380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     38641532                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1339                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    239513371                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579167                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270484                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    180818600     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     24132863     10.08%     85.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12219496      5.10%     90.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9236079      3.86%     94.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7245376      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2926263      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1845790      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       960655      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       128249      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    239513371                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          25990     11.29%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         84400     36.65%     47.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       119900     52.06%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    116666248     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2073182      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17393      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12565239      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7396166      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     138718228                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528010                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             230290                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001660                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    517199198                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    162240119                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    136641212                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     138948518                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       281652                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2182525                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          565                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       106342                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3580245                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1202531                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       125474                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    146105323                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        58108                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13677928                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7419321                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        18898                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        105827                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          565                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1212872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1170389                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2383261                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    136807429                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11825523                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1910794                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  146                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19221400                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19441892                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7395877                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.520737                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             136641437                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            136641212                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         78434040                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        211334871                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520104                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371136                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    103150625                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    126925669                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19179643                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        35083                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2109740                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    235933125                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.537973                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386546                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    183868203     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     25802492     10.94%     88.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9751466      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4648775      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3913934      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2248901      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1966099      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       888955      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2844300      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    235933125                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    103150625                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     126925669                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18808379                       # Number of memory references committed
system.switch_cpus4.commit.loads             11495400                       # Number of loads committed
system.switch_cpus4.commit.membars              17502                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          18302913                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        114358480                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2613672                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2844300                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           379193422                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          295790958                       # The number of ROB writes
system.switch_cpus4.timesIdled                3111255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               23205616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          103150625                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            126925669                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    103150625                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.546945                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.546945                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392627                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392627                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       615740423                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      190342334                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      135648967                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         35052                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus5.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20702907                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16978174                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2024688                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8574735                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8097999                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2124808                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        91180                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    197605614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             117680773                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20702907                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10222807                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             25886638                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5743650                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      10572616                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12171996                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2011019                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    237750957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.605166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.951381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       211864319     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         2803760      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         3242569      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         1784436      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2069385      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1128773      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          770383      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         2005812      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12081520      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    237750957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078802                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.447934                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       196014301                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     12194059                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         25682163                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles       193291                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3667137                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3359819                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        18952                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     143648691                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        93972                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3667137                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       196317982                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4301235                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      7032822                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         25583041                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       848734                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     143562631                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          236                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        225209                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       391380                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    199514911                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    668462253                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    668462253                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    170453303                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        29061603                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        37507                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        20869                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2269796                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13695652                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7467941                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       197227                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1656936                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143344213                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        37573                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        135479356                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       187317                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17873250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     41324126                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         4092                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    237750957                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.569837                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.260454                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    180654635     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     22976152      9.66%     85.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12331333      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8541480      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7464880      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      3825532      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       915454      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       595734      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       445757      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    237750957                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          35276     12.14%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        124025     42.68%     54.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       131268     45.18%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    113403406     83.71%     83.71% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2120519      1.57%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16600      0.01%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12523808      9.24%     94.53% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7415023      5.47%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     135479356                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.515682                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             290569                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002145                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    509187555                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    161256314                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    133247814                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     135769925                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       342729                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2401276                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          878                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1281                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       160347                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8299                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked         1484                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3667137                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3800726                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       149074                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143381902                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        63006                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13695652                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7467941                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        20849                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        103854                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1281                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1175577                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1134913                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2310490                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    133496356                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11764523                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1983000                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  116                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19177916                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18679618                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7413393                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.508134                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             133249764                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            133247814                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         79204234                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        207435274                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.507188                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.381826                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100094899                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    122804338                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20578959                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        33481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2036340                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    234083820                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.524617                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.342891                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    183916903     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     23263933      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9747331      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5862230      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4054631      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2620730      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1357309      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1092999      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2167754      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    234083820                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100094899                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     122804338                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18601967                       # Number of memory references committed
system.switch_cpus5.commit.loads             11294373                       # Number of loads committed
system.switch_cpus5.commit.membars              16704                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17575490                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        110712954                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2498449                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2167754                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           375298687                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          290433810                       # The number of ROB writes
system.switch_cpus5.timesIdled                3025829                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               24968030                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100094899                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            122804338                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100094899                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.624699                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.624699                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.380996                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.380996                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       602206194                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      184938641                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      134076243                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         33450                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus6.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19303672                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17233022                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1538731                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups     12906164                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits        12594550                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1161150                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        46638                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    203948326                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             109605154                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19303672                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     13755700                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24443335                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5034023                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4829887                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12339708                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1510467                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    236708188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.518929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.758882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       212264853     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3722618      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1883602      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3685137      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1186011      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3411811      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          539533      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          867693      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         9146930      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    236708188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073477                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.417195                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       201956423                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      6868829                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24394813                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19570                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3468552                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1826685                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18088                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     122639915                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        34154                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3468552                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       202183796                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4295839                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1864197                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24176091                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       719707                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     122466558                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         95165                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       552213                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    160545850                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    555074142                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    555074142                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    130321039                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        30224811                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16469                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8329                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1650876                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     22057755                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      3593195                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        23692                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       814799                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         121832637                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16527                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        114121047                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        74179                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     21874422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     44836556                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          109                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    236708188                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.482117                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.095084                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    186673885     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     15745802      6.65%     85.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     16763857      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9705954      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      5010075      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      1254495      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1490667      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        34732      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        28721      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    236708188                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         191814     57.39%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         77704     23.25%     80.64% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        64698     19.36%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     89512695     78.44%     78.44% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       896757      0.79%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8142      0.01%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     20140464     17.65%     96.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      3562989      3.12%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     114121047                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.434384                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             334216                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002929                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    465358677                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    143723896                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    111229622                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     114455263                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        89519                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      4472731                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        81421                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3468552                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3459353                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        88209                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    121849247                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        14643                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     22057755                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      3593195                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8326                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         40881                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents         1841                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          316                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1040102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       590904                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1631006                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    112672426                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     19850672                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1448621                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   83                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            23413484                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17128058                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           3562812                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.428871                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             111254639                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            111229622                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         67308929                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        146714389                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.423379                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.458775                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     88643237                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     99820216                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     22033413                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16418                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1529054                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    233239636                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.427973                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.297642                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    196061255     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     14616375      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9382209      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      2953029      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4898672      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       956854      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       606390      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       555778      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3209074      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    233239636                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     88643237                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      99820216                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              21096798                       # Number of memory references committed
system.switch_cpus6.commit.loads             17585024                       # Number of loads committed
system.switch_cpus6.commit.membars               8192                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          15313530                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         87240557                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1250078                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3209074                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           351883866                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          247178545                       # The number of ROB writes
system.switch_cpus6.timesIdled                4541838                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               26010799                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           88643237                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             99820216                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     88643237                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.963779                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.963779                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.337407                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.337407                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       523682541                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      144963887                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      130206571                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16402                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus7.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        23565820                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19621106                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2140099                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9014281                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8628296                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2535719                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        99483                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    205081876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             129268157                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           23565820                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11164015                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             26947851                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5950899                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       9961068                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles         1446                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         12732419                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2045793                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    245783698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.646292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.018131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       218835847     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1653341      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2091903      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3317358      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1385724      0.56%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1786571      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         2084153      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          952184      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13676617      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    245783698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089700                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.492040                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       203876913                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     11283354                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         26819907                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        12730                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3790792                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3586679                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          624                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     157993623                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         3092                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3790792                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       204083020                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         658293                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles     10048583                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         26626679                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       576324                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     157022532                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         82931                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       402192                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    219335065                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    730217439                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    730217439                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    183681780                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        35653266                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        38101                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19886                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2024626                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     14687160                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7691137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        86487                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1740859                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         153330622                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        38241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        147160641                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       145318                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18501791                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     37554847                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1498                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    245783698                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.598740                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.320555                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    183422337     74.63%     74.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     28445594     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11632284      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      6516067      2.65%     93.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8824561      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2716988      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2675036      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1437770      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       113061      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    245783698                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu        1013815     79.11%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.11% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        136451     10.65%     89.76% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       131180     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    123979233     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2012124      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        18215      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     13483081      9.16%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7667988      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     147160641                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.560145                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1281446                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008708                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    541531743                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    171871349                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    143337485                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     148442087                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       109198                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2748768                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          698                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       104965                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3790792                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         500793                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        63479                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    153368872                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       119534                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     14687160                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7691137                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19886                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         55472                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          698                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1268222                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1201897                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2470119                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    144601264                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13265708                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2559376                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            20932946                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        20453095                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7667238                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.550403                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             143337979                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            143337485                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         85883695                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        230679366                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.545592                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372308                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    106862099                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    131679018                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21690546                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        36743                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2158358                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    241992906                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.544144                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.364180                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    186260333     76.97%     76.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     28244177     11.67%     88.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10252772      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5113086      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4672372      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1964118      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1941647      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       925129      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2619272      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    241992906                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    106862099                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     131679018                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              19524564                       # Number of memory references committed
system.switch_cpus7.commit.loads             11938392                       # Number of loads committed
system.switch_cpus7.commit.membars              18330                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19086811                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        118553742                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2719149                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2619272                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           392742457                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          310529954                       # The number of ROB writes
system.switch_cpus7.timesIdled                3106706                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               16935289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          106862099                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            131679018                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    106862099                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.458486                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.458486                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.406754                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.406754                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       650657544                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      200298203                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      146146583                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         36712                       # number of misc regfile writes
system.l20.replacements                         14113                       # number of replacements
system.l20.tagsinuse                      4095.462847                       # Cycle average of tags in use
system.l20.total_refs                          406246                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18209                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.310176                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           83.540371                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.725170                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2797.445485                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1206.751821                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.020396                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001886                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.682970                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.294617                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        41954                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  41955                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           23763                       # number of Writeback hits
system.l20.Writeback_hits::total                23763                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        42110                       # number of demand (read+write) hits
system.l20.demand_hits::total                   42111                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        42110                       # number of overall hits
system.l20.overall_hits::total                  42111                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14069                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14105                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            6                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14075                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14111                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14075                       # number of overall misses
system.l20.overall_misses::total                14111                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     29415690                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7106736085                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7136151775                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      3682725                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      3682725                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     29415690                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7110418810                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7139834500                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     29415690                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7110418810                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7139834500                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        56023                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              56060                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        23763                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            23763                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          162                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              162                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        56185                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               56222                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        56185                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              56222                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.251129                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.251605                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.037037                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.037037                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.250512                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.250987                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.250512                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.250987                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 817102.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 505134.415026                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 505930.646934                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 613787.500000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 613787.500000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 817102.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 505180.732504                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 505976.507689                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 817102.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 505180.732504                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 505976.507689                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                8515                       # number of writebacks
system.l20.writebacks::total                     8515                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14069                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14105                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            6                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14075                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14111                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14075                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14111                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     26829747                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6096056566                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6122886313                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      3251925                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      3251925                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     26829747                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6099308491                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6126138238                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     26829747                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6099308491                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6126138238                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.251129                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.251605                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.250512                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.250987                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.250512                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.250987                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 745270.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 433297.076267                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 434093.322439                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 541987.500000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 541987.500000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 745270.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 433343.409663                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 434139.199065                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 745270.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 433343.409663                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 434139.199065                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8724                       # number of replacements
system.l21.tagsinuse                      4095.359142                       # Cycle average of tags in use
system.l21.total_refs                          305252                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12818                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.814324                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.905551                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.941321                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2513.300836                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1491.211435                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019264                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002915                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.613599                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.364065                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        33317                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33319                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10336                       # number of Writeback hits
system.l21.Writeback_hits::total                10336                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          160                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  160                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        33477                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33479                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        33477                       # number of overall hits
system.l21.overall_hits::total                  33479                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8681                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8721                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8681                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8721                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8681                       # number of overall misses
system.l21.overall_misses::total                 8721                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     37045599                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4120807956                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4157853555                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     37045599                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4120807956                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4157853555                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     37045599                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4120807956                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4157853555                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        41998                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              42040                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10336                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10336                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          160                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              160                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        42158                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               42200                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        42158                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              42200                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.206700                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.207445                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.205916                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.206659                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.205916                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.206659                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 926139.975000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 474692.772261                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 476763.393533                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 926139.975000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 474692.772261                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 476763.393533                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 926139.975000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 474692.772261                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 476763.393533                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4589                       # number of writebacks
system.l21.writebacks::total                     4589                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8681                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8721                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8681                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8721                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8681                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8721                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     34159893                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3496613556                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3530773449                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     34159893                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3496613556                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3530773449                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     34159893                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3496613556                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3530773449                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.206700                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.207445                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.205916                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.206659                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.205916                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.206659                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 853997.325000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 402789.258841                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 404858.783282                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 853997.325000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 402789.258841                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 404858.783282                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 853997.325000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 402789.258841                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 404858.783282                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14731                       # number of replacements
system.l22.tagsinuse                      4095.808859                       # Cycle average of tags in use
system.l22.total_refs                          223236                       # Total number of references to valid blocks.
system.l22.sampled_refs                         18827                       # Sample count of references to valid blocks.
system.l22.avg_refs                         11.857226                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           53.082193                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.813538                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2938.046608                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1096.866519                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012960                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001908                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.717297                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.267790                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        40520                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  40521                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            7094                       # number of Writeback hits
system.l22.Writeback_hits::total                 7094                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           72                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   72                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        40592                       # number of demand (read+write) hits
system.l22.demand_hits::total                   40593                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        40592                       # number of overall hits
system.l22.overall_hits::total                  40593                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14697                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14731                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14697                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14731                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14697                       # number of overall misses
system.l22.overall_misses::total                14731                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     23466657                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6376254760                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6399721417                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     23466657                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6376254760                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6399721417                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     23466657                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6376254760                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6399721417                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        55217                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              55252                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         7094                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             7094                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           72                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               72                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        55289                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               55324                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        55289                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              55324                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266168                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.266615                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.265821                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.266268                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.265821                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.266268                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 690195.794118                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 433847.367490                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 434439.034485                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 690195.794118                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 433847.367490                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 434439.034485                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 690195.794118                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 433847.367490                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 434439.034485                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2207                       # number of writebacks
system.l22.writebacks::total                     2207                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14697                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14731                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14697                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14731                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14697                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14731                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     21025457                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5320621690                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5341647147                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     21025457                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5320621690                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5341647147                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     21025457                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5320621690                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5341647147                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266168                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.266615                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.265821                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.266268                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.265821                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.266268                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 618395.794118                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 362020.935565                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 362612.663567                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 618395.794118                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 362020.935565                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 362612.663567                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 618395.794118                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 362020.935565                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 362612.663567                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         14729                       # number of replacements
system.l23.tagsinuse                      4095.806056                       # Cycle average of tags in use
system.l23.total_refs                          223102                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18825                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.851368                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           53.079135                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.100896                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2935.373139                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1099.252886                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.012959                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001978                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.716644                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.268372                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        40403                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40404                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            7077                       # number of Writeback hits
system.l23.Writeback_hits::total                 7077                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           73                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   73                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        40476                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40477                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        40476                       # number of overall hits
system.l23.overall_hits::total                  40477                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        14693                       # number of ReadReq misses
system.l23.ReadReq_misses::total                14729                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        14693                       # number of demand (read+write) misses
system.l23.demand_misses::total                 14729                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        14693                       # number of overall misses
system.l23.overall_misses::total                14729                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     22544186                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6544981870                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6567526056                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     22544186                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6544981870                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6567526056                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     22544186                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6544981870                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6567526056                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        55096                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              55133                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         7077                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             7077                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           73                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               73                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        55169                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               55206                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        55169                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              55206                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.266680                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.267154                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.266327                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.266801                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.266327                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.266801                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 626227.388889                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 445448.980467                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 445890.831421                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 626227.388889                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 445448.980467                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 445890.831421                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 626227.388889                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 445448.980467                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 445890.831421                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2208                       # number of writebacks
system.l23.writebacks::total                     2208                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        14693                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           14729                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        14693                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            14729                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        14693                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           14729                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     19955605                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5489251098                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5509206703                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     19955605                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5489251098                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5509206703                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     19955605                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5489251098                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5509206703                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.266680                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.267154                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.266327                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.266801                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.266327                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.266801                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 554322.361111                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 373596.345062                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 374038.067961                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 554322.361111                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 373596.345062                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 374038.067961                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 554322.361111                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 373596.345062                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 374038.067961                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          8724                       # number of replacements
system.l24.tagsinuse                      4095.367664                       # Cycle average of tags in use
system.l24.total_refs                          305255                       # Total number of references to valid blocks.
system.l24.sampled_refs                         12818                       # Sample count of references to valid blocks.
system.l24.avg_refs                         23.814558                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.912031                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    12.454924                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2512.859417                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1491.141293                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019266                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003041                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.613491                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.364048                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        33321                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  33323                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           10337                       # number of Writeback hits
system.l24.Writeback_hits::total                10337                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          159                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  159                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        33480                       # number of demand (read+write) hits
system.l24.demand_hits::total                   33482                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        33480                       # number of overall hits
system.l24.overall_hits::total                  33482                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         8680                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 8721                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         8680                       # number of demand (read+write) misses
system.l24.demand_misses::total                  8721                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         8680                       # number of overall misses
system.l24.overall_misses::total                 8721                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     39916767                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   4036975922                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     4076892689                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     39916767                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   4036975922                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      4076892689                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     39916767                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   4036975922                       # number of overall miss cycles
system.l24.overall_miss_latency::total     4076892689                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           43                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        42001                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              42044                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        10337                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            10337                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          159                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              159                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           43                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        42160                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               42203                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           43                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        42160                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              42203                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.206662                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.207426                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.205882                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.206644                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.205882                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.206644                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 973579.682927                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 465089.391935                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 467479.955166                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 973579.682927                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 465089.391935                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 467479.955166                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 973579.682927                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 465089.391935                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 467479.955166                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4589                       # number of writebacks
system.l24.writebacks::total                     4589                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         8680                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            8721                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         8680                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             8721                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         8680                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            8721                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     36972967                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   3413431103                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   3450404070                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     36972967                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   3413431103                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   3450404070                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     36972967                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   3413431103                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   3450404070                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.206662                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.207426                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.205882                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.206644                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.205882                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.206644                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 901779.682927                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 393252.431221                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 395643.168215                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 901779.682927                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 393252.431221                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 395643.168215                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 901779.682927                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 393252.431221                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 395643.168215                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         14127                       # number of replacements
system.l25.tagsinuse                      4095.471478                       # Cycle average of tags in use
system.l25.total_refs                          406278                       # Total number of references to valid blocks.
system.l25.sampled_refs                         18223                       # Sample count of references to valid blocks.
system.l25.avg_refs                         22.294792                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           83.220576                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     7.638282                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2808.701957                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1195.910663                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.020318                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001865                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.685718                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.291970                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999871                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        41989                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  41990                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           23759                       # number of Writeback hits
system.l25.Writeback_hits::total                23759                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          156                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        42145                       # number of demand (read+write) hits
system.l25.demand_hits::total                   42146                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        42145                       # number of overall hits
system.l25.overall_hits::total                  42146                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        14083                       # number of ReadReq misses
system.l25.ReadReq_misses::total                14120                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            5                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        14088                       # number of demand (read+write) misses
system.l25.demand_misses::total                 14125                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        14088                       # number of overall misses
system.l25.overall_misses::total                14125                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     33009171                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   7043968164                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     7076977335                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data      3285769                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total      3285769                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     33009171                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   7047253933                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      7080263104                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     33009171                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   7047253933                       # number of overall miss cycles
system.l25.overall_miss_latency::total     7080263104                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        56072                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              56110                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        23759                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            23759                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          161                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              161                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        56233                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               56271                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        56233                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              56271                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.251159                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.251649                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.031056                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.031056                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.250529                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.251017                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.250529                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.251017                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 892139.756757                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 500175.258397                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 501202.360836                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data 657153.800000                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total 657153.800000                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 892139.756757                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 500230.971962                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 501257.564885                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 892139.756757                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 500230.971962                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 501257.564885                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                8498                       # number of writebacks
system.l25.writebacks::total                     8498                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        14083                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           14120                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            5                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        14088                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            14125                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        14088                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           14125                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     30352146                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   6032362992                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   6062715138                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data      2926769                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total      2926769                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     30352146                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   6035289761                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   6065641907                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     30352146                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   6035289761                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   6065641907                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.251159                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.251649                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.031056                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.031056                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.250529                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.251017                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.250529                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.251017                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 820328.270270                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 428343.605198                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 429370.760482                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 585353.800000                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total 585353.800000                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 820328.270270                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 428399.329997                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 429425.975717                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 820328.270270                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 428399.329997                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 429425.975717                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         14744                       # number of replacements
system.l26.tagsinuse                      4095.815054                       # Cycle average of tags in use
system.l26.total_refs                          223153                       # Total number of references to valid blocks.
system.l26.sampled_refs                         18840                       # Sample count of references to valid blocks.
system.l26.avg_refs                         11.844639                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           53.070928                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     7.419176                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2937.652068                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1097.672882                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.012957                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001811                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.717200                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.267987                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999955                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        40440                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  40441                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            7091                       # number of Writeback hits
system.l26.Writeback_hits::total                 7091                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           70                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   70                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        40510                       # number of demand (read+write) hits
system.l26.demand_hits::total                   40511                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        40510                       # number of overall hits
system.l26.overall_hits::total                  40511                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        14711                       # number of ReadReq misses
system.l26.ReadReq_misses::total                14744                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        14711                       # number of demand (read+write) misses
system.l26.demand_misses::total                 14744                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        14711                       # number of overall misses
system.l26.overall_misses::total                14744                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     20835161                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   6638831377                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     6659666538                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     20835161                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   6638831377                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      6659666538                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     20835161                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   6638831377                       # number of overall miss cycles
system.l26.overall_miss_latency::total     6659666538                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           34                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        55151                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              55185                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         7091                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             7091                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           70                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               70                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           34                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        55221                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               55255                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           34                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        55221                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              55255                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.266740                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.267174                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.266402                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.266836                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.266402                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.266836                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 631368.515152                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 451283.486983                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 451686.553039                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 631368.515152                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 451283.486983                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 451686.553039                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 631368.515152                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 451283.486983                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 451686.553039                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                2209                       # number of writebacks
system.l26.writebacks::total                     2209                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        14711                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           14744                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        14711                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            14744                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        14711                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           14744                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     18463988                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   5581618792                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   5600082780                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     18463988                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   5581618792                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   5600082780                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     18463988                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   5581618792                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   5600082780                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.266740                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.267174                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.266402                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.266836                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.266402                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.266836                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 559514.787879                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 379418.040378                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 379821.132664                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 559514.787879                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 379418.040378                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 379821.132664                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 559514.787879                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 379418.040378                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 379821.132664                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          6494                       # number of replacements
system.l27.tagsinuse                      4095.182864                       # Cycle average of tags in use
system.l27.total_refs                          290278                       # Total number of references to valid blocks.
system.l27.sampled_refs                         10590                       # Sample count of references to valid blocks.
system.l27.avg_refs                         27.410576                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          121.087123                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    15.294685                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2268.485856                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1690.315200                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003734                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.553830                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.412675                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999801                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        30944                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  30946                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            9837                       # number of Writeback hits
system.l27.Writeback_hits::total                 9837                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          218                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  218                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        31162                       # number of demand (read+write) hits
system.l27.demand_hits::total                   31164                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        31162                       # number of overall hits
system.l27.overall_hits::total                  31164                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         6460                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 6494                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         6460                       # number of demand (read+write) misses
system.l27.demand_misses::total                  6494                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         6460                       # number of overall misses
system.l27.overall_misses::total                 6494                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     49854776                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   2888316144                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     2938170920                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     49854776                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   2888316144                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      2938170920                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     49854776                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   2888316144                       # number of overall miss cycles
system.l27.overall_miss_latency::total     2938170920                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        37404                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              37440                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         9837                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             9837                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          218                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              218                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        37622                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               37658                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        37622                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              37658                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.944444                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.172709                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.173451                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.944444                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.171708                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.172447                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.944444                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.171708                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.172447                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1466316.941176                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 447107.762229                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 452443.935941                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1466316.941176                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 447107.762229                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 452443.935941                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1466316.941176                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 447107.762229                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 452443.935941                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                3804                       # number of writebacks
system.l27.writebacks::total                     3804                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         6460                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            6494                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         6460                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             6494                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         6460                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            6494                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     47411816                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   2424370185                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   2471782001                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     47411816                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   2424370185                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   2471782001                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     47411816                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   2424370185                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   2471782001                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.172709                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.173451                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.944444                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.171708                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.172447                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.944444                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.171708                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.172447                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1394465.176471                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 375289.502322                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 380625.500616                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1394465.176471                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 375289.502322                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 380625.500616                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1394465.176471                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 375289.502322                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 380625.500616                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               518.322487                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012171605                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1950234.306358                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.322487                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058209                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.830645                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12163513                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12163513                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12163513                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12163513                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12163513                       # number of overall hits
system.cpu0.icache.overall_hits::total       12163513                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     35739358                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     35739358                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     35739358                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     35739358                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     35739358                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     35739358                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12163561                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12163561                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12163561                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12163561                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12163561                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12163561                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 744569.958333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 744569.958333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 744569.958333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 744569.958333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 744569.958333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 744569.958333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     29817511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29817511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     29817511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29817511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     29817511                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29817511                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 805878.675676                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 805878.675676                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56185                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172660619                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56441                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3059.134654                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.815946                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.184054                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913344                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086656                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8582660                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8582660                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7259232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7259232                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17757                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17757                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16710                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15841892                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15841892                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15841892                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15841892                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191523                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191523                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         5646                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5646                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       197169                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        197169                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       197169                       # number of overall misses
system.cpu0.dcache.overall_misses::total       197169                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45013362397                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45013362397                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   2206230036                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2206230036                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47219592433                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47219592433                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47219592433                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47219592433                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8774183                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8774183                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16039061                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16039061                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16039061                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16039061                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021828                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021828                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000777                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000777                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012293                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012293                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012293                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012293                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 235028.494734                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 235028.494734                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 390759.836344                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 390759.836344                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 239487.913582                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 239487.913582                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 239487.913582                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 239487.913582                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     15001127                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             84                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 178584.845238                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23763                       # number of writebacks
system.cpu0.dcache.writebacks::total            23763                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135500                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135500                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         5484                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5484                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       140984                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       140984                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       140984                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       140984                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        56023                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        56023                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          162                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56185                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56185                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56185                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56185                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9978922306                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9978922306                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     13877952                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13877952                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9992800258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9992800258                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9992800258                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9992800258                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003503                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003503                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003503                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003503                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178121.883976                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 178121.883976                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 85666.370370                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85666.370370                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 177855.304049                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177855.304049                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 177855.304049                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177855.304049                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               516.251411                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011248022                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1955992.305609                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.251411                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066108                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.827326                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12552187                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12552187                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12552187                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12552187                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12552187                       # number of overall hits
system.cpu1.icache.overall_hits::total       12552187                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     46499560                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     46499560                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     46499560                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     46499560                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     46499560                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     46499560                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12552242                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12552242                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12552242                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12552242                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12552242                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12552242                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 845446.545455                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 845446.545455                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 845446.545455                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 845446.545455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 845446.545455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 845446.545455                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     37536890                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     37536890                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     37536890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     37536890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     37536890                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     37536890                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 893735.476190                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 893735.476190                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 893735.476190                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 893735.476190                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 893735.476190                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 893735.476190                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 42158                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166854022                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42414                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3933.937426                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.706951                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.293049                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912918                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087082                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8645128                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8645128                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7277007                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7277007                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18738                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18738                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17523                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17523                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15922135                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15922135                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15922135                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15922135                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       134992                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       134992                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          947                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          947                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       135939                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        135939                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       135939                       # number of overall misses
system.cpu1.dcache.overall_misses::total       135939                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25500667196                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25500667196                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     79834967                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     79834967                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25580502163                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25580502163                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25580502163                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25580502163                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8780120                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8780120                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7277954                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7277954                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17523                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17523                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16058074                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16058074                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16058074                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16058074                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015375                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015375                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000130                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008465                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008465                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008465                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008465                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 188905.025453                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 188905.025453                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84303.027455                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84303.027455                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 188176.330288                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 188176.330288                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 188176.330288                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 188176.330288                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10336                       # number of writebacks
system.cpu1.dcache.writebacks::total            10336                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92994                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92994                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          787                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          787                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        93781                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        93781                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        93781                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        93781                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41998                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41998                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          160                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        42158                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        42158                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        42158                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        42158                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6364093357                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6364093357                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     10311943                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10311943                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6374405300                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6374405300                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6374405300                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6374405300                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002625                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002625                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 151533.248178                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 151533.248178                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64449.643750                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64449.643750                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 151202.744438                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 151202.744438                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 151202.744438                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 151202.744438                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               558.101093                       # Cycle average of tags in use
system.cpu2.icache.total_refs               931064571                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1656698.524911                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    32.911541                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.189552                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.052743                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841650                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.894393                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12367388                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12367388                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12367388                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12367388                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12367388                       # number of overall hits
system.cpu2.icache.overall_hits::total       12367388                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     30574808                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     30574808                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     30574808                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     30574808                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     30574808                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     30574808                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12367437                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12367437                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12367437                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12367437                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12367437                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12367437                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 623975.673469                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 623975.673469                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 623975.673469                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 623975.673469                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 623975.673469                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 623975.673469                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     23847315                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     23847315                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     23847315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     23847315                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     23847315                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     23847315                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 681351.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 681351.857143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 681351.857143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 681351.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 681351.857143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 681351.857143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 55289                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               224752743                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 55545                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4046.318174                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   203.167821                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    52.832179                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.793624                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.206376                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18166714                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18166714                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3499993                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3499993                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8268                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8268                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8214                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8214                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21666707                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21666707                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21666707                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21666707                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       189967                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       189967                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          349                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          349                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       190316                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        190316                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       190316                       # number of overall misses
system.cpu2.dcache.overall_misses::total       190316                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  43227298050                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  43227298050                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     30149286                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     30149286                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  43257447336                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  43257447336                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  43257447336                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  43257447336                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18356681                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18356681                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3500342                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3500342                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8268                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8214                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8214                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21857023                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21857023                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21857023                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21857023                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010349                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010349                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000100                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008707                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008707                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008707                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008707                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 227551.617123                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 227551.617123                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86387.638968                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86387.638968                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 227292.751718                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 227292.751718                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 227292.751718                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 227292.751718                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7094                       # number of writebacks
system.cpu2.dcache.writebacks::total             7094                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       134750                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       134750                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          277                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          277                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       135027                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       135027                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       135027                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       135027                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        55217                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        55217                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        55289                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        55289                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        55289                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        55289                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9152191224                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9152191224                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4715742                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4715742                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9156906966                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9156906966                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9156906966                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9156906966                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003008                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003008                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002530                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002530                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002530                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002530                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 165749.519604                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 165749.519604                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65496.416667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65496.416667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 165618.965183                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 165618.965183                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 165618.965183                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 165618.965183                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     3                       # number of replacements
system.cpu3.icache.tagsinuse               559.461405                       # Cycle average of tags in use
system.cpu3.icache.total_refs               931046030                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1650790.833333                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.277463                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   524.183942                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.056534                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.840038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.896573                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12348847                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12348847                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12348847                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12348847                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12348847                       # number of overall hits
system.cpu3.icache.overall_hits::total       12348847                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     28581483                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     28581483                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     28581483                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     28581483                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     28581483                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     28581483                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12348899                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12348899                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12348899                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12348899                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12348899                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12348899                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 549643.903846                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 549643.903846                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 549643.903846                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 549643.903846                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 549643.903846                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 549643.903846                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     22979984                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     22979984                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     22979984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     22979984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     22979984                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     22979984                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 621080.648649                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 621080.648649                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 621080.648649                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 621080.648649                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 621080.648649                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 621080.648649                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55169                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               224723191                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55425                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4054.545620                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   202.839082                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    53.160918                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.792340                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.207660                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     18139765                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       18139765                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3497392                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3497392                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8272                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8272                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8208                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8208                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     21637157                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21637157                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     21637157                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21637157                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       189869                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       189869                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          355                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          355                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       190224                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        190224                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       190224                       # number of overall misses
system.cpu3.dcache.overall_misses::total       190224                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  44133317242                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  44133317242                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     30851288                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     30851288                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  44164168530                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  44164168530                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  44164168530                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  44164168530                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     18329634                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18329634                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3497747                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3497747                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8208                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8208                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     21827381                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21827381                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     21827381                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21827381                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010359                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010359                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000101                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000101                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008715                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008715                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008715                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008715                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 232440.878932                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 232440.878932                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86905.036620                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86905.036620                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 232169.276905                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 232169.276905                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 232169.276905                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 232169.276905                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7077                       # number of writebacks
system.cpu3.dcache.writebacks::total             7077                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       134773                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       134773                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          282                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          282                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       135055                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       135055                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       135055                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       135055                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55096                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55096                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           73                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55169                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55169                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55169                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55169                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9313698430                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9313698430                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4775074                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4775074                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9318473504                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9318473504                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9318473504                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9318473504                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003006                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003006                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002528                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002528                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002528                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002528                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 169044.911246                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 169044.911246                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65411.972603                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65411.972603                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 168907.783429                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 168907.783429                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 168907.783429                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 168907.783429                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               517.028190                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1011256868                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1952233.335907                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    42.028190                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.067353                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.828571                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12561033                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12561033                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12561033                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12561033                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12561033                       # number of overall hits
system.cpu4.icache.overall_hits::total       12561033                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           58                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           58                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           58                       # number of overall misses
system.cpu4.icache.overall_misses::total           58                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     50240330                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     50240330                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     50240330                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     50240330                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     50240330                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     50240330                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12561091                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12561091                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12561091                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12561091                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12561091                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12561091                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 866212.586207                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 866212.586207                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 866212.586207                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 866212.586207                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 866212.586207                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 866212.586207                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           15                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           15                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     40416804                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     40416804                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     40416804                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     40416804                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     40416804                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     40416804                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 939925.674419                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 939925.674419                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 939925.674419                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 939925.674419                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 939925.674419                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 939925.674419                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 42160                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               166857745                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 42416                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3933.839707                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.705351                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.294649                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912912                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087088                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8647451                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8647451                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7278371                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7278371                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18771                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18771                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17526                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17526                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15925822                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15925822                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15925822                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15925822                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       135069                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       135069                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          939                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          939                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       136008                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        136008                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       136008                       # number of overall misses
system.cpu4.dcache.overall_misses::total       136008                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  25341340270                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  25341340270                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     79156064                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     79156064                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  25420496334                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  25420496334                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  25420496334                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  25420496334                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8782520                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8782520                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7279310                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7279310                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17526                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17526                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16061830                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16061830                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16061830                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16061830                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015379                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015379                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000129                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008468                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008468                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008468                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008468                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 187617.738119                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 187617.738119                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84298.257721                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84298.257721                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 186904.419843                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 186904.419843                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 186904.419843                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 186904.419843                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        10337                       # number of writebacks
system.cpu4.dcache.writebacks::total            10337                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        93068                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        93068                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          780                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          780                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        93848                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        93848                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        93848                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        93848                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        42001                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        42001                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          159                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        42160                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        42160                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        42160                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        42160                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   6280585679                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   6280585679                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10262521                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10262521                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   6290848200                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   6290848200                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   6290848200                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   6290848200                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002625                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002625                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 149534.193924                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 149534.193924                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64544.157233                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64544.157233                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 149213.666983                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 149213.666983                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 149213.666983                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 149213.666983                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               519.114001                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1012180037                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1946500.071154                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.114001                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.059478                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.831913                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12171945                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12171945                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12171945                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12171945                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12171945                       # number of overall hits
system.cpu5.icache.overall_hits::total       12171945                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     43816411                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     43816411                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     43816411                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     43816411                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     43816411                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     43816411                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12171996                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12171996                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12171996                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12171996                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12171996                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12171996                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 859145.313725                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 859145.313725                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 859145.313725                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 859145.313725                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 859145.313725                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 859145.313725                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     33403572                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     33403572                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     33403572                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     33403572                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     33403572                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     33403572                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 879041.368421                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 879041.368421                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 879041.368421                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 879041.368421                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 879041.368421                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 879041.368421                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 56233                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               172669797                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 56489                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3056.697711                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.816896                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.183104                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.913347                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.086653                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8585007                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8585007                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7266084                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7266084                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        17721                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        17721                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16725                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16725                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15851091                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15851091                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15851091                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15851091                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       191614                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       191614                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         5685                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         5685                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       197299                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        197299                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       197299                       # number of overall misses
system.cpu5.dcache.overall_misses::total       197299                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  44743785952                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  44743785952                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data   2322181350                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   2322181350                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  47065967302                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  47065967302                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  47065967302                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  47065967302                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8776621                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8776621                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7271769                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7271769                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        17721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        17721                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16725                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16725                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     16048390                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     16048390                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     16048390                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     16048390                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021832                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021832                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000782                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000782                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012294                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012294                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012294                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012294                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 233510.004238                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 233510.004238                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 408475.171504                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 408475.171504                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 238551.474169                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 238551.474169                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 238551.474169                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 238551.474169                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets     17011203                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets             87                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets 195531.068966                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        23759                       # number of writebacks
system.cpu5.dcache.writebacks::total            23759                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       135542                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       135542                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         5524                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         5524                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       141066                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       141066                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       141066                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       141066                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        56072                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        56072                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          161                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        56233                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        56233                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        56233                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        56233                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   9918594867                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   9918594867                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     13450031                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     13450031                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   9932044898                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   9932044898                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   9932044898                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   9932044898                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006389                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006389                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003504                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003504                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003504                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003504                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 176890.335051                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 176890.335051                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 83540.565217                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 83540.565217                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 176623.066491                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 176623.066491                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 176623.066491                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 176623.066491                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               557.338880                       # Cycle average of tags in use
system.cpu6.icache.total_refs               931036840                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1659602.210339                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    32.149139                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.189741                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.051521                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841650                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.893171                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12339657                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12339657                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12339657                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12339657                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12339657                       # number of overall hits
system.cpu6.icache.overall_hits::total       12339657                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     27777566                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     27777566                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     27777566                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     27777566                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     27777566                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     27777566                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12339708                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12339708                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12339708                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12339708                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12339708                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12339708                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 544658.156863                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 544658.156863                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 544658.156863                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 544658.156863                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 544658.156863                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 544658.156863                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           17                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           17                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     21238605                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     21238605                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     21238605                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     21238605                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     21238605                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     21238605                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 624664.852941                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 624664.852941                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 624664.852941                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 624664.852941                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 624664.852941                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 624664.852941                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 55221                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               224708656                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 55477                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4050.483191                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   202.352773                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    53.647227                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.790441                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.209559                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     18127780                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       18127780                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      3494863                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       3494863                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8258                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8258                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8201                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8201                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     21622643                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        21622643                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     21622643                       # number of overall hits
system.cpu6.dcache.overall_hits::total       21622643                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       189893                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       189893                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          331                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          331                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       190224                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        190224                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       190224                       # number of overall misses
system.cpu6.dcache.overall_misses::total       190224                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  44650786998                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  44650786998                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     28675213                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     28675213                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  44679462211                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  44679462211                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  44679462211                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  44679462211                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     18317673                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     18317673                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      3495194                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      3495194                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8201                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8201                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     21812867                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     21812867                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     21812867                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     21812867                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010367                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010367                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000095                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008721                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008721                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008721                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008721                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 235136.561105                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 235136.561105                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 86632.063444                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 86632.063444                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 234878.155285                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 234878.155285                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 234878.155285                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 234878.155285                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         7091                       # number of writebacks
system.cpu6.dcache.writebacks::total             7091                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       134742                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       134742                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          261                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          261                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       135003                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       135003                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       135003                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       135003                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        55151                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        55151                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           70                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        55221                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        55221                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        55221                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        55221                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   9409678156                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   9409678156                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      4564328                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      4564328                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   9414242484                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   9414242484                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   9414242484                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   9414242484                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002532                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002532                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 170616.637160                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 170616.637160                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65204.685714                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65204.685714                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 170483.013419                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 170483.013419                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 170483.013419                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 170483.013419                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               489.666757                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1014521328                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2066234.883910                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    34.666757                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.055556                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.784722                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12732370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12732370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12732370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12732370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12732370                       # number of overall hits
system.cpu7.icache.overall_hits::total       12732370                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     76190877                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     76190877                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     76190877                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     76190877                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     76190877                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     76190877                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12732417                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12732417                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12732417                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12732417                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12732417                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12732417                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1621082.489362                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1621082.489362                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1621082.489362                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1621082.489362                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1621082.489362                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1621082.489362                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       662202                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       331101                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     50281283                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     50281283                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     50281283                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     50281283                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     50281283                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     50281283                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1396702.305556                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1396702.305556                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1396702.305556                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1396702.305556                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1396702.305556                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1396702.305556                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 37622                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               164778987                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 37878                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4350.255742                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.504791                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.495209                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912128                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087872                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     10157198                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       10157198                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7546882                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7546882                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19593                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19593                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        18356                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        18356                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17704080                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17704080                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17704080                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17704080                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        96893                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        96893                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         2206                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2206                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        99099                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         99099                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        99099                       # number of overall misses
system.cpu7.dcache.overall_misses::total        99099                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  13068344654                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  13068344654                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    142074091                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    142074091                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  13210418745                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  13210418745                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  13210418745                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  13210418745                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     10254091                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     10254091                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7549088                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7549088                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18356                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18356                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     17803179                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     17803179                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     17803179                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     17803179                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009449                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009449                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000292                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005566                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005566                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005566                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005566                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 134873.981134                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 134873.981134                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 64403.486401                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 64403.486401                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 133305.267914                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 133305.267914                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 133305.267914                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 133305.267914                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         9837                       # number of writebacks
system.cpu7.dcache.writebacks::total             9837                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        59489                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        59489                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         1988                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         1988                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        61477                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        61477                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        61477                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        61477                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        37404                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        37404                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          218                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          218                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        37622                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        37622                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        37622                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        37622                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   4955585345                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   4955585345                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     15918747                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     15918747                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   4971504092                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   4971504092                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   4971504092                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   4971504092                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003648                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003648                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002113                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002113                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 132488.112100                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 132488.112100                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 73021.775229                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 73021.775229                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 132143.535485                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 132143.535485                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 132143.535485                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 132143.535485                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
