#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-fgp' '-full64' '-sverilog' '/home/AS20233757/AS501_assignment/sim/../rtl/common/memory_map.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/common/bus_package.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/common/core_package.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/common/d_flip_flop.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/common/mux2to1.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/common/mux3to1.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/common/mux4to1.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/common/mux5to1.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/common/counter.sv' '/home/AS20233757/AS501_assignment/sim/tb_modified/core_tb_10.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/soc_top/soc_top.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/cpu_top/cpu_top.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/scalar_core_modified/cache/submodule/cache_sram.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/scalar_core_modified/cache/instr_cache.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/scalar_core_modified/core/submodule/alu.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/scalar_core_modified/core/submodule/csr.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/scalar_core_modified/core/submodule/decoder.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/scalar_core_modified/core/submodule/regfile.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/scalar_core_modified/core/scalar_core.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/npu_top/npu_top.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/npu_top/interface/npu_interface.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/npu_top/submodule/npu.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/npu_top/submodule/ram.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/memory/memory_top.sv' '/technology/SAED32/lib/sram/verilog/saed32sram.v' '/home/AS20233757/AS501_assignment/sim/../rtl/bus/bus_top.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/bus/interconnect/interconnect.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/bus/interconnect/submodule/decoder.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/bus/interconnect/submodule/multiplexer.sv' '/home/AS20233757/AS501_assignment/sim/../rtl/bus/default/default_slave.sv' '-timescale=1ns/1ps' '+incdir+/tools/Synopsys/dc/V-2023.12-SP1/dw/sim_ver' '+define+SIM' '-debug_access+all' '-kdb' '-l' 'vcs.log' 2>&1
