

================================================================
== Vivado HLS Report for 'top_function'
================================================================
* Date:           Fri Jul 24 13:37:58 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_hash
* Solution:       duaL_one_memory_with_mux
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.888|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%fatherSearch_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %fatherSearch)" [cam_hash/cam.cpp:42]   --->   Operation 6 'read' 'fatherSearch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%relationship_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %relationship_V)" [cam_hash/cam.cpp:42]   --->   Operation 7 'read' 'relationship_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%nodo_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %nodo_V)" [cam_hash/cam.cpp:42]   --->   Operation 8 'read' 'nodo_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%fatherSearch_c = alloca i1, align 1" [cam_hash/cam.cpp:42]   --->   Operation 9 'alloca' 'fatherSearch_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%relationship_V_c = alloca i2, align 1" [cam_hash/cam.cpp:43]   --->   Operation 10 'alloca' 'relationship_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%nodo_V_c = alloca i11, align 2" [cam_hash/cam.cpp:43]   --->   Operation 11 'alloca' 'nodo_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "call void @top_function.entry3(i11 %nodo_V_read, i2 %relationship_V_read, i1 %fatherSearch_read, i11* %nodo_V_c, i2* %relationship_V_c, i1* %fatherSearch_c)" [cam_hash/cam.cpp:43]   --->   Operation 12 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @busqueda_cam([1024 x i24]* nocapture %tree_V, i11* nocapture %nodo_V_c, i2* nocapture %relationship_V_c, i1* nocapture %fatherSearch_c)" [cam_hash/cam.cpp:48]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @busqueda_cam([1024 x i24]* nocapture %tree_V, i11* nocapture %nodo_V_c, i2* nocapture %relationship_V_c, i1* nocapture %fatherSearch_c)" [cam_hash/cam.cpp:48]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @combinar(i11* %result_V_V)" [cam_hash/cam.cpp:49]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [cam_hash/cam.cpp:43]   --->   Operation 16 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @in1_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i11* @in1_V_V, i11* @in1_V_V)"   --->   Operation 17 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecInterface(i11* @in1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @in2_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i11* @in2_V_V, i11* @in2_V_V)"   --->   Operation 19 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecInterface(i11* @in2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecInterface(i11* %result_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i24]* %tree_V), !map !98"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11 %nodo_V), !map !104"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %relationship_V), !map !110"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %fatherSearch), !map !114"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %result_V_V), !map !118"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @top_function_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @nodo_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %nodo_V_c, i11* %nodo_V_c)" [cam_hash/cam.cpp:43]   --->   Operation 28 'specchannel' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i11* %nodo_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [cam_hash/cam.cpp:43]   --->   Operation 29 'specinterface' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @relationship_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i2* %relationship_V_c, i2* %relationship_V_c)" [cam_hash/cam.cpp:43]   --->   Operation 30 'specchannel' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i2* %relationship_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [cam_hash/cam.cpp:43]   --->   Operation 31 'specinterface' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @fatherSearch_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1* %fatherSearch_c, i1* %fatherSearch_c)" [cam_hash/cam.cpp:42]   --->   Operation 32 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %fatherSearch_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [cam_hash/cam.cpp:42]   --->   Operation 33 'specinterface' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/2] (0.00ns)   --->   "call fastcc void @combinar(i11* %result_V_V)" [cam_hash/cam.cpp:49]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [cam_hash/cam.cpp:50]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	wire read on port 'fatherSearch' (cam_hash/cam.cpp:42) [8]  (0 ns)
	'call' operation ('call_ln43', cam_hash/cam.cpp:43) to 'top_function.entry3' [32]  (3.63 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
