

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Thu Jan 25 15:52:26 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    15.739|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11201|  11201|  11201|  11201|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  11200|  11200|         7|          -|          -|  1600|    no    |
        | + Pool_Row_Loop_Pool_Col_Loop   |      4|      4|         2|          1|          1|     4|    yes   |
        +---------------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [cnn/max_pool_2.cpp:9]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.81>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten25 = phi i11 [ 0, %0 ], [ %add_ln9, %Col_Loop_end ]" [cnn/max_pool_2.cpp:9]   --->   Operation 7 'phi' 'indvar_flatten25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%f_0 = phi i7 [ 0, %0 ], [ %select_ln28_1, %Col_Loop_end ]" [cnn/max_pool_2.cpp:28]   --->   Operation 8 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i6 [ 0, %0 ], [ %select_ln12_3, %Col_Loop_end ]" [cnn/max_pool_2.cpp:12]   --->   Operation 9 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %select_ln12_2, %Col_Loop_end ]" [cnn/max_pool_2.cpp:12]   --->   Operation 10 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %0 ], [ %c, %Col_Loop_end ]"   --->   Operation 11 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.88ns)   --->   "%icmp_ln9 = icmp eq i11 %indvar_flatten25, -448" [cnn/max_pool_2.cpp:9]   --->   Operation 12 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.63ns)   --->   "%add_ln9 = add i11 %indvar_flatten25, 1" [cnn/max_pool_2.cpp:9]   --->   Operation 13 'add' 'add_ln9' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %Col_Loop_begin" [cnn/max_pool_2.cpp:9]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.87ns)   --->   "%f = add i7 %f_0, 1" [cnn/max_pool_2.cpp:9]   --->   Operation 15 'add' 'f' <Predicate = (!icmp_ln9)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)"   --->   Operation 17 'speclooptripcount' 'empty_10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.42ns)   --->   "%icmp_ln12 = icmp eq i6 %indvar_flatten7, 25" [cnn/max_pool_2.cpp:12]   --->   Operation 18 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln9)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.98ns)   --->   "%select_ln28 = select i1 %icmp_ln12, i3 0, i3 %r_0" [cnn/max_pool_2.cpp:28]   --->   Operation 19 'select' 'select_ln28' <Predicate = (!icmp_ln9)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.99ns)   --->   "%select_ln28_1 = select i1 %icmp_ln12, i7 %f, i7 %f_0" [cnn/max_pool_2.cpp:28]   --->   Operation 20 'select' 'select_ln28_1' <Predicate = (!icmp_ln9)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %select_ln28_1 to i14" [cnn/max_pool_2.cpp:25]   --->   Operation 21 'zext' 'zext_ln25' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i7 %select_ln28_1 to i12" [cnn/max_pool_2.cpp:25]   --->   Operation 22 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_1)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_0, i1 false)" [cnn/max_pool_2.cpp:25]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_1)   --->   "%select_ln28_2 = select i1 %icmp_ln12, i4 0, i4 %shl_ln" [cnn/max_pool_2.cpp:28]   --->   Operation 24 'select' 'select_ln28_2' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%xor_ln28 = xor i1 %icmp_ln12, true" [cnn/max_pool_2.cpp:28]   --->   Operation 25 'xor' 'xor_ln28' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.13ns)   --->   "%icmp_ln15 = icmp eq i3 %c_0, -3" [cnn/max_pool_2.cpp:15]   --->   Operation 26 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln9)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %icmp_ln15, %xor_ln28" [cnn/max_pool_2.cpp:28]   --->   Operation 27 'and' 'and_ln28_2' <Predicate = (!icmp_ln9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.65ns)   --->   "%r = add i3 %select_ln28, 1" [cnn/max_pool_2.cpp:12]   --->   Operation 28 'add' 'r' <Predicate = (!icmp_ln9)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln12)   --->   "%or_ln12 = or i1 %and_ln28_2, %icmp_ln12" [cnn/max_pool_2.cpp:12]   --->   Operation 30 'or' 'or_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln12 = select i1 %or_ln12, i3 0, i3 %c_0" [cnn/max_pool_2.cpp:12]   --->   Operation 31 'select' 'select_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln12_1)   --->   "%shl_ln25_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r, i1 false)" [cnn/max_pool_2.cpp:25]   --->   Operation 32 'bitconcatenate' 'shl_ln25_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln12_1 = select i1 %and_ln28_2, i4 %shl_ln25_mid1, i4 %select_ln28_2" [cnn/max_pool_2.cpp:12]   --->   Operation 33 'select' 'select_ln12_1' <Predicate = (!icmp_ln9)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.98ns)   --->   "%select_ln12_2 = select i1 %and_ln28_2, i3 %r, i3 %select_ln28" [cnn/max_pool_2.cpp:12]   --->   Operation 34 'select' 'select_ln12_2' <Predicate = (!icmp_ln9)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %select_ln12_2 to i6" [cnn/max_pool_2.cpp:35]   --->   Operation 35 'zext' 'zext_ln35' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln12_2, i2 0)" [cnn/max_pool_2.cpp:35]   --->   Operation 36 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %tmp_3 to i6" [cnn/max_pool_2.cpp:35]   --->   Operation 37 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.78ns)   --->   "%add_ln35 = add i6 %zext_ln35_2, %zext_ln35" [cnn/max_pool_2.cpp:35]   --->   Operation 38 'add' 'add_ln35' <Predicate = (!icmp_ln9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [cnn/max_pool_2.cpp:16]   --->   Operation 39 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2)" [cnn/max_pool_2.cpp:16]   --->   Operation 40 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln12, i1 false)" [cnn/max_pool_2.cpp:26]   --->   Operation 41 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.76ns)   --->   "br label %2" [cnn/max_pool_2.cpp:19]   --->   Operation 42 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [cnn/max_pool_2.cpp:39]   --->   Operation 43 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.7>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %Col_Loop_begin ], [ %add_ln19_1, %Pool_Col_Loop ]" [cnn/max_pool_2.cpp:19]   --->   Operation 44 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %select_ln19_1, %Pool_Col_Loop ]" [cnn/max_pool_2.cpp:19]   --->   Operation 45 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%max_1 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_2, %Pool_Col_Loop ]"   --->   Operation 46 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpc, %Pool_Col_Loop ]"   --->   Operation 47 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.13ns)   --->   "%icmp_ln19 = icmp eq i3 %indvar_flatten, -4" [cnn/max_pool_2.cpp:19]   --->   Operation 48 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.65ns)   --->   "%add_ln19_1 = add i3 %indvar_flatten, 1" [cnn/max_pool_2.cpp:19]   --->   Operation 49 'add' 'add_ln19_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %Col_Loop_end, label %Pool_Col_Loop" [cnn/max_pool_2.cpp:19]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.56ns)   --->   "%mpr = add i2 1, %mpr_0" [cnn/max_pool_2.cpp:19]   --->   Operation 51 'add' 'mpr' <Predicate = (!icmp_ln19)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.95ns)   --->   "%icmp_ln22 = icmp eq i2 %mpc_0, -2" [cnn/max_pool_2.cpp:22]   --->   Operation 52 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.99ns)   --->   "%select_ln19 = select i1 %icmp_ln22, i2 0, i2 %mpc_0" [cnn/max_pool_2.cpp:19]   --->   Operation 53 'select' 'select_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.99ns)   --->   "%select_ln19_1 = select i1 %icmp_ln22, i2 %mpr, i2 %mpr_0" [cnn/max_pool_2.cpp:19]   --->   Operation 54 'select' 'select_ln19_1' <Predicate = (!icmp_ln19)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %select_ln19_1 to i4" [cnn/max_pool_2.cpp:19]   --->   Operation 55 'zext' 'zext_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln19 = add i4 %zext_ln19, %select_ln12_1" [cnn/max_pool_2.cpp:19]   --->   Operation 56 'add' 'add_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %add_ln19 to i8" [cnn/max_pool_2.cpp:28]   --->   Operation 57 'zext' 'zext_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.36ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28 = mul i8 11, %zext_ln28" [cnn/max_pool_2.cpp:28]   --->   Operation 58 'mul' 'mul_ln28' <Predicate = (!icmp_ln19)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %select_ln19 to i4" [cnn/max_pool_2.cpp:22]   --->   Operation 59 'zext' 'zext_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.73ns)   --->   "%j = add i4 %zext_ln22, %shl_ln1" [cnn/max_pool_2.cpp:26]   --->   Operation 60 'add' 'j' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i4 %j to i8" [cnn/max_pool_2.cpp:28]   --->   Operation 61 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln28 = add i8 %mul_ln28, %zext_ln28_1" [cnn/max_pool_2.cpp:28]   --->   Operation 62 'add' 'add_ln28' <Predicate = (!icmp_ln19)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_8_cast = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %add_ln28, i6 0)" [cnn/max_pool_2.cpp:28]   --->   Operation 63 'bitconcatenate' 'tmp_8_cast' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.81ns)   --->   "%add_ln28_1 = add i14 %tmp_8_cast, %zext_ln25" [cnn/max_pool_2.cpp:28]   --->   Operation 64 'add' 'add_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i14 %add_ln28_1 to i64" [cnn/max_pool_2.cpp:28]   --->   Operation 65 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%conv_2_out_addr = getelementptr [7744 x float]* @conv_2_out, i64 0, i64 %zext_ln28_2" [cnn/max_pool_2.cpp:28]   --->   Operation 66 'getelementptr' 'conv_2_out_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%max = load float* %conv_2_out_addr, align 4" [cnn/max_pool_2.cpp:28]   --->   Operation 67 'load' 'max' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_3 : Operation 68 [1/1] (1.56ns)   --->   "%mpc = add i2 1, %select_ln19" [cnn/max_pool_2.cpp:22]   --->   Operation 68 'add' 'mpc' <Predicate = (!icmp_ln19)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 11.7>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @Pool_Row_Loop_Pool_C)"   --->   Operation 69 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 70 'speclooptripcount' 'empty' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [cnn/max_pool_2.cpp:23]   --->   Operation 71 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str4)" [cnn/max_pool_2.cpp:23]   --->   Operation 72 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [cnn/max_pool_2.cpp:24]   --->   Operation 73 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%max = load float* %conv_2_out_addr, align 4" [cnn/max_pool_2.cpp:28]   --->   Operation 74 'load' 'max' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %max to i32" [cnn/max_pool_2.cpp:28]   --->   Operation 75 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [cnn/max_pool_2.cpp:28]   --->   Operation 76 'partselect' 'tmp' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [cnn/max_pool_2.cpp:28]   --->   Operation 77 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %max_1 to i32" [cnn/max_pool_2.cpp:28]   --->   Operation 78 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [cnn/max_pool_2.cpp:28]   --->   Operation 79 'partselect' 'tmp_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [cnn/max_pool_2.cpp:28]   --->   Operation 80 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp, -1" [cnn/max_pool_2.cpp:28]   --->   Operation 81 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln19)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [cnn/max_pool_2.cpp:28]   --->   Operation 82 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [cnn/max_pool_2.cpp:28]   --->   Operation 83 'or' 'or_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_1, -1" [cnn/max_pool_2.cpp:28]   --->   Operation 84 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [cnn/max_pool_2.cpp:28]   --->   Operation 85 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln19)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [cnn/max_pool_2.cpp:28]   --->   Operation 86 'or' 'or_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [cnn/max_pool_2.cpp:28]   --->   Operation 87 'and' 'and_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (6.78ns)   --->   "%tmp_2 = fcmp ogt float %max, %max_1" [cnn/max_pool_2.cpp:28]   --->   Operation 88 'fcmp' 'tmp_2' <Predicate = (!icmp_ln19)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_2" [cnn/max_pool_2.cpp:28]   --->   Operation 89 'and' 'and_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_2 = select i1 %and_ln28_1, float %max, float %max_1" [cnn/max_pool_2.cpp:28]   --->   Operation 90 'select' 'max_2' <Predicate = (!icmp_ln19)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str4, i32 %tmp_9)" [cnn/max_pool_2.cpp:32]   --->   Operation 91 'specregionend' 'empty_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 92 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 6.62>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i3 %select_ln12 to i6" [cnn/max_pool_2.cpp:35]   --->   Operation 93 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.82ns)   --->   "%add_ln35_1 = add i6 %add_ln35, %zext_ln35_1" [cnn/max_pool_2.cpp:35]   --->   Operation 94 'add' 'add_ln35_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_5_cast = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %add_ln35_1, i6 0)" [cnn/max_pool_2.cpp:35]   --->   Operation 95 'bitconcatenate' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.54ns)   --->   "%add_ln35_2 = add i12 %tmp_5_cast, %zext_ln25_1" [cnn/max_pool_2.cpp:35]   --->   Operation 96 'add' 'add_ln35_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i12 %add_ln35_2 to i64" [cnn/max_pool_2.cpp:35]   --->   Operation 97 'zext' 'zext_ln35_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1600 x float]* %max_pool_out, i64 0, i64 %zext_ln35_3" [cnn/max_pool_2.cpp:35]   --->   Operation 98 'getelementptr' 'max_pool_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (3.25ns)   --->   "store float %max_1, float* %max_pool_out_addr, align 4" [cnn/max_pool_2.cpp:35]   --->   Operation 99 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_7)" [cnn/max_pool_2.cpp:36]   --->   Operation 100 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.65ns)   --->   "%c = add i3 %select_ln12, 1" [cnn/max_pool_2.cpp:15]   --->   Operation 101 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.82ns)   --->   "%add_ln12_1 = add i6 %indvar_flatten7, 1" [cnn/max_pool_2.cpp:12]   --->   Operation 102 'add' 'add_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (1.18ns)   --->   "%select_ln12_3 = select i1 %icmp_ln12, i6 1, i6 %add_ln12_1" [cnn/max_pool_2.cpp:12]   --->   Operation 103 'select' 'select_ln12_3' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "br label %1" [cnn/max_pool_2.cpp:15]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln9            (br               ) [ 011111]
indvar_flatten25  (phi              ) [ 001000]
f_0               (phi              ) [ 001000]
indvar_flatten7   (phi              ) [ 001111]
r_0               (phi              ) [ 001000]
c_0               (phi              ) [ 001000]
icmp_ln9          (icmp             ) [ 001111]
add_ln9           (add              ) [ 011111]
br_ln9            (br               ) [ 000000]
f                 (add              ) [ 000000]
specloopname_ln0  (specloopname     ) [ 000000]
empty_10          (speclooptripcount) [ 000000]
icmp_ln12         (icmp             ) [ 000111]
select_ln28       (select           ) [ 000000]
select_ln28_1     (select           ) [ 011111]
zext_ln25         (zext             ) [ 000110]
zext_ln25_1       (zext             ) [ 000111]
shl_ln            (bitconcatenate   ) [ 000000]
select_ln28_2     (select           ) [ 000000]
xor_ln28          (xor              ) [ 000000]
icmp_ln15         (icmp             ) [ 000000]
and_ln28_2        (and              ) [ 000000]
r                 (add              ) [ 000000]
specloopname_ln0  (specloopname     ) [ 000000]
or_ln12           (or               ) [ 000000]
select_ln12       (select           ) [ 000111]
shl_ln25_mid1     (bitconcatenate   ) [ 000000]
select_ln12_1     (select           ) [ 000110]
select_ln12_2     (select           ) [ 011111]
zext_ln35         (zext             ) [ 000000]
tmp_3             (bitconcatenate   ) [ 000000]
zext_ln35_2       (zext             ) [ 000000]
add_ln35          (add              ) [ 000111]
specloopname_ln16 (specloopname     ) [ 000000]
tmp_7             (specregionbegin  ) [ 000111]
shl_ln1           (bitconcatenate   ) [ 000110]
br_ln19           (br               ) [ 001111]
ret_ln39          (ret              ) [ 000000]
indvar_flatten    (phi              ) [ 000100]
mpr_0             (phi              ) [ 000100]
max_1             (phi              ) [ 000111]
mpc_0             (phi              ) [ 000100]
icmp_ln19         (icmp             ) [ 001111]
add_ln19_1        (add              ) [ 001111]
br_ln19           (br               ) [ 000000]
mpr               (add              ) [ 000000]
icmp_ln22         (icmp             ) [ 000000]
select_ln19       (select           ) [ 000000]
select_ln19_1     (select           ) [ 001111]
zext_ln19         (zext             ) [ 000000]
add_ln19          (add              ) [ 000000]
zext_ln28         (zext             ) [ 000000]
mul_ln28          (mul              ) [ 000000]
zext_ln22         (zext             ) [ 000000]
j                 (add              ) [ 000000]
zext_ln28_1       (zext             ) [ 000000]
add_ln28          (add              ) [ 000000]
tmp_8_cast        (bitconcatenate   ) [ 000000]
add_ln28_1        (add              ) [ 000000]
zext_ln28_2       (zext             ) [ 000000]
conv_2_out_addr   (getelementptr    ) [ 000110]
mpc               (add              ) [ 001111]
specloopname_ln0  (specloopname     ) [ 000000]
empty             (speclooptripcount) [ 000000]
specloopname_ln23 (specloopname     ) [ 000000]
tmp_9             (specregionbegin  ) [ 000000]
specpipeline_ln24 (specpipeline     ) [ 000000]
max               (load             ) [ 000000]
bitcast_ln28      (bitcast          ) [ 000000]
tmp               (partselect       ) [ 000000]
trunc_ln28        (trunc            ) [ 000000]
bitcast_ln28_1    (bitcast          ) [ 000000]
tmp_1             (partselect       ) [ 000000]
trunc_ln28_1      (trunc            ) [ 000000]
icmp_ln28         (icmp             ) [ 000000]
icmp_ln28_1       (icmp             ) [ 000000]
or_ln28           (or               ) [ 000000]
icmp_ln28_2       (icmp             ) [ 000000]
icmp_ln28_3       (icmp             ) [ 000000]
or_ln28_1         (or               ) [ 000000]
and_ln28          (and              ) [ 000000]
tmp_2             (fcmp             ) [ 000000]
and_ln28_1        (and              ) [ 000000]
max_2             (select           ) [ 001111]
empty_8           (specregionend    ) [ 000000]
br_ln0            (br               ) [ 001111]
zext_ln35_1       (zext             ) [ 000000]
add_ln35_1        (add              ) [ 000000]
tmp_5_cast        (bitconcatenate   ) [ 000000]
add_ln35_2        (add              ) [ 000000]
zext_ln35_3       (zext             ) [ 000000]
max_pool_out_addr (getelementptr    ) [ 000000]
store_ln35        (store            ) [ 000000]
empty_9           (specregionend    ) [ 000000]
c                 (add              ) [ 011111]
add_ln12_1        (add              ) [ 000000]
select_ln12_3     (select           ) [ 011111]
br_ln15           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Pool_Row_Loop_Pool_C"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="conv_2_out_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="14" slack="0"/>
<pin id="100" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_out_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="13" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="max_pool_out_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="12" slack="0"/>
<pin id="113" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln35_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="1"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/5 "/>
</bind>
</comp>

<comp id="122" class="1005" name="indvar_flatten25_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="1"/>
<pin id="124" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten25 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten25_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="11" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten25/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="f_0_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="1"/>
<pin id="135" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="f_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="indvar_flatten7_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="1"/>
<pin id="146" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten7_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="6" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="r_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="1"/>
<pin id="158" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="r_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="3" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="c_0_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="1"/>
<pin id="169" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="c_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="3" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="indvar_flatten_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="1"/>
<pin id="180" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="indvar_flatten_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="mpr_0_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="1"/>
<pin id="191" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="mpr_0_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="2" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/3 "/>
</bind>
</comp>

<comp id="200" class="1005" name="max_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="max_1_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="32" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="mpc_0_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="1"/>
<pin id="215" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="mpc_0_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="2" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln9_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="10" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln9_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="f_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln12_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="6" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln28_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln28_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="7" slack="0"/>
<pin id="265" dir="0" index="2" bw="7" slack="0"/>
<pin id="266" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln25_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln25_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shl_ln_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln28_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="xor_ln28_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln15_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="3" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="and_ln28_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="r_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="or_ln12_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="select_ln12_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="3" slack="0"/>
<pin id="328" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="shl_ln25_mid1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln25_mid1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln12_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_1/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln12_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="0" index="2" bw="3" slack="0"/>
<pin id="352" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_2/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln35_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln35_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln35_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="0" index="1" bw="3" slack="0"/>
<pin id="375" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="shl_ln1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln19_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln19_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="mpr_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="2" slack="0"/>
<pin id="401" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln22_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="2" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln19_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="2" slack="0"/>
<pin id="414" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln19_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="2" slack="0"/>
<pin id="421" dir="0" index="2" bw="2" slack="0"/>
<pin id="422" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln19_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln19_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="0"/>
<pin id="432" dir="0" index="1" bw="4" slack="1"/>
<pin id="433" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln28_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln22_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="j_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="0"/>
<pin id="445" dir="0" index="1" bw="4" slack="1"/>
<pin id="446" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln28_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_8_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="14" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln28_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="14" slack="0"/>
<pin id="461" dir="0" index="1" bw="7" slack="1"/>
<pin id="462" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln28_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="14" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="mpc_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="2" slack="0"/>
<pin id="472" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="bitcast_ln28_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="0" index="2" bw="6" slack="0"/>
<pin id="483" dir="0" index="3" bw="6" slack="0"/>
<pin id="484" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln28_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="bitcast_ln28_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="6" slack="0"/>
<pin id="501" dir="0" index="3" bw="6" slack="0"/>
<pin id="502" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln28_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln28_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln28_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="23" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="or_ln28_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln28_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln28_3_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="23" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="or_ln28_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="and_ln28_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="and_ln28_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="max_2_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="0" index="2" bw="32" slack="1"/>
<pin id="563" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln35_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="3" slack="2"/>
<pin id="569" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln35_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="6" slack="2"/>
<pin id="572" dir="0" index="1" bw="3" slack="0"/>
<pin id="573" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_5_cast_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="12" slack="0"/>
<pin id="577" dir="0" index="1" bw="6" slack="0"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_cast/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln35_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="12" slack="0"/>
<pin id="585" dir="0" index="1" bw="7" slack="2"/>
<pin id="586" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln35_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="12" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="c_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="2"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln12_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="2"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln12_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="2"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="0" index="2" bw="6" slack="0"/>
<pin id="608" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_3/5 "/>
</bind>
</comp>

<comp id="611" class="1007" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="0" index="1" bw="4" slack="0"/>
<pin id="614" dir="0" index="2" bw="4" slack="0"/>
<pin id="615" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln28/3 add_ln28/3 "/>
</bind>
</comp>

<comp id="620" class="1005" name="icmp_ln9_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="624" class="1005" name="add_ln9_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="11" slack="0"/>
<pin id="626" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="629" class="1005" name="icmp_ln12_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="2"/>
<pin id="631" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="634" class="1005" name="select_ln28_1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="7" slack="0"/>
<pin id="636" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="639" class="1005" name="zext_ln25_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="14" slack="1"/>
<pin id="641" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="644" class="1005" name="zext_ln25_1_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="12" slack="2"/>
<pin id="646" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln25_1 "/>
</bind>
</comp>

<comp id="649" class="1005" name="select_ln12_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="3" slack="2"/>
<pin id="651" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln12 "/>
</bind>
</comp>

<comp id="655" class="1005" name="select_ln12_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="1"/>
<pin id="657" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln12_1 "/>
</bind>
</comp>

<comp id="660" class="1005" name="select_ln12_2_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="3" slack="0"/>
<pin id="662" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln12_2 "/>
</bind>
</comp>

<comp id="665" class="1005" name="add_ln35_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="6" slack="2"/>
<pin id="667" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="670" class="1005" name="shl_ln1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="1"/>
<pin id="672" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="icmp_ln19_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="679" class="1005" name="add_ln19_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="3" slack="0"/>
<pin id="681" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="select_ln19_1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="2" slack="0"/>
<pin id="686" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln19_1 "/>
</bind>
</comp>

<comp id="689" class="1005" name="conv_2_out_addr_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="13" slack="1"/>
<pin id="691" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_out_addr "/>
</bind>
</comp>

<comp id="694" class="1005" name="mpc_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="2" slack="0"/>
<pin id="696" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="699" class="1005" name="max_2_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_2 "/>
</bind>
</comp>

<comp id="704" class="1005" name="c_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="3" slack="1"/>
<pin id="706" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="709" class="1005" name="select_ln12_3_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="1"/>
<pin id="711" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln12_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="62" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="62" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="211"><net_src comp="200" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="103" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="200" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="126" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="126" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="137" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="148" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="10" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="160" pin="4"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="248" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="242" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="137" pin="4"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="262" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="160" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="248" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="278" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="248" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="34" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="171" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="294" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="254" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="38" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="306" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="248" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="10" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="171" pin="4"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="28" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="312" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="306" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="332" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="286" pin="3"/><net_sink comp="340" pin=2"/></net>

<net id="353"><net_src comp="306" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="312" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="254" pin="3"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="42" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="348" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="356" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="28" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="324" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="30" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="182" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="52" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="182" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="38" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="54" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="193" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="217" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="56" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="44" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="217" pin="4"/><net_sink comp="410" pin=2"/></net>

<net id="423"><net_src comp="404" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="398" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="193" pin="4"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="410" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="60" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="8" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="452" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="473"><net_src comp="54" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="410" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="103" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="80" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="82" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="84" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="492"><net_src comp="475" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="200" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="80" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="82" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="84" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="510"><net_src comp="493" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="479" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="86" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="489" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="88" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="511" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="497" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="86" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="507" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="88" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="529" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="523" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="541" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="224" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="103" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="200" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="574"><net_src comp="567" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="92" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="570" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="8" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="587"><net_src comp="575" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="597"><net_src comp="38" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="144" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="94" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="94" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="610"><net_src comp="598" pin="2"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="58" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="435" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="448" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="619"><net_src comp="611" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="623"><net_src comp="230" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="236" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="632"><net_src comp="248" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="637"><net_src comp="262" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="642"><net_src comp="270" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="647"><net_src comp="274" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="652"><net_src comp="324" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="658"><net_src comp="340" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="663"><net_src comp="348" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="668"><net_src comp="372" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="673"><net_src comp="378" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="678"><net_src comp="386" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="392" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="687"><net_src comp="418" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="692"><net_src comp="96" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="697"><net_src comp="469" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="702"><net_src comp="559" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="707"><net_src comp="593" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="712"><net_src comp="604" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="148" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out | {5 }
 - Input state : 
	Port: max_pool_2 : conv_2_out | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		f : 1
		icmp_ln12 : 1
		select_ln28 : 2
		select_ln28_1 : 2
		zext_ln25 : 3
		zext_ln25_1 : 3
		shl_ln : 1
		select_ln28_2 : 2
		xor_ln28 : 2
		icmp_ln15 : 1
		and_ln28_2 : 2
		r : 3
		or_ln12 : 2
		select_ln12 : 2
		shl_ln25_mid1 : 4
		select_ln12_1 : 5
		select_ln12_2 : 2
		zext_ln35 : 3
		tmp_3 : 3
		zext_ln35_2 : 4
		add_ln35 : 5
		shl_ln1 : 3
	State 3
		icmp_ln19 : 1
		add_ln19_1 : 1
		br_ln19 : 2
		mpr : 1
		icmp_ln22 : 1
		select_ln19 : 2
		select_ln19_1 : 2
		zext_ln19 : 3
		add_ln19 : 4
		zext_ln28 : 5
		mul_ln28 : 6
		zext_ln22 : 3
		j : 4
		zext_ln28_1 : 5
		add_ln28 : 7
		tmp_8_cast : 8
		add_ln28_1 : 9
		zext_ln28_2 : 10
		conv_2_out_addr : 11
		max : 12
		mpc : 3
	State 4
		bitcast_ln28 : 1
		tmp : 2
		trunc_ln28 : 2
		tmp_1 : 1
		trunc_ln28_1 : 1
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		icmp_ln28_2 : 2
		icmp_ln28_3 : 2
		or_ln28_1 : 3
		and_ln28 : 4
		tmp_2 : 1
		and_ln28_1 : 4
		max_2 : 4
		empty_8 : 1
	State 5
		add_ln35_1 : 1
		tmp_5_cast : 2
		add_ln35_2 : 3
		zext_ln35_3 : 4
		max_pool_out_addr : 5
		store_ln35 : 6
		select_ln12_3 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_2_fu_224     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln9_fu_236    |    0    |    0    |    13   |
|          |       f_fu_242       |    0    |    0    |    15   |
|          |       r_fu_312       |    0    |    0    |    12   |
|          |    add_ln35_fu_372   |    0    |    0    |    15   |
|          |   add_ln19_1_fu_392  |    0    |    0    |    12   |
|          |      mpr_fu_398      |    0    |    0    |    10   |
|    add   |    add_ln19_fu_430   |    0    |    0    |    13   |
|          |       j_fu_443       |    0    |    0    |    13   |
|          |   add_ln28_1_fu_459  |    0    |    0    |    19   |
|          |      mpc_fu_469      |    0    |    0    |    10   |
|          |   add_ln35_1_fu_570  |    0    |    0    |    15   |
|          |   add_ln35_2_fu_583  |    0    |    0    |    12   |
|          |       c_fu_593       |    0    |    0    |    12   |
|          |   add_ln12_1_fu_598  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln9_fu_230   |    0    |    0    |    13   |
|          |   icmp_ln12_fu_248   |    0    |    0    |    11   |
|          |   icmp_ln15_fu_300   |    0    |    0    |    9    |
|          |   icmp_ln19_fu_386   |    0    |    0    |    9    |
|   icmp   |   icmp_ln22_fu_404   |    0    |    0    |    8    |
|          |   icmp_ln28_fu_511   |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_517  |    0    |    0    |    18   |
|          |  icmp_ln28_2_fu_529  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_535  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln28_fu_254  |    0    |    0    |    3    |
|          | select_ln28_1_fu_262 |    0    |    0    |    7    |
|          | select_ln28_2_fu_286 |    0    |    0    |    4    |
|          |  select_ln12_fu_324  |    0    |    0    |    3    |
|  select  | select_ln12_1_fu_340 |    0    |    0    |    4    |
|          | select_ln12_2_fu_348 |    0    |    0    |    3    |
|          |  select_ln19_fu_410  |    0    |    0    |    2    |
|          | select_ln19_1_fu_418 |    0    |    0    |    2    |
|          |     max_2_fu_559     |    0    |    0    |    32   |
|          | select_ln12_3_fu_604 |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|          |   and_ln28_2_fu_306  |    0    |    0    |    2    |
|    and   |    and_ln28_fu_547   |    0    |    0    |    2    |
|          |   and_ln28_1_fu_553  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln12_fu_318    |    0    |    0    |    2    |
|    or    |    or_ln28_fu_523    |    0    |    0    |    2    |
|          |   or_ln28_1_fu_541   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln28_fu_294   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_611      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln25_fu_270   |    0    |    0    |    0    |
|          |  zext_ln25_1_fu_274  |    0    |    0    |    0    |
|          |   zext_ln35_fu_356   |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_368  |    0    |    0    |    0    |
|          |   zext_ln19_fu_426   |    0    |    0    |    0    |
|   zext   |   zext_ln28_fu_435   |    0    |    0    |    0    |
|          |   zext_ln22_fu_439   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_448  |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_464  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_567  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_588  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_278    |    0    |    0    |    0    |
|          | shl_ln25_mid1_fu_332 |    0    |    0    |    0    |
|bitconcatenate|     tmp_3_fu_360     |    0    |    0    |    0    |
|          |    shl_ln1_fu_378    |    0    |    0    |    0    |
|          |   tmp_8_cast_fu_452  |    0    |    0    |    0    |
|          |   tmp_5_cast_fu_575  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_479      |    0    |    0    |    0    |
|          |     tmp_1_fu_497     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln28_fu_489  |    0    |    0    |    0    |
|          |  trunc_ln28_1_fu_507 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    66   |   613   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln19_1_reg_679   |    3   |
|    add_ln35_reg_665    |    6   |
|     add_ln9_reg_624    |   11   |
|       c_0_reg_167      |    3   |
|        c_reg_704       |    3   |
| conv_2_out_addr_reg_689|   13   |
|       f_0_reg_133      |    7   |
|    icmp_ln12_reg_629   |    1   |
|    icmp_ln19_reg_675   |    1   |
|    icmp_ln9_reg_620    |    1   |
|indvar_flatten25_reg_122|   11   |
| indvar_flatten7_reg_144|    6   |
| indvar_flatten_reg_178 |    3   |
|      max_1_reg_200     |   32   |
|      max_2_reg_699     |   32   |
|      mpc_0_reg_213     |    2   |
|       mpc_reg_694      |    2   |
|      mpr_0_reg_189     |    2   |
|       r_0_reg_156      |    3   |
|  select_ln12_1_reg_655 |    4   |
|  select_ln12_2_reg_660 |    3   |
|  select_ln12_3_reg_709 |    6   |
|   select_ln12_reg_649  |    3   |
|  select_ln19_1_reg_684 |    2   |
|  select_ln28_1_reg_634 |    7   |
|     shl_ln1_reg_670    |    4   |
|   zext_ln25_1_reg_644  |   12   |
|    zext_ln25_reg_639   |   14   |
+------------------------+--------+
|          Total         |   197  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_103    |  p0  |   2  |  13  |   26   ||    9    |
| indvar_flatten7_reg_144 |  p0  |   2  |   6  |   12   ||    9    |
|      max_1_reg_200      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   102  ||  5.307  ||    27   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   66   |   613  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   197  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   263  |   640  |
+-----------+--------+--------+--------+--------+
