Jan 25, 2020 2:42:03 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Jan 25 14:42:03 CET 2020


Jan 25, 2020 2:42:03 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323477$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$2114302983$0',standard_transmit_buffer_int,'uart$2114302983$0$standard_transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_buffer_int,'uart$2114302983$0$standard_receive_buffer_int'),
signal('uart$2114302983$0',alternate_receive_buffer_int,'uart$2114302983$0$alternate_receive_buffer_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$01850323477$0',signal_in,'uart$01850323477$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$alternate_receive_buffer_int','uart$01850323477$0$signal_in',1),
connected('uart$2114302983$0$standard_receive_buffer_int','uart$01850323477$0$signal_in',1),
connected('uart$2114302983$0$standard_transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,4),
register_value('uart$2114302983$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 2:42:03 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 49


Jan 25, 2020 2:42:03 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01350844028$0, /scu/0/dco/2, /clock_xmc1$0161708559$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$01238280543$0, /p/0/pad/15, /cpu_ctrl_xmc1$0412851032$0, /p/0/pad/14, /cpu_ctrl_xmc1$0412851033$0, /cpu/0/nvic/interrupt/11, /uart$01850323415$0, /cpu/0/nvic/interrupt/10, /uart$01850323477$0, /p/1/pad/0, /uart$0209635248$0, /p/1/pad/1, /uart$0209635310$0, /devicepackage/0/14, /uart$0588012326$0, /devicepackage/0/13, /uart$0588012388$0, /usic/0/channel/0, /uart$2114302983$0]


Jan 25, 2020 2:42:03 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /7, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /3, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/rbctr_arbinp, /1, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /1, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /2, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jan 25, 2020 2:43:13 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Jan 25 14:43:13 CET 2020


Jan 25, 2020 2:43:13 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$2114302983$0',standard_transmit_buffer_int,'uart$2114302983$0$standard_transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_buffer_int,'uart$2114302983$0$standard_receive_buffer_int'),
signal('uart$2114302983$0',alternate_receive_buffer_int,'uart$2114302983$0$alternate_receive_buffer_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$standard_transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,4),
register_value('uart$2114302983$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 2:43:13 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 42


Jan 25, 2020 2:43:13 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01350844028$0, /scu/0/dco/2, /clock_xmc1$0161708559$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$01238280543$0, /p/0/pad/15, /cpu_ctrl_xmc1$0412851032$0, /p/0/pad/14, /cpu_ctrl_xmc1$0412851033$0, /cpu/0/nvic/interrupt/10, /uart$01850323415$0, /p/1/pad/0, /uart$0209635248$0, /p/1/pad/1, /uart$0209635310$0, /devicepackage/0/14, /uart$0588012326$0, /devicepackage/0/13, /uart$0588012388$0, /usic/0/channel/0, /uart$2114302983$0]


Jan 25, 2020 2:43:13 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /7, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /3, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /1, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jan 25, 2020 2:43:17 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Jan 25 14:43:17 CET 2020


Jan 25, 2020 2:43:17 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$2114302983$0',standard_receive_buffer_int,'uart$2114302983$0$standard_receive_buffer_int'),
signal('uart$2114302983$0',alternate_receive_buffer_int,'uart$2114302983$0$alternate_receive_buffer_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 2:43:18 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 41


Jan 25, 2020 2:43:18 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01350844028$0, /scu/0/dco/2, /clock_xmc1$0161708559$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$01238280543$0, /p/0/pad/15, /cpu_ctrl_xmc1$0412851032$0, /p/0/pad/14, /cpu_ctrl_xmc1$0412851033$0, /cpu/0/nvic/interrupt/10, /uart$01850323415$0, /p/1/pad/0, /uart$0209635248$0, /p/1/pad/1, /uart$0209635310$0, /devicepackage/0/14, /uart$0588012326$0, /devicepackage/0/13, /uart$0588012388$0, /usic/0/channel/0, /uart$2114302983$0]


Jan 25, 2020 2:43:18 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /7, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /3, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /1, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /1, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jan 25, 2020 2:43:18 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Jan 25 14:43:18 CET 2020


Jan 25, 2020 2:43:18 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 2:43:19 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 52


Jan 25, 2020 2:43:19 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01350844028$0, /scu/0/dco/2, /clock_xmc1$0161708559$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$01238280543$0, /p/0/pad/15, /cpu_ctrl_xmc1$0412851032$0, /p/0/pad/14, /cpu_ctrl_xmc1$0412851033$0, /cpu/0/nvic/interrupt/10, /uart$01850323415$0, /p/1/pad/0, /uart$0209635248$0, /p/1/pad/1, /uart$0209635310$0, /devicepackage/0/14, /uart$0588012326$0, /devicepackage/0/13, /uart$0588012388$0, /usic/0/channel/0, /uart$2114302983$0]


Jan 25, 2020 2:43:19 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /7, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /3, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /1, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /1, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jan 25, 2020 2:44:38 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Jan 25 14:44:38 CET 2020


Jan 25, 2020 2:44:38 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)],'uart$0588012388$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 2:44:38 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 28


Jan 25, 2020 2:44:39 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/5, /devicepackage/0/4, /devicepackage/0/7, /devicepackage/0/6, /devicepackage/0/1, /devicepackage/0/3, /devicepackage/0/2]


Jan 25, 2020 2:44:40 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Jan 25 14:44:40 CET 2020


Jan 25, 2020 2:44:40 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 2:44:40 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 41


Jan 25, 2020 2:44:41 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Jan 25 14:44:41 CET 2020


Jan 25, 2020 2:44:41 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)],'uart$0588012326$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 2:44:41 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 33


Jan 25, 2020 2:44:41 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/7, /devicepackage/0/1, /devicepackage/0/2]


Jan 25, 2020 2:44:43 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Jan 25 14:44:43 CET 2020


Jan 25, 2020 2:44:43 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,2],'uart$0588012326$0'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 2:44:44 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 83


Jan 25, 2020 2:44:45 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01350844028$0, /scu/0/dco/2, /clock_xmc1$0161708559$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$01238280543$0, /p/0/pad/15, /cpu_ctrl_xmc1$0412851032$0, /p/0/pad/14, /cpu_ctrl_xmc1$0412851033$0, /cpu/0/nvic/interrupt/10, /uart$01850323415$0, /p/2/pad/1, /uart$0209635248$0, /p/2/pad/2, /uart$0209635310$0, /devicepackage/0/2, /uart$0588012326$0, /devicepackage/0/3, /uart$0588012388$0, /usic/0/channel/0, /uart$2114302983$0]


Jan 25, 2020 2:44:45 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /1, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /1, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jan 25, 2020 2:59:29 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Jan 25 14:59:29 CET 2020


Jan 25, 2020 2:59:29 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,2],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 2:59:29 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 42


Jan 25, 2020 2:59:29 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01350844028$0, /scu/0/dco/2, /clock_xmc1$0161708559$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$01238280543$0, /p/0/pad/15, /cpu_ctrl_xmc1$0412851032$0, /p/0/pad/14, /cpu_ctrl_xmc1$0412851033$0, /cpu/0/nvic/interrupt/0, /interrupt$01547455786$0, /cpu/0/nvic/interrupt/10, /uart$01850323415$0, /p/2/pad/1, /uart$0209635248$0, /p/2/pad/2, /uart$0209635310$0, /devicepackage/0/2, /uart$0588012326$0, /devicepackage/0/3, /uart$0588012388$0, /usic/0/channel/0, /uart$2114302983$0]


Jan 25, 2020 2:59:29 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /1, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /1, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jan 25, 2020 3:00:43 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getOutputSignals() : Sat Jan 25 15:00:43 CET 2020


Jan 25, 2020 3:00:43 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(reserved_resource_group_output_signals([reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,2],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)], 'uart','0', Output_signals),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 3:00:43 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getOutputSignals() :  Difference in ms 13


Jan 25, 2020 3:00:52 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasibleSignals() : Sat Jan 25 15:00:52 CET 2020


Jan 25, 2020 3:00:52 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_connection_feasibility([reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,2],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)],'uart$2114302983$0$standard_receive_int',source, Result,Result_errors),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 3:00:52 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasibleSignals() :  Difference in ms 13


Jan 25, 2020 3:00:54 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Jan 25 15:00:54 CET 2020


Jan 25, 2020 3:00:54 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,2],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('uart$2114302983$0$standard_receive_int','interrupt$01547455786$0$signal_in',1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 3:00:54 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 41


Jan 25, 2020 3:00:54 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getOutputSignals() : Sat Jan 25 15:00:54 CET 2020


Jan 25, 2020 3:00:54 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(reserved_resource_group_output_signals([reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,2],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('uart$2114302983$0$standard_receive_int','interrupt$01547455786$0$signal_in',1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)], 'uart','0', Output_signals),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 3:00:54 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getOutputSignals() :  Difference in ms 15


Jan 25, 2020 3:00:55 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01350844028$0, /scu/0/dco/2, /clock_xmc1$0161708559$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$01238280543$0, /p/0/pad/15, /cpu_ctrl_xmc1$0412851032$0, /p/0/pad/14, /cpu_ctrl_xmc1$0412851033$0, /cpu/0/nvic/interrupt/11, /interrupt$01547455786$0, /cpu/0/nvic/interrupt/10, /uart$01850323415$0, /p/2/pad/1, /uart$0209635248$0, /p/2/pad/2, /uart$0209635310$0, /devicepackage/0/2, /uart$0588012326$0, /devicepackage/0/3, /uart$0588012388$0, /usic/0/channel/0, /uart$2114302983$0]


Jan 25, 2020 3:00:55 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /1, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /1, /usic/0/channel/0/inpr_rinp, /2, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /1, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jan 25, 2020 3:11:55 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Jan 25 15:11:55 CET 2020


Jan 25, 2020 3:11:56 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,2],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','interrupt$01547455786$0$signal_in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 3:11:56 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 54


Jan 25, 2020 3:11:56 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01350844028$0, /scu/0/dco/2, /clock_xmc1$0161708559$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$01238280543$0, /p/0/pad/15, /cpu_ctrl_xmc1$0412851032$0, /p/0/pad/14, /cpu_ctrl_xmc1$0412851033$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$1882167628$0, /cpu/0/nvic/interrupt/11, /interrupt$01547455786$0, /cpu/0/nvic/interrupt/10, /uart$01850323415$0, /p/2/pad/1, /uart$0209635248$0, /p/2/pad/2, /uart$0209635310$0, /devicepackage/0/2, /uart$0588012326$0, /devicepackage/0/3, /uart$0588012388$0, /usic/0/channel/0, /uart$2114302983$0]


Jan 25, 2020 3:11:56 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /1, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /1, /usic/0/channel/0/inpr_rinp, /2, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /1, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jan 25, 2020 3:12:17 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Jan 25 15:12:17 CET 2020


Jan 25, 2020 3:12:17 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,2],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','interrupt$01547455786$0$signal_in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 3:12:17 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 49


Jan 25, 2020 3:12:17 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01350844028$0, /scu/0/dco/2, /clock_xmc1$0161708559$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$01238280543$0, /p/0/pad/15, /cpu_ctrl_xmc1$0412851032$0, /p/0/pad/14, /cpu_ctrl_xmc1$0412851033$0, /p/1/pad/1, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$0155888661$1, /p/1/pad/0, /digital_io$01821283039$1, /devicepackage/0/13, /digital_io$1882167628$0, /cpu/0/nvic/interrupt/11, /interrupt$01547455786$0, /cpu/0/nvic/interrupt/10, /uart$01850323415$0, /p/2/pad/1, /uart$0209635248$0, /p/2/pad/2, /uart$0209635310$0, /devicepackage/0/2, /uart$0588012326$0, /devicepackage/0/3, /uart$0588012388$0, /usic/0/channel/0, /uart$2114302983$0]


Jan 25, 2020 3:12:17 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /1, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /1, /usic/0/channel/0/inpr_rinp, /2, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /1, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jan 25, 2020 3:13:20 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Jan 25 15:13:20 CET 2020


Jan 25, 2020 3:13:20 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,2],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','interrupt$01547455786$0$signal_in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 3:13:20 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 47


Jan 25, 2020 3:13:20 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01350844028$0, /scu/0/dco/2, /clock_xmc1$0161708559$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$01238280543$0, /p/0/pad/15, /cpu_ctrl_xmc1$0412851032$0, /p/0/pad/14, /cpu_ctrl_xmc1$0412851033$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/13, /digital_io$0155888661$1, /p/1/pad/1, /digital_io$01821283039$1, /devicepackage/0/14, /digital_io$1882167628$0, /cpu/0/nvic/interrupt/11, /interrupt$01547455786$0, /cpu/0/nvic/interrupt/10, /uart$01850323415$0, /p/2/pad/1, /uart$0209635248$0, /p/2/pad/2, /uart$0209635310$0, /devicepackage/0/2, /uart$0588012326$0, /devicepackage/0/3, /uart$0588012388$0, /usic/0/channel/0, /uart$2114302983$0]


Jan 25, 2020 3:13:20 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /1, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /1, /usic/0/channel/0/inpr_rinp, /2, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /1, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jan 25, 2020 3:13:29 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Jan 25 15:13:29 CET 2020


Jan 25, 2020 3:13:29 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,2],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','interrupt$01547455786$0$signal_in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 3:13:29 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 45


Jan 25, 2020 3:13:29 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01350844028$0, /scu/0/dco/2, /clock_xmc1$0161708559$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$01238280543$0, /p/0/pad/15, /cpu_ctrl_xmc1$0412851032$0, /p/0/pad/14, /cpu_ctrl_xmc1$0412851033$0, /p/1/pad/1, /digital_io$01310748862$0, /devicepackage/0/14, /digital_io$0155888661$1, /p/1/pad/0, /digital_io$01821283039$1, /devicepackage/0/13, /digital_io$1882167628$0, /cpu/0/nvic/interrupt/11, /interrupt$01547455786$0, /cpu/0/nvic/interrupt/10, /uart$01850323415$0, /p/2/pad/1, /uart$0209635248$0, /p/2/pad/2, /uart$0209635310$0, /devicepackage/0/2, /uart$0588012326$0, /devicepackage/0/3, /uart$0588012388$0, /usic/0/channel/0, /uart$2114302983$0]


Jan 25, 2020 3:13:29 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /1, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /1, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /1, /usic/0/channel/0/inpr_rinp, /2, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /1, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jan 25, 2020 3:14:08 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Jan 25 15:14:08 CET 2020


Jan 25, 2020 3:14:08 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,2],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','interrupt$01547455786$0$signal_in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)],'digital_io$1882167628$0',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 3:14:08 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 24


Jan 25, 2020 3:14:08 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/14, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/15, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1]


Jan 25, 2020 3:14:10 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Jan 25 15:14:10 CET 2020


Jan 25, 2020 3:14:10 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,2],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','interrupt$01547455786$0$signal_in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 3:14:10 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 45


Jan 25, 2020 3:14:11 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01350844028$0, /scu/0/dco/2, /clock_xmc1$0161708559$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$01238280543$0, /p/0/pad/15, /cpu_ctrl_xmc1$0412851032$0, /p/0/pad/14, /cpu_ctrl_xmc1$0412851033$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/13, /digital_io$0155888661$1, /p/1/pad/1, /digital_io$01821283039$1, /devicepackage/0/14, /digital_io$1882167628$0, /cpu/0/nvic/interrupt/11, /interrupt$01547455786$0, /cpu/0/nvic/interrupt/10, /uart$01850323415$0, /p/2/pad/1, /uart$0209635248$0, /p/2/pad/2, /uart$0209635310$0, /devicepackage/0/2, /uart$0588012326$0, /devicepackage/0/3, /uart$0588012388$0, /usic/0/channel/0, /uart$2114302983$0]


Jan 25, 2020 3:14:11 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /1, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /1, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /1, /usic/0/channel/0/inpr_rinp, /2, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /1, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jan 25, 2020 3:14:21 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getFeasiblePins() : Sat Jan 25 15:14:21 CET 2020


Jan 25, 2020 3:14:21 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(ask_feasible_mapping([reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,2],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','interrupt$01547455786$0$signal_in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)],'digital_io$0155888661$1',Result),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 3:14:21 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getFeasiblePins() :  Difference in ms 23


Jan 25, 2020 3:14:21 PM java.util.logging.LogManager$RootLogger log
INFO: [/devicepackage/0/8, /devicepackage/0/19, /devicepackage/0/13, /devicepackage/0/11, /devicepackage/0/12, /devicepackage/0/22, /devicepackage/0/17, /devicepackage/0/18, /devicepackage/0/15, /devicepackage/0/16, /devicepackage/0/20, /devicepackage/0/7, /devicepackage/0/21, /devicepackage/0/1]


Jan 25, 2020 3:14:23 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Jan 25 15:14:23 CET 2020


Jan 25, 2020 3:14:23 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,2],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,13],'digital_io$0155888661$1'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','interrupt$01547455786$0$signal_in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 3:14:23 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 43


Jan 25, 2020 3:14:24 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01350844028$0, /scu/0/dco/2, /clock_xmc1$0161708559$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$01238280543$0, /p/0/pad/15, /cpu_ctrl_xmc1$0412851032$0, /p/0/pad/14, /cpu_ctrl_xmc1$0412851033$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/13, /digital_io$0155888661$1, /p/1/pad/1, /digital_io$01821283039$1, /devicepackage/0/14, /digital_io$1882167628$0, /cpu/0/nvic/interrupt/11, /interrupt$01547455786$0, /cpu/0/nvic/interrupt/10, /uart$01850323415$0, /p/2/pad/1, /uart$0209635248$0, /p/2/pad/2, /uart$0209635310$0, /devicepackage/0/2, /uart$0588012326$0, /devicepackage/0/3, /uart$0588012388$0, /usic/0/channel/0, /uart$2114302983$0]


Jan 25, 2020 3:14:24 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /1, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /1, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /1, /usic/0/channel/0/inpr_rinp, /2, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /1, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jan 25, 2020 3:19:22 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Jan 25 15:19:22 CET 2020


Jan 25, 2020 3:19:22 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([usic,_,channel,_],'uart$2114302983$0'),
reserved([p,_,pad,_],'uart$0209635310$0'),
reserved([p,_,pad,_],'uart$0209635248$0'),
reserved([cpu,0,nvic,interrupt,_],'uart$01850323415$0'),
reserved([devicepackage,0,_],'uart$0588012388$0'),
uri([devicepackage,0,3],'uart$0588012388$0'),
reserved([devicepackage,0,_],'uart$0588012326$0'),
uri([devicepackage,0,2],'uart$0588012326$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,13],'digital_io$0155888661$1'),
reserved([cpu,0,systick],'systimer$02060370970$0'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('uart$2114302983$0',dx0ins,'uart$2114302983$0$dx0ins'),
signal('uart$2114302983$0',dx3ins,'uart$2114302983$0$dx3ins'),
signal('uart$2114302983$0',dout0,'uart$2114302983$0$dout0'),
signal('uart$0209635310$0',pad,'uart$0209635310$0$pad'),
signal('uart$0209635248$0',pad,'uart$0209635248$0$pad'),
signal('uart$2114302983$0',transmit_buffer_int,'uart$2114302983$0$transmit_buffer_int'),
signal('uart$2114302983$0',standard_receive_int,'uart$2114302983$0$standard_receive_int'),
signal('uart$2114302983$0',alternate_receive_int,'uart$2114302983$0$alternate_receive_int'),
signal('uart$2114302983$0',protocol_specific_int,'uart$2114302983$0$protocol_specific_int'),
signal('uart$01850323415$0',signal_in,'uart$01850323415$0$signal_in'),
signal('uart$0588012388$0',pin,'uart$0588012388$0$pin'),
signal('uart$0588012326$0',pin,'uart$0588012326$0$pin'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('uart$0588012388$0$pin','uart$0209635310$0$pad',1),
connected('uart$0588012326$0$pin','uart$0209635248$0$pad',1),
connected('uart$2114302983$0$dout0','uart$0209635248$0$pad',1),
connected('uart$0209635310$0$pad','uart$0588012388$0$pin',1),
connected('uart$0209635310$0$pad','uart$2114302983$0$dx0ins',1),
connected('uart$2114302983$0$standard_receive_int','interrupt$01547455786$0$signal_in',1),
connected('uart$2114302983$0$transmit_buffer_int','uart$01850323415$0$signal_in',1),
connected('uart$0209635248$0$pad','uart$0588012326$0$pin',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1),
register_value('uart$2114302983$0',ccr_hpcen,0),
register_value('uart$2114302983$0',tbctr_size,0),
register_value('uart$2114302983$0',rbctr_size,0)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 3:19:22 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 46


Jan 25, 2020 3:19:22 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01350844028$0, /scu/0/dco/2, /clock_xmc1$0161708559$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$01238280543$0, /p/0/pad/15, /cpu_ctrl_xmc1$0412851032$0, /p/0/pad/14, /cpu_ctrl_xmc1$0412851033$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/13, /digital_io$0155888661$1, /p/1/pad/1, /digital_io$01821283039$1, /devicepackage/0/14, /digital_io$1882167628$0, /cpu/0/nvic/interrupt/11, /interrupt$01547455786$0, /cpu/0/systick, /systimer$02060370970$0, /cpu/0/nvic/interrupt/10, /uart$01850323415$0, /p/2/pad/1, /uart$0209635248$0, /p/2/pad/2, /uart$0209635310$0, /devicepackage/0/2, /uart$0588012326$0, /devicepackage/0/3, /uart$0588012388$0, /usic/0/channel/0, /uart$2114302983$0]


Jan 25, 2020 3:19:22 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /1, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /6, /p/2/pad/1/iocr_oe, /1, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /1, /cpu/0/nvic/interrupt/11/iser_setena, /1, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /6, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /1, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /1, /usic/0/channel/0/inpr_rinp, /2, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /1, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


Jan 25, 2020 7:10:02 PM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Sat Jan 25 19:10:02 CET 2020


Jan 25, 2020 7:10:02 PM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,dco,_],'clock_xmc1$0161708559$0'),
reserved([scu,0,ccu,config],'clock_xmc1$01350844028$0'),
reserved([p,0,pad,14],'cpu_ctrl_xmc1$0412851033$0'),
reserved([p,0,pad,15],'cpu_ctrl_xmc1$0412851032$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc1$01238280543$0'),
reserved([cpu,0,nvic,interrupt,_],'interrupt$01547455786$0'),
reserved([p,DIGITAL_IO0sv0,pad,_],'digital_io$01310748862$0'),
reserved([devicepackage,0,_],'digital_io$1882167628$0'),
uri([devicepackage,0,14],'digital_io$1882167628$0'),
reserved([p,DIGITAL_IO1sv0,pad,_],'digital_io$01821283039$1'),
reserved([devicepackage,0,_],'digital_io$0155888661$1'),
uri([devicepackage,0,13],'digital_io$0155888661$1'),
reserved([cpu,0,systick],'systimer$02060370970$0'),
signal('clock_xmc1$0161708559$0',clkout,'clock_xmc1$0161708559$0$clkout'),
signal('clock_xmc1$01350844028$0',frtc,'clock_xmc1$01350844028$0$frtc'),
signal('interrupt$01547455786$0',signal_in,'interrupt$01547455786$0$signal_in'),
signal('digital_io$01310748862$0',swreg_out,'digital_io$01310748862$0$swreg_out'),
signal('digital_io$01310748862$0',pad,'digital_io$01310748862$0$pad'),
signal('digital_io$1882167628$0',pin,'digital_io$1882167628$0$pin'),
signal('digital_io$01821283039$1',swreg_out,'digital_io$01821283039$1$swreg_out'),
signal('digital_io$01821283039$1',pad,'digital_io$01821283039$1$pad'),
signal('digital_io$0155888661$1',pin,'digital_io$0155888661$1$pin'),
connected('clock_xmc1$0161708559$0$clkout','clock_xmc1$01350844028$0$frtc',1),
connected('digital_io$1882167628$0$pin','digital_io$01310748862$0$pad',1),
connected('digital_io$01310748862$0$pad','digital_io$1882167628$0$pin',1),
connected('digital_io$0155888661$1$pin','digital_io$01821283039$1$pad',1),
connected('digital_io$01821283039$1$pad','digital_io$0155888661$1$pin',1),
uri_element_range(DIGITAL_IO1sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01821283039$1',iocr_oe,1),
uri_element_range(DIGITAL_IO0sv0,[0, 1, 2, 3, 4]),
register_value('digital_io$01310748862$0',iocr_oe,1)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Jan 25, 2020 7:10:02 PM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 47


Jan 25, 2020 7:10:02 PM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/ccu/config, /clock_xmc1$01350844028$0, /scu/0/dco/2, /clock_xmc1$0161708559$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc1$01238280543$0, /p/0/pad/15, /cpu_ctrl_xmc1$0412851032$0, /p/0/pad/14, /cpu_ctrl_xmc1$0412851033$0, /p/1/pad/0, /digital_io$01310748862$0, /devicepackage/0/13, /digital_io$0155888661$1, /p/1/pad/1, /digital_io$01821283039$1, /devicepackage/0/14, /digital_io$1882167628$0, /cpu/0/nvic/interrupt/0, /interrupt$01547455786$0, /cpu/0/systick, /systimer$02060370970$0]


Jan 25, 2020 7:10:02 PM java.util.logging.LogManager$RootLogger log
INFO: [/p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /1, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /1, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/2/pdisc_pdis, /1, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/6/pdisc_pdis, /1, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/2/pad/7/pdisc_pdis, /1, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/8/pdisc_pdis, /1, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/9/pdisc_pdis, /1, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/12/iocr_pcr, /0, /p/0/pad/12/iocr_oe, /0, /p/0/pad/12/hwsel_hw, /0, /p/0/pad/13/iocr_pcr, /0, /p/0/pad/13/iocr_oe, /0, /p/0/pad/13/hwsel_hw, /0, /p/0/pad/14/iocr_pcr, /0, /p/0/pad/14/iocr_oe, /0, /p/0/pad/14/hwsel_hw, /0, /p/0/pad/15/iocr_pcr, /0, /p/0/pad/15/iocr_oe, /0, /p/0/pad/15/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /0, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/0/pdisc_pdis, /1, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /0, /p/2/pad/1/pdisc_pdis, /1, /p/2/pad/10/iocr_pcr, /0, /p/2/pad/10/iocr_oe, /0, /p/2/pad/10/hwsel_hw, /0, /p/2/pad/10/pdisc_pdis, /1, /p/2/pad/11/iocr_pcr, /0, /p/2/pad/11/iocr_oe, /0, /p/2/pad/11/hwsel_hw, /0, /p/2/pad/11/pdisc_pdis, /1, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_posr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/global/gctrl_pcis, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen3, /0, /scu/0/ccu/config/clkcr_rtcclksel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/brsctrl_xtwc, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_gtwc, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/global/emuxsel_emuxgrp0, /0, /vadc/0/global/emuxsel_emuxgrp1, /0, /vadc/0/global_result/globevnp_revnp, /0]


