## list of settings for present release
set rel "1.00a_pre3"
set vcrel "1.00a"
set ferel "0.90a"
set layout_tag "D931 Pre-final"
set p4_release_root "products/lpddr5x_ddr5_phy/lp5x/project/d931-lpddr5x-tsmc3eff-12"
## for prelim release
#set releaseBranch "rel1.00_cktpcs_prerel_"
# for pre-final (final for tc) release
set releaseBranch "rel1.00_cktpcs_0.80a_tc_rel_"
set process "tsmc3eff-12"
set metal_stack "15M_1Xa_h_1Xb_v_1Xc_h_1Xd_v_1Ya_h_1Yb_v_4Y_hvhv_2Yy2Z"
set metal_stack_ip "10M_1Xa_h_1Xb_v_1Xc_h_1Xd_v_1Ya_h_1Yb_v_3Y_hvh"
set metal_stack_cover "15M_1Xa_h_1Xb_v_1Xc_h_1Xd_v_1Ya_h_1Yb_v_4Y_hvhv_2Yy2Z"
## legal pin layers
set layers "M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 OVERLAP"
set layers_override(dwc_lpddr5xphycover_acx2_top_ew) "M10 M11 M12 M13 M14 M15 MTOP MTOP-1"
set layers_override(dwc_lpddr5xphycover_csx2_top_ew) "M10 M11 M12 M13 M14 M15 MTOP MTOP-1"
set layers_override(dwc_lpddr5xphycover_ckx2_top_ew) "M10 M11 M12 M13 M14 M15 MTOP MTOP-1"
set layers_override(dwc_lpddr5xphycover_cmosx2_top_ew) "M10 M11 M12 M13 M14 M15 MTOP MTOP-1"
set layers_override(dwc_lpddr5xphycover_dx4_top_ew) "M10 M11 M12 M13 M14 M15 MTOP MTOP-1"
set layers_override(dwc_lpddr5xphycover_dx5_top_ew) "M10 M11 M12 M13 M14 M15 MTOP MTOP-1"
set layers_override(dwc_lpddr5xphycover_master_top_ew) "M10 M11 M12 M13 M14 M15 MTOP MTOP-1"
set layers_override(dwc_lpddr5xphycover_zcal_top_ew) "M10 M11 M12 M13 M14 M15 MTOP MTOP-1"
set layers_override(dwc_lpddr5xphy_utility_blocks) "M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 M14 M15 MTOP MTOP-1"
## legal supply pin layers
set supply_pins "M10"
set supply_pins_override(dwc_lpddr5xphy_lcdl) "M4"
set supply_pins_override(dwc_lpddr5xphy_techrevision) "M5"
set supply_pins_override(dwc_lpddr5xphycover_acx2_top_ew) "M10 M14 M15 MTOP MTOP-1"
set supply_pins_override(dwc_lpddr5xphycover_csx2_top_ew) "M10 M14 M15 MTOP MTOP-1"
set supply_pins_override(dwc_lpddr5xphycover_ckx2_top_ew) "M10 M14 M15 MTOP MTOP-1"
set supply_pins_override(dwc_lpddr5xphycover_cmosx2_top_ew) "M10 M14 M15 MTOP MTOP-1"
set supply_pins_override(dwc_lpddr5xphycover_dx4_top_ew) "M10 M14 M15 MTOP MTOP-1"
set supply_pins_override(dwc_lpddr5xphycover_dx5_top_ew) "M10 M14 M15 MTOP MTOP-1"
set supply_pins_override(dwc_lpddr5xphycover_master_top_ew) "M10 M14 M15 MTOP MTOP-1"
set supply_pins_override(dwc_lpddr5xphycover_zcal_top_ew) "M10 M14 M15 MTOP MTOP-1"
set supply_pins_override(dwc_lpddr5xphy_utility_blocks) "M10 M14 M15 MTOP MTOP-1"
## reference GDS files for DI
#set reference_gds(dwc_ddrphy_txrxac_ew) {dwc_ddrphy_txrxac_ew_IntLoadFill.gds.gz dwc_ddrphy_txrxac_ew_InternalLoad.gds.gz dwc_ddrphy_txrxac_ew_LUPblock.gds.gz}
#set reference_gds(dwc_ddrphy_txrxdqs_ew) {dwc_ddrphydbyte_lcdlroutes_ew.gds.gz}
## days since release files were created, for pin check/timing collateral validation
set reference_date_time "21 days ago"
## macros to release ctl
set releaseCtlMacro {dwc_lpddr5xphy_lcdl dwc_lpddr5xphy_lstx_acx2_ew dwc_lpddr5xphy_lstx_dx4_ew dwc_lpddr5xphy_lstx_dx5_ew dwc_lpddr5xphy_lstx_zcal_ew dwc_lpddr5xphy_pclk_master dwc_lpddr5xphy_pclk_rxdca dwc_lpddr5xphy_rxreplica_ew dwc_lpddr5xphy_txrxac_ew dwc_lpddr5xphy_txrxcs_ew dwc_lpddr5xphy_txrxdq_ew dwc_lpddr5xphy_txrxdqs_ew }
## list of timing releases (other than nldm)
set timing_libs {lvf}
## release GDS/CDL, default 'calibre'
##   allows using 'icv' GDS/CDL files for release, **only** applies to TSMC N7 where Calibre is waived
##   allows using 'HIPRE' GDS/CDL files from GenHiprePkg
set release_gds_cdl "HIPRE"
#set release_gds_cdl "icv"
## release GDS of shim macros, default 'drcint'
#set release_gds_shim "drcint"
## version for LEF comparison
#set lef_diff_rel "1.00a_pre2"
## cells to prune from CDL
set cdl_prune_cells "cvcp* cvpp* vflag* vsync"
## macros that are PHYV only and can have autogen Verilog/LIB files
set releasePhyvMacro {dwc_lpddr5xphy_vaaclamp_ew dwc_lpddr5xphy_decapvaa_tile dwc_lpddr5xphy_vddqclamp_x2_ew dwc_lpddr5xphy_vdd2hclamp_x2_ew dwc_lpddr5xphy_vddqclamp_dx4_ew dwc_lpddr5xphy_vddqclamp_dx5_ew}
## macros that are only shims, only LEF/GDS
#set releaseShimMacro {dwc_lpddr5xphycmosx2_top_ew_shim}
## macros to ignore for CKT release to DI
## name of UTILITY library macro for CKT release to customer, defaults to dwc_ddrphy_utility_cells
set utility_name {dwc_lpddr5xphy_utility_cells dwc_lpddr5xphy_utility_blocks}
set repeater_name {dwc_lpddr5xphy_repeater_cells}
## contents of UTILITY library macros for CKT release to customer
#set releaseMacro{dwc_lpddr5xphy_utility_cells} {dwc_lpddr5xphy_decapvddq_x2_cell_ew dwc_lpddr5xphy_decapvddq_hd_x2_cell_ew dwc_lpddr5xphy_decapvdd2h_x2_cell_ew dwc_lpddr5xphy_decapvdd_x2_cell_ew dwc_lpddr5xphy_decapvdd_hd_x2_cell_ew dwc_lpddr5xphy_decapvddq_x2_cell_ns dwc_lpddr5xphy_decapvddq_ld_x2_cell_ns dwc_lpddr5xphy_decapvddq_hd_x2_cell_ns dwc_lpddr5xphy_decapvdd2h_x2_cell_ns dwc_lpddr5xphy_decapvdd2h_ld_x2_cell_ns dwc_lpddr5xphy_decapvdd_x2_cell_ns dwc_lpddr5xphy_decapvdd_ld_x2_cell_ns dwc_lpddr5xphy_decapvdd_hd_x2_cell_ns dwc_lpddr5xphy_vddqclamp_x2_ew dwc_lpddr5xphy_vdd2hclamp_x2_ew}
## short list for TC release
set releaseMacro{dwc_lpddr5xphy_utility_cells} {dwc_lpddr5xphy_decapvddq_x2_cell_ew dwc_lpddr5xphy_decapvddq_hd_x2_cell_ew dwc_lpddr5xphy_decapvdd2h_x2_cell_ew dwc_lpddr5xphy_decapvdd_x2_cell_ew dwc_lpddr5xphy_decapvdd_hd_x2_cell_ew dwc_lpddr5xphy_vddqclamp_x2_ew dwc_lpddr5xphy_vdd2hclamp_x2_ew}

#set releaseMacro{dwc_lpddr5xphy_utility_blocks} {dwc_lpddr5xphy_decapvddq_x2_ew dwc_lpddr5xphy_decapvddq_ld_x2_ew dwc_lpddr5xphy_decapvddq_hd_x2_ew dwc_lpddr5xphy_decapvddq_x3_ew dwc_lpddr5xphy_decapvddq_ld_x3_ew dwc_lpddr5xphy_decapvddq_hd_x3_ew dwc_lpddr5xphy_decapvdd_x2_ew dwc_lpddr5xphy_decapvdd_ld_x2_ew dwc_lpddr5xphy_decapvdd_hd_x2_ew dwc_lpddr5xphy_decapvdd_x3_ew dwc_lpddr5xphy_decapvdd_ld_x3_ew dwc_lpddr5xphy_decapvdd_hd_x3_ew dwc_lpddr5xphy_decapvdd2h_x2_ew dwc_lpddr5xphy_decapvdd2h_x3_ew dwc_lpddr5xphy_decapvdd2h_ld_x2_ew dwc_lpddr5xphy_decapvdd2h_ld_x3_ew dwc_lpddr5xphy_vdd2hclamp_ew dwc_lpddr5xphy_vdd2hclamp_x6_ew dwc_lpddr5xphy_pclk_routing_ac_ew dwc_lpddr5xphy_pclk_routing_dx_ew dwc_lpddr5xphy_pclk_routing_decapvddq_ew dwc_lpddr5xphy_pclk_routing_decapvdd_ew}
set releaseMacro{dwc_lpddr5xphy_utility_blocks} {dwc_lpddr5xphy_decapvddq_x2_ew dwc_lpddr5xphy_decapvddq_ld_x2_ew dwc_lpddr5xphy_decapvddq_hd_x2_ew dwc_lpddr5xphy_decapvddq_x3_ew dwc_lpddr5xphy_decapvddq_ld_x3_ew dwc_lpddr5xphy_decapvddq_hd_x3_ew dwc_lpddr5xphy_decapvdd_x2_ew dwc_lpddr5xphy_decapvdd_ld_x2_ew dwc_lpddr5xphy_decapvdd_hd_x2_ew dwc_lpddr5xphy_decapvdd_x3_ew dwc_lpddr5xphy_decapvdd_ld_x3_ew dwc_lpddr5xphy_decapvdd_hd_x3_ew dwc_lpddr5xphy_decapvdd2h_x2_ew dwc_lpddr5xphy_decapvdd2h_x3_ew dwc_lpddr5xphy_decapvdd2h_ld_x2_ew dwc_lpddr5xphy_decapvdd2h_ld_x3_ew dwc_lpddr5xphy_vdd2hclamp_ew dwc_lpddr5xphy_vdd2hclamp_x6_ew}

set releaseMacro{dwc_lpddr5xphy_repeater_cells} {dwc_lpddr5xphy_pclk_rptx1}

# releasing floorplans
set releaseDefMacro {pro_hard_macro/dwc_lpddr5xphyacx2_ew pro_hard_macro/dwc_lpddr5xphycmosx2_ew pro_hard_macro/dwc_lpddr5xphyckx2_ew pro_hard_macro/dwc_lpddr5xphycsx2_ew pro_hard_macro/dwc_lpddr5xphydx4_ew pro_hard_macro/dwc_lpddr5xphydx5_ew pro_hard_macro/dwc_lpddr5xphymaster pro_hard_macro/dwc_lpddr5xphyzcal_ew pro_hard_macro/dwc_lpddr5xphydqx1_ew pro_hard_macro/dwc_lpddr5xphydqsx1_ew}
## macros to ignore for defQA
set defIgnore {dwc_combophy_pll_ns}
##textchip specific macros
set releaseTCMacro {dwc_lpddr5xphy_thermdiode dwc_lpddr5xphy_rxdqs_tc_ew dwc_lpddr5xphy_txrxcs_tc_ew}
## layers to tag in UTILITY library macro for CKT release to customer
##   Note -tsmc read from 'process' variable, so not necessary for TSMC processes unless needing extra layers
#set utility_tag_layers "63:63 60:63"
## email list for CKT release to DI
set releaseMailDist "golnar,makrish,ramanna,rinshar,banders,oscroft,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,vthareja,sheraida"
## email list for CKT release of HSPICE, IBIS, and UTILITY release
set releasePmMailDist "golnar,makrish,ramanna,rinshar,banders,oscroft,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,vthareja,sheraida"
## email list for CKT release of TC release
set releaseTCMailDist "golnar,makrish,ramanna,rinshar,banders,oscroft,ddr_di@synopsys.com,sg-ddr-ckt-release@synopsys.com,vthareja,sheraida"
