m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design
Ealu
Z1 w1513860412
Z2 DPx8 lib_core 17 riscv_core_config 0 22 UgQPEIPYkJc_G<z7ZJkWN2
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd
Z9 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd
l0
L9
VYajDfY:m8Gj2;8<^Kb?iK2
!s100 TYS<N^L1dUOi8Y>J4a0ld0
Z10 OV;C;10.5b;63
33
Z11 !s110 1513860715
!i10b 1
Z12 !s108 1513860714.000000
Z13 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd|
Z14 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/alu.vhd|
!i113 1
Z15 o-quiet -2008 -work LIB_CORE
Z16 tExplicit 1 CvgOpt 0
Aalu_arch
R2
R3
R4
R5
R6
R7
DEx4 work 3 alu 0 22 YajDfY:m8Gj2;8<^Kb?iK2
l21
L17
Vbez]S@0fbleJfKej4`BeA1
!s100 jE5NDUXZkje27]Lc:3h383
R10
33
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Ecore
R1
R2
R3
R4
R5
R6
R7
R0
Z17 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd
Z18 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd
l0
L9
V[JMzZhM>P80DGm78?P9PE2
!s100 DRbcD<zQ_?;6E88X2m4C?0
R10
33
Z19 !s110 1513860714
!i10b 1
R12
Z20 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd|
Z21 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/core.vhd|
!i113 1
R15
R16
Acore_arch
R2
R3
R4
R5
R6
R7
DEx4 work 4 core 0 22 [JMzZhM>P80DGm78?P9PE2
l173
L20
VcA_ja_TQT>en]17mQ5DY^2
!s100 i@`82W91=AGeJ5Y2O_^O20
R10
33
R19
!i10b 1
R12
R20
R21
!i113 1
R15
R16
Ecounter_calculation
R1
R2
R3
R4
R5
R6
R7
R0
Z22 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd
Z23 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd
l0
L9
VM;>bcd7b[Ca>1?F=ZQ0>R1
!s100 1ATz03nI4FeoU0045a<k41
R10
33
R19
!i10b 1
R12
Z24 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd|
Z25 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/counter_calculation.vhd|
!i113 1
R15
R16
Acounter_calculation_arch
R2
R3
R4
R5
R6
R7
DEx4 work 19 counter_calculation 0 22 M;>bcd7b[Ca>1?F=ZQ0>R1
l23
L18
VFPB:=HaZ:zBGkZ7E2PD<e1
!s100 T]Ag=76CSb1?18mImzH3Y1
R10
33
R19
!i10b 1
R12
R24
R25
!i113 1
R15
R16
Edecode
R1
R2
R3
R4
R5
R6
R7
R0
Z26 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd
Z27 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd
l0
L9
Ve8T3FB`i2b@2_VUOQhKf`0
!s100 HP4UNz8nbC[M1[YPJY>T<0
R10
33
R19
!i10b 1
R12
Z28 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd|
Z29 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/decode.vhd|
!i113 1
R15
R16
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 e8T3FB`i2b@2_VUOQhKf`0
l47
L33
V@2h=5fi3GclVE4mWZLTzT3
!s100 dBSPb<6<9@E6a^V9kAXZ=1
R10
33
R19
!i10b 1
R12
R28
R29
!i113 1
R15
R16
Eexecute
R1
R2
R3
R4
R5
R6
R7
R0
Z30 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd
Z31 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd
l0
L9
VegZ99]GYI=[hW2RkGPM`32
!s100 gi5=:F8ADXKPTigTI]I0<0
R10
33
R19
!i10b 1
R12
Z32 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd|
Z33 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/execute.vhd|
!i113 1
R15
R16
Aexecute_arch
R2
R3
R4
R5
R6
R7
DEx4 work 7 execute 0 22 egZ99]GYI=[hW2RkGPM`32
l53
L28
VJT[Td2KM_=K3Xm10WdnEM1
!s100 L_GH3:LW2]5WoSaUOLHHC2
R10
33
R19
!i10b 1
R12
R32
R33
!i113 1
R15
R16
Efetch
R1
R2
R3
R4
R5
R6
R7
R0
Z34 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd
Z35 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd
l0
L9
VU1jlf_TKXc96`[^?aG^:92
!s100 gWPV>Wj9jmz9RzUN<IRjN2
R10
33
R19
!i10b 1
R12
Z36 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd|
Z37 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/fetch.vhd|
!i113 1
R15
R16
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 U1jlf_TKXc96`[^?aG^:92
l23
L21
VDVo4bIkG[B1hJc[;859;H1
!s100 jQFEz;XRX[PHcMiaH3?jb2
R10
33
R19
!i10b 1
R12
R36
R37
!i113 1
R15
R16
Ememory_access
R1
R2
R3
R4
R5
R6
R7
R0
Z38 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd
Z39 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd
l0
L9
V3CjXePIemY`e:^KMOz@Z21
!s100 JO5Q<eORFT1lanY`fc:KC3
R10
33
R19
!i10b 1
R12
Z40 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd|
Z41 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/memory_access.vhd|
!i113 1
R15
R16
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 3CjXePIemY`e:^KMOz@Z21
l33
L27
V@LLl9coZ_BLYRj@2W[hJ31
!s100 <]k9=2S[^mNg=7NlLJ^4G3
R10
33
R19
!i10b 1
R12
R40
R41
!i113 1
R15
R16
Epipeline
Z42 w1513864072
R2
R3
R4
R5
R6
R7
R0
Z43 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/pipeline.vhd
Z44 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/pipeline.vhd
l0
L9
V20]c>;bNhBz9BDDd1zU@f2
!s100 11G9Q=1>Unkck1z@PT7<X2
R10
33
Z45 !s110 1513864320
!i10b 1
Z46 !s108 1513864319.000000
Z47 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/pipeline.vhd|
Z48 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/pipeline.vhd|
!i113 1
R15
R16
Apipeline_arch
R2
R3
R4
R5
R6
R7
DEx4 work 8 pipeline 0 22 20]c>;bNhBz9BDDd1zU@f2
l173
L20
VH6;QE^K@[U0RZ;i;9Pg?32
!s100 _FQL;FDIGVVd2TlF]U;Ae2
R10
33
R45
!i10b 1
R46
R47
R48
!i113 1
R15
R16
Eregisterfile
R1
R2
R3
R4
R5
R6
R7
R0
Z49 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd
Z50 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd
l0
L9
V1L<hIm:I5OB<l6U62fQ_C0
!s100 PGCH^F?7EWaf6_`TbecFl2
R10
33
R19
!i10b 1
R12
Z51 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd|
Z52 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/registerfile.vhd|
!i113 1
R15
R16
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 1L<hIm:I5OB<l6U62fQ_C0
l24
L20
VaOO`aoh8M5Sb:fdilH5VY3
!s100 k`9TomQ1;7FBO]8hHYznP0
R10
33
R19
!i10b 1
R12
R51
R52
!i113 1
R15
R16
Priscv_core_config
R3
R4
R5
R6
R7
R1
R0
8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/RISCV_CORE_CONFIG.vhd
F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
VUgQPEIPYkJc_G<z7ZJkWN2
!s100 WYS78XbjoF89=JAl>ilYK3
R10
33
R19
!i10b 1
R12
!s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/RISCV_CORE_CONFIG.vhd|
!i113 1
R15
R16
Ewriteback
R1
R2
R3
R4
R5
R6
R7
R0
Z53 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd
Z54 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd
l0
L9
VZDhkBhfg>6?T`H^D^9=dL2
!s100 iPjdZ5S<jhA:8Af2hng;32
R10
33
R19
!i10b 1
R12
Z55 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd|
Z56 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vhd/writeback.vhd|
!i113 1
R15
R16
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 ZDhkBhfg>6?T`H^D^9=dL2
l21
L20
V@fYGi?ZT0odK9o]5G_i`P0
!s100 fY5J>DhQ`ZZhE=kOC74`Y2
R10
33
R19
!i10b 1
R12
R55
R56
!i113 1
R15
R16
