Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  8 16:12:33 2022
| Host         : CSE-P07-2165-51 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  110         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (110)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (202)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (110)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: OneHz/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Select/DUUT/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (202)
--------------------------------------------------
 There are 202 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  214          inf        0.000                      0                  214           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD15
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.590ns  (logic 4.337ns (45.227%)  route 5.253ns (54.773%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[1]/C
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  HelpMe/Select_Adjust/out_reg[1]/Q
                         net (fo=6, routed)           2.757     3.213    HelpMe/Select_Adjust/out_reg[1]_0
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.152     3.365 r  HelpMe/Select_Adjust/LD15_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.496     5.861    LD15_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.729     9.590 r  LD15_OBUF_inst/O
                         net (fo=0)                   0.000     9.590    LD15
    L1                                                                r  LD15 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD12
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.181ns  (logic 4.328ns (47.141%)  route 4.853ns (52.859%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[1]/C
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  HelpMe/Select_Adjust/out_reg[1]/Q
                         net (fo=6, routed)           2.758     3.214    HelpMe/Select_Adjust/out_reg[1]_0
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.152     3.366 r  HelpMe/Select_Adjust/LD12_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.095     5.461    LD12_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.720     9.181 r  LD12_OBUF_inst/O
                         net (fo=0)                   0.000     9.181    LD12
    P3                                                                r  LD12 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD13
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.952ns  (logic 4.087ns (45.659%)  route 4.865ns (54.341%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[1]/C
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  HelpMe/Select_Adjust/out_reg[1]/Q
                         net (fo=6, routed)           2.758     3.214    HelpMe/Select_Adjust/out_reg[1]_0
    SLICE_X65Y63         LUT2 (Prop_lut2_I0_O)        0.124     3.338 r  HelpMe/Select_Adjust/LD13_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.106     5.445    LD13_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.952 r  LD13_OBUF_inst/O
                         net (fo=0)                   0.000     8.952    LD13
    N3                                                                r  LD13 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD14
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.522ns  (logic 4.095ns (48.054%)  route 4.427ns (51.946%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[1]/C
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  HelpMe/Select_Adjust/out_reg[1]/Q
                         net (fo=6, routed)           2.757     3.213    HelpMe/Select_Adjust/out_reg[1]_0
    SLICE_X65Y63         LUT2 (Prop_lut2_I1_O)        0.124     3.337 r  HelpMe/Select_Adjust/LD14_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.670     5.007    LD14_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.522 r  LD14_OBUF_inst/O
                         net (fo=0)                   0.000     8.522    LD14
    P1                                                                r  LD14 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.220ns (57.855%)  route 3.074ns (42.145%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  Select/DUT/out_reg[1]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Select/DUT/out_reg[1]/Q
                         net (fo=6, routed)           0.717     1.136    HelpMe/Adjust_Alarm_Minute/sel_line[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.297     1.433 r  HelpMe/Adjust_Alarm_Minute/seg_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.358     3.790    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.295 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.295    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.170ns  (logic 4.236ns (59.076%)  route 2.934ns (40.924%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  Select/DUT/out_reg[1]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Select/DUT/out_reg[1]/Q
                         net (fo=6, routed)           0.717     1.136    HelpMe/Adjust_Alarm_Minute/sel_line[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.297     1.433 r  HelpMe/Adjust_Alarm_Minute/seg_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.218     3.650    seg_OBUF[1]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.170 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.170    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.024ns  (logic 4.326ns (61.593%)  route 2.698ns (38.407%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  Select/DUT/out_reg[0]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Select/DUT/out_reg[0]/Q
                         net (fo=7, routed)           0.890     1.346    Select/DUT/out_reg[0]_0
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.152     1.498 r  Select/DUT/anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.306    anodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.024 r  anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.024    anodes[3]
    W4                                                                r  anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.902ns  (logic 4.227ns (61.241%)  route 2.675ns (38.759%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  Select/DUT/out_reg[1]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Select/DUT/out_reg[1]/Q
                         net (fo=6, routed)           0.717     1.136    HelpMe/Adjust_Alarm_Minute/sel_line[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.297     1.433 r  HelpMe/Adjust_Alarm_Minute/seg_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           1.958     3.391    seg_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.902 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.902    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.891ns  (logic 4.252ns (61.700%)  route 2.639ns (38.300%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  Select/DUT/out_reg[1]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Select/DUT/out_reg[1]/Q
                         net (fo=6, routed)           0.717     1.136    HelpMe/Adjust_Alarm_Minute/sel_line[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.297     1.433 r  HelpMe/Adjust_Alarm_Minute/seg_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           1.922     3.355    seg_OBUF[1]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.891 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.891    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Select/DUT/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.871ns  (logic 4.309ns (62.714%)  route 2.562ns (37.286%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE                         0.000     0.000 r  Select/DUT/out_reg[0]/C
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Select/DUT/out_reg[0]/Q
                         net (fo=7, routed)           0.888     1.344    Select/DUT/out_reg[0]_0
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.152     1.496 r  Select/DUT/anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.170    anodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701     6.871 r  anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.871    anodes[1]
    U4                                                                r  anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B2/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/debounc/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE                         0.000     0.000 r  B2/debounc/q2_reg/C
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  B2/debounc/q2_reg/Q
                         net (fo=2, routed)           0.134     0.262    B2/debounc/q2
    SLICE_X36Y21         FDRE                                         r  B2/debounc/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B4/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B4/debounc/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE                         0.000     0.000 r  B4/debounc/q2_reg/C
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  B4/debounc/q2_reg/Q
                         net (fo=2, routed)           0.134     0.282    B4/debounc/q2
    SLICE_X34Y20         FDRE                                         r  B4/debounc/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B3/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE                         0.000     0.000 r  B3/debounc/q2_reg/C
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B3/debounc/q2_reg/Q
                         net (fo=2, routed)           0.099     0.240    B3/debounc/q2
    SLICE_X34Y20         LUT3 (Prop_lut3_I1_O)        0.045     0.285 r  B3/debounc/q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.285    B3/sync/q1_reg_0
    SLICE_X34Y20         FDRE                                         r  B3/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B1/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE                         0.000     0.000 r  B1/debounc/q2_reg/C
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B1/debounc/q2_reg/Q
                         net (fo=2, routed)           0.109     0.250    B1/debounc/q2
    SLICE_X36Y21         LUT3 (Prop_lut3_I1_O)        0.045     0.295 r  B1/debounc/q1_i_1/O
                         net (fo=1, routed)           0.000     0.295    B1/sync/q1_reg_0
    SLICE_X36Y21         FDRE                                         r  B1/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE                         0.000     0.000 r  B2/debounc/q2_reg/C
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  B2/debounc/q2_reg/Q
                         net (fo=2, routed)           0.075     0.203    B2/debounc/q2
    SLICE_X36Y21         LUT3 (Prop_lut3_I1_O)        0.099     0.302 r  B2/debounc/q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.302    B2/sync/q1_reg_0
    SLICE_X36Y21         FDRE                                         r  B2/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/risingedge/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HelpMe/Select_Adjust/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE                         0.000     0.000 r  B1/risingedge/FSM_sequential_state_reg[0]/C
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  B1/risingedge/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.104     0.268    HelpMe/Select_Adjust/state_0[0]
    SLICE_X57Y23         LUT5 (Prop_lut5_I2_O)        0.045     0.313 r  HelpMe/Select_Adjust/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.313    HelpMe/Select_Adjust/out[0]_i_1_n_0
    SLICE_X57Y23         FDCE                                         r  HelpMe/Select_Adjust/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/risingedge/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HelpMe/Select_Adjust/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE                         0.000     0.000 r  B1/risingedge/FSM_sequential_state_reg[0]/C
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  B1/risingedge/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.105     0.269    HelpMe/Select_Adjust/state_0[0]
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.045     0.314 r  HelpMe/Select_Adjust/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    HelpMe/Select_Adjust/out[1]_i_1_n_0
    SLICE_X57Y23         FDCE                                         r  HelpMe/Select_Adjust/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B4/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B4/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE                         0.000     0.000 r  B4/debounc/q2_reg/C
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  B4/debounc/q2_reg/Q
                         net (fo=2, routed)           0.071     0.219    B4/debounc/q2
    SLICE_X34Y20         LUT3 (Prop_lut3_I1_O)        0.098     0.317 r  B4/debounc/q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.317    B4/sync/q1_reg_0
    SLICE_X34Y20         FDRE                                         r  B4/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B1/debounc/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE                         0.000     0.000 r  B1/debounc/q2_reg/C
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B1/debounc/q2_reg/Q
                         net (fo=2, routed)           0.181     0.322    B1/debounc/q2
    SLICE_X37Y21         FDRE                                         r  B1/debounc/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Adjust_Alarm_Ten_Hour/out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            HelpMe/Adjust_Alarm_Ten_Hour/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.209ns (60.404%)  route 0.137ns (39.596%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE                         0.000     0.000 r  HelpMe/Adjust_Alarm_Ten_Hour/out_reg[2]/C
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  HelpMe/Adjust_Alarm_Ten_Hour/out_reg[2]/Q
                         net (fo=4, routed)           0.137     0.301    HelpMe/Adjust_Alarm_Ten_Hour/out_reg_n_0_[2]
    SLICE_X64Y27         LUT5 (Prop_lut5_I1_O)        0.045     0.346 r  HelpMe/Adjust_Alarm_Ten_Hour/out[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.346    HelpMe/Adjust_Alarm_Ten_Hour/out[0]_i_1__2_n_0
    SLICE_X64Y27         FDCE                                         r  HelpMe/Adjust_Alarm_Ten_Hour/out_reg[0]/D
  -------------------------------------------------------------------    -------------------





