-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity correlator_correlator_Pipeline_Offload_Loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dout_data_00_TREADY : IN STD_LOGIC;
    dout_data_11_TREADY : IN STD_LOGIC;
    dout_data_22_TREADY : IN STD_LOGIC;
    dout_data_33_TREADY : IN STD_LOGIC;
    dout_data_01_TREADY : IN STD_LOGIC;
    dout_data_02_TREADY : IN STD_LOGIC;
    dout_data_03_TREADY : IN STD_LOGIC;
    dout_data_12_TREADY : IN STD_LOGIC;
    dout_data_13_TREADY : IN STD_LOGIC;
    dout_data_23_TREADY : IN STD_LOGIC;
    zext_ln76 : IN STD_LOGIC_VECTOR (10 downto 0);
    dout_data_00_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    dout_data_00_TVALID : OUT STD_LOGIC;
    dout_data_11_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    dout_data_11_TVALID : OUT STD_LOGIC;
    dout_data_22_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    dout_data_22_TVALID : OUT STD_LOGIC;
    dout_data_33_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    dout_data_33_TVALID : OUT STD_LOGIC;
    dout_data_01_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    dout_data_01_TVALID : OUT STD_LOGIC;
    dout_data_02_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    dout_data_02_TVALID : OUT STD_LOGIC;
    dout_data_03_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    dout_data_03_TVALID : OUT STD_LOGIC;
    dout_data_12_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    dout_data_12_TVALID : OUT STD_LOGIC;
    dout_data_13_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    dout_data_13_TVALID : OUT STD_LOGIC;
    dout_data_23_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    dout_data_23_TVALID : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of correlator_correlator_Pipeline_Offload_Loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln97_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal dout_data_00_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal dout_data_11_TDATA_blk_n : STD_LOGIC;
    signal dout_data_22_TDATA_blk_n : STD_LOGIC;
    signal dout_data_33_TDATA_blk_n : STD_LOGIC;
    signal dout_data_01_TDATA_blk_n : STD_LOGIC;
    signal dout_data_02_TDATA_blk_n : STD_LOGIC;
    signal dout_data_03_TDATA_blk_n : STD_LOGIC;
    signal dout_data_12_TDATA_blk_n : STD_LOGIC;
    signal dout_data_13_TDATA_blk_n : STD_LOGIC;
    signal dout_data_23_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln100_fu_576_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_fu_110 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln97_fu_564_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_k_1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal add_ln100_fu_570_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln17_fu_605_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln17_1_fu_618_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln17_2_fu_631_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln17_3_fu_644_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component correlator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component correlator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    k_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    k_fu_110 <= add_ln97_fu_564_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_110 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln100_fu_570_p2 <= std_logic_vector(unsigned(zext_ln76) + unsigned(ap_sig_allocacmp_k_1));
    add_ln97_fu_564_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_k_1) + unsigned(ap_const_lv11_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1, ap_block_state2_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state2_pp0_stage0_iter1, ap_block_state2_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)));
    end process;


    ap_block_state2_io_assign_proc : process(dout_data_00_TREADY, dout_data_11_TREADY, dout_data_22_TREADY, dout_data_33_TREADY, dout_data_01_TREADY, dout_data_02_TREADY, dout_data_03_TREADY, dout_data_12_TREADY, dout_data_13_TREADY, dout_data_23_TREADY)
    begin
                ap_block_state2_io <= ((dout_data_23_TREADY = ap_const_logic_0) or (dout_data_13_TREADY = ap_const_logic_0) or (dout_data_12_TREADY = ap_const_logic_0) or (dout_data_03_TREADY = ap_const_logic_0) or (dout_data_02_TREADY = ap_const_logic_0) or (dout_data_01_TREADY = ap_const_logic_0) or (dout_data_33_TREADY = ap_const_logic_0) or (dout_data_22_TREADY = ap_const_logic_0) or (dout_data_11_TREADY = ap_const_logic_0) or (dout_data_00_TREADY = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(dout_data_00_TREADY, dout_data_11_TREADY, dout_data_22_TREADY, dout_data_33_TREADY, dout_data_01_TREADY, dout_data_02_TREADY, dout_data_03_TREADY, dout_data_12_TREADY, dout_data_13_TREADY, dout_data_23_TREADY)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((dout_data_23_TREADY = ap_const_logic_0) or (dout_data_13_TREADY = ap_const_logic_0) or (dout_data_12_TREADY = ap_const_logic_0) or (dout_data_03_TREADY = ap_const_logic_0) or (dout_data_02_TREADY = ap_const_logic_0) or (dout_data_01_TREADY = ap_const_logic_0) or (dout_data_33_TREADY = ap_const_logic_0) or (dout_data_22_TREADY = ap_const_logic_0) or (dout_data_11_TREADY = ap_const_logic_0) or (dout_data_00_TREADY = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln97_fu_558_p2)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_k_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k_fu_110, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_k_1 <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_k_1 <= k_fu_110;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_d1 <= ap_const_lv64_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_d1 <= ap_const_lv64_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_d1 <= ap_const_lv64_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_d1 <= ap_const_lv64_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_d1 <= ap_const_lv1_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_d1 <= ap_const_lv1_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_d1 <= ap_const_lv1_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_d1 <= ap_const_lv1_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_d1 <= ap_const_lv64_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_d1 <= ap_const_lv64_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_d1 <= ap_const_lv64_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_d1 <= ap_const_lv64_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_d1 <= ap_const_lv64_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_d1 <= ap_const_lv64_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_d1 <= ap_const_lv64_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_d1 <= ap_const_lv64_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_d1 <= ap_const_lv64_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_d1 <= ap_const_lv64_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_d1 <= ap_const_lv64_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_address1 <= zext_ln100_fu_576_p1(11 - 1 downto 0);

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_d1 <= ap_const_lv64_0;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln97_fu_558_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln97_fu_558_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_we1 <= ap_const_logic_0;
        end if; 
    end process;

    dout_data_00_TDATA <= (correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_q1 & zext_ln17_fu_605_p1);

    dout_data_00_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dout_data_00_TREADY, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_00_TDATA_blk_n <= dout_data_00_TREADY;
        else 
            dout_data_00_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dout_data_00_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_00_TVALID <= ap_const_logic_1;
        else 
            dout_data_00_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dout_data_01_TDATA <= (correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_q1 & correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_q1);

    dout_data_01_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dout_data_01_TREADY, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_01_TDATA_blk_n <= dout_data_01_TREADY;
        else 
            dout_data_01_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dout_data_01_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_01_TVALID <= ap_const_logic_1;
        else 
            dout_data_01_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dout_data_02_TDATA <= (correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_q1 & correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_q1);

    dout_data_02_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dout_data_02_TREADY, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_02_TDATA_blk_n <= dout_data_02_TREADY;
        else 
            dout_data_02_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dout_data_02_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_02_TVALID <= ap_const_logic_1;
        else 
            dout_data_02_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dout_data_03_TDATA <= (correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_q1 & correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_q1);

    dout_data_03_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dout_data_03_TREADY, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_03_TDATA_blk_n <= dout_data_03_TREADY;
        else 
            dout_data_03_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dout_data_03_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_03_TVALID <= ap_const_logic_1;
        else 
            dout_data_03_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dout_data_11_TDATA <= (correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_q1 & zext_ln17_1_fu_618_p1);

    dout_data_11_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dout_data_11_TREADY, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_11_TDATA_blk_n <= dout_data_11_TREADY;
        else 
            dout_data_11_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dout_data_11_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_11_TVALID <= ap_const_logic_1;
        else 
            dout_data_11_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dout_data_12_TDATA <= (correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_q1 & correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_q1);

    dout_data_12_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dout_data_12_TREADY, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_12_TDATA_blk_n <= dout_data_12_TREADY;
        else 
            dout_data_12_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dout_data_12_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_12_TVALID <= ap_const_logic_1;
        else 
            dout_data_12_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dout_data_13_TDATA <= (correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_q1 & correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_q1);

    dout_data_13_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dout_data_13_TREADY, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_13_TDATA_blk_n <= dout_data_13_TREADY;
        else 
            dout_data_13_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dout_data_13_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_13_TVALID <= ap_const_logic_1;
        else 
            dout_data_13_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dout_data_22_TDATA <= (correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_q1 & zext_ln17_2_fu_631_p1);

    dout_data_22_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dout_data_22_TREADY, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_22_TDATA_blk_n <= dout_data_22_TREADY;
        else 
            dout_data_22_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dout_data_22_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_22_TVALID <= ap_const_logic_1;
        else 
            dout_data_22_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dout_data_23_TDATA <= (correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_q1 & correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_q1);

    dout_data_23_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dout_data_23_TREADY, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_23_TDATA_blk_n <= dout_data_23_TREADY;
        else 
            dout_data_23_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dout_data_23_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_23_TVALID <= ap_const_logic_1;
        else 
            dout_data_23_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    dout_data_33_TDATA <= (correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_q1 & zext_ln17_3_fu_644_p1);

    dout_data_33_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dout_data_33_TREADY, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_33_TDATA_blk_n <= dout_data_33_TREADY;
        else 
            dout_data_33_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dout_data_33_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dout_data_33_TVALID <= ap_const_logic_1;
        else 
            dout_data_33_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln97_fu_558_p2 <= "1" when (ap_sig_allocacmp_k_1 = ap_const_lv11_400) else "0";
    zext_ln100_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln100_fu_570_p2),64));
    zext_ln17_1_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_16_q1),64));
    zext_ln17_2_fu_631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_15_q1),64));
    zext_ln17_3_fu_644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_14_q1),64));
    zext_ln17_fu_605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_17_q1),64));
end behav;
