library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL; 
use IEEE.STD_LOGIC_UNSIGNED.ALL; 

entity counter_0_to_9 is
    Port ( i_clk    : in  STD_LOGIC;
           i_reset  : in  STD_LOGIC;
           o_count  : out STD_LOGIC_VECTOR(3 downto 0)
           );
end counter_0_to_9;

architecture Behavioral of counter_0_to_9 is
    signal counter_24 : STD_LOGIC_VECTOR(23 downto 0) := (others => '0');
    signal clk_seg    : STD_LOGIC := '0';  -- ノㄓだW韩H腹
    signal counter    : STD_LOGIC_VECTOR(3 downto 0) := "0000";  -- 4欷腑p计竟
    signal up_down    : STD_LOGIC := '1';  -- 北瞽p计よV
begin
    -- だW竟GC讽 counter_24 p计殳Sw犬伞A]m clk_seg 鞍
    process (i_clk, i_reset)
    begin
        if i_reset = '1' then
            counter_24 <= (others => '0');
            clk_seg <= '0';
        elsif rising_edge(i_clk) then
            counter_24 <= counter_24 + 1;
            if counter_24 = "101111101000000000000000" then  -- ]mだW (ㄒpGp计飕Y迎)
                clk_seg <= not clk_seg;
                counter_24 <= (others => '0');  -- mだWp计竟
            end if;
        end if;
    end process;

    -- p计竟北睢G诰 clk_seg i妞WUp计
    process(i_clk, i_reset)
    begin
        if i_reset = '1' then
            counter <= "0000";  -- 飑l0
            up_down <= '1';     -- 飑l唉VWp计
        elsif rising_edge(clk_seg) then  -- ㄏノ clk_seg @碍p计赡
            if up_down = '1' then
                if counter = "1001" then
                    up_down <= '0';  -- F9啥}lVUp计
                else
                    counter <= counter + 1;
                end if;
            else
                if counter = "0000" then
                    up_down <= '1';  -- F0啥}lVWp计
                else
                    counter <= counter - 1;
                end if;
            end if;
        end if;
    end process;

    -- 块Xp计竟涵
    o_count <= counter;

end Behavioral;









