// Design a 64-bit arithmetic shift register, with synchronous load. 
// The shifter can shift both left and right, and by 1 or 8 bit positions, selected by amount.
module advshift(input clk,
input load,
input ena,
input [1:0] amount,
input [63:0] data,
output reg [63:0] q); 
// when load is high, assign data[63:0] to shift register q.
// if ena is high, shift q.
// amount: Chooses which direction and how much to shift.
// 2'b00: shift left by 1 bit.
// 2'b01: shift left by 8 bits.
// 2'b10: shift right by 1 bit.
// 2'b11: shift right by 8 bits.

	always @ (posedge clk) begin
	if(load)
	q <= data;
	else if(ena) begin
	q[63:62] <= q[61:60];
	q[61:60] <= q[59:56];
	q[59:56] <= q[55:52];
	q[55:52] <= q[51:48];
	q[51:48] <= q[47:44];
	q[47:44] <= q[43:40];
	q[43:40] <= q[39:36];
	q[39:36] <= q[35:32];
	q[35:32] <= q[31:28];
	q[31:28] <= q[27:24];
	q[27:24] <= q[23:20];
	q[23end
end
endmodule
