 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : Special_PU
Version: P-2019.03-SP5
Date   : Mon Oct 30 02:53:12 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ssg0p81v125c   Library: tcbn28hpcplusbwp30p140ssg0p81v125c
Wire Load Model Mode: top

  Startpoint: u_spu_ln_top/u_spu_ln_block_12/x_square_sum_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/dividend_reg_14__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_12/x_square_sum_reg_16_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_12/x_square_sum_reg_16_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/data0[16] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_3)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U688/ZN (NR2D1BWP30P140)     0.02     0.11 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U470/ZN (INR2D1BWP30P140)     0.03     0.13 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U466/ZN (ND2D0BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1403/ZN (INVD0BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U680/ZN (ND2OPTIBD2BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1298/ZN (XNR2UD1BWP30P140)     0.02     0.20 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U675/ZN (MUX2NOPTD2BWP30P140)     0.02     0.22 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U672/Z (AN2D2BWP30P140)     0.02     0.25 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1407/ZN (INVD0BWP30P140)     0.01     0.26 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U447/ZN (INR2D2BWP30P140)     0.02     0.28 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U443/ZN (ND2OPTPAD2BWP30P140)     0.01     0.29 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U438/ZN (NR3OPTPAD2BWP30P140)     0.02     0.31 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U762/ZN (XNR2OPTND4BWP30P140)     0.02     0.33 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U434/ZN (INVD3BWP30P140)     0.01     0.34 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U432/ZN (ND2D3BWP30P140)     0.01     0.35 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U431/ZN (ND2OPTIBD2BWP30P140)     0.01     0.36 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U748/ZN (INR2D4BWP30P140)     0.01     0.37 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U430/ZN (ND2OPTIBD4BWP30P140)     0.01     0.39 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U782/ZN (XNR2OPTND4BWP30P140)     0.02     0.41 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U927/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.42 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U702/ZN (NR2OPTPAD2BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U701/ZN (ND2OPTIBD6BWP30P140)     0.01     0.45 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U120/ZN (ND2OPTIBD4BWP30P140)     0.01     0.46 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1285/ZN (INVD1BWP30P140)     0.01     0.47 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1301/ZN (ND2OPTIBD2BWP30P140)     0.01     0.48 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U841/ZN (ND2D1BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U840/ZN (NR2OPTPAD1BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U838/ZN (NR2D4BWP30P140)     0.02     0.52 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U733/ZN (ND3OPTPAD2BWP30P140)     0.02     0.54 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U884/ZN (INVD2BWP30P140)     0.01     0.55 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U883/ZN (NR2OPTPAD2BWP30P140)     0.01     0.56 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U882/ZN (ND2OPTIBD6BWP30P140)     0.01     0.57 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U964/ZN (OAI211OPTREPBD2BWP30P140)     0.02     0.59 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U632/ZN (ND2OPTPAD2BWP30P140)     0.01     0.60 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U99/ZN (INVD1BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U713/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.62 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U625/ZN (OAI21D2BWP30P140)     0.02     0.64 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U623/ZN (MUX2NOPTD2BWP30P140)     0.02     0.66 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U618/ZN (INR2D1BWP30P140)     0.02     0.68 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U89/ZN (NR2OPTPAD1BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U324/ZN (ND2OPTIBD2BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U704/ZN (ND2D4BWP30P140)     0.01     0.72 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U606/ZN (ND2D1BWP30P140)     0.01     0.73 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U835/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.74 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U598/ZN (XNR2UD1BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U592/ZN (INR2D2BWP30P140)     0.02     0.78 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1016/ZN (INVD2BWP30P140)     0.01     0.79 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1015/ZN (IOA21D2BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U396/ZN (NR2OPTPAD1BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U579/ZN (ND2OPTIBD2BWP30P140)     0.01     0.81 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U578/ZN (NR2D2BWP30P140)     0.01     0.82 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U721/ZN (ND2OPTPAD4BWP30P140)     0.01     0.83 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1233/ZN (ND2OPTPAD12BWP30P140)     0.02     0.85 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U308/ZN (MUX2NOPTD4BWP30P140)     0.02     0.87 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U73/ZN (ND2D2BWP30P140)     0.02     0.89 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U849/ZN (INR4D4BWP30P140)     0.04     0.93 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U390/ZN (NR2D4BWP30P140)     0.01     0.94 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1278/ZN (ND2OPTIBD12BWP30P140)     0.02     0.96 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1012/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U68/ZN (ND2D2BWP30P140)     0.02     1.00 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U865/ZN (ND2OPTPAD2BWP30P140)     0.01     1.01 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U746/ZN (INVD2BWP30P140)     0.01     1.01 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U541/ZN (ND2OPTPAD2BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U895/ZN (ND2OPTPAD4BWP30P140)     0.01     1.04 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U693/ZN (AOI21D2BWP30P140)     0.01     1.05 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U178/Z (XOR2UD1BWP30P140)     0.02     1.07 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U955/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U56/ZN (INVD2BWP30P140)     0.01     1.11 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U868/ZN (ND2OPTIBD4BWP30P140)     0.01     1.12 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1269/ZN (ND2OPTIBD4BWP30P140)     0.01     1.13 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1102/ZN (INVD0BWP30P140)     0.01     1.14 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1068/ZN (AOI21OPTREPBD1BWP30P140)     0.02     1.15 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U860/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.17 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U858/ZN (ND2D2BWP30P140)     0.01     1.18 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U373/ZN (ND2OPTIBD2BWP30P140)     0.01     1.19 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U509/ZN (XNR2UD1BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U723/ZN (OAI31D2BWP30P140)     0.02     1.24 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1245/ZN (ND2D1BWP30P140)     0.02     1.25 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1248/ZN (INVD2BWP30P140)     0.01     1.27 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1247/ZN (ND2OPTPAD4BWP30P140)     0.01     1.28 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U722/ZN (NR2OPTIBD12BWP30P140)     0.02     1.30 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1002/ZN (MUX2NOPTD2BWP30P140)     0.03     1.32 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U490/ZN (ND2OPTIBD4BWP30P140)     0.01     1.34 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U487/ZN (AOI21D2BWP30P140)     0.02     1.35 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U764/ZN (INR2D2BWP30P140)     0.03     1.38 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U289/ZN (ND2OPTPAD2BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U351/ZN (ND2OPTPAD2BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U7/ZN (ND2OPTIBD2BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1594/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1595/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/dividend_reg_14__25_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/dividend_reg_14__25_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_0/EUOut_B2_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U13/ZN (INVD4BWP30P140)                    0.01       0.13 f
  u_spu_sm_top/u_spu_sm_block_0/sm_input_scale[1] (spu_sm_block_15)     0.00     0.13 f
  u_spu_sm_top/u_spu_sm_block_0/U47/ZN (INVD3BWP30P140)     0.01     0.14 r
  u_spu_sm_top/u_spu_sm_block_0/U45/ZN (INVD3BWP30P140)     0.02     0.16 f
  u_spu_sm_top/u_spu_sm_block_0/U67/ZN (INR2D4BWP30P140)     0.03     0.19 f
  u_spu_sm_top/u_spu_sm_block_0/U140/ZN (INVD2BWP30P140)     0.02     0.21 r
  u_spu_sm_top/u_spu_sm_block_0/U485/ZN (NR3D0BWP30P140)     0.02     0.23 f
  u_spu_sm_top/u_spu_sm_block_0/U486/ZN (INR2D1BWP30P140)     0.04     0.27 f
  u_spu_sm_top/u_spu_sm_block_0/U396/ZN (MOAI22D4BWP30P140)     0.05     0.32 f
  u_spu_sm_top/u_spu_sm_block_0/U613/CO (FA1D1BWP30P140)     0.06     0.38 f
  u_spu_sm_top/u_spu_sm_block_0/U617/CO (FA1D1BWP30P140)     0.04     0.42 f
  u_spu_sm_top/u_spu_sm_block_0/U619/CO (FA1D1BWP30P140)     0.04     0.45 f
  u_spu_sm_top/u_spu_sm_block_0/U621/CO (FA1D1BWP30P140)     0.04     0.49 f
  u_spu_sm_top/u_spu_sm_block_0/U624/CO (FA1D1BWP30P140)     0.04     0.53 f
  u_spu_sm_top/u_spu_sm_block_0/U626/CO (FA1D1BWP30P140)     0.04     0.57 f
  u_spu_sm_top/u_spu_sm_block_0/U628/CO (FA1D1BWP30P140)     0.04     0.61 f
  u_spu_sm_top/u_spu_sm_block_0/U630/CO (FA1D1BWP30P140)     0.04     0.65 f
  u_spu_sm_top/u_spu_sm_block_0/U633/CO (FA1D1BWP30P140)     0.04     0.69 f
  u_spu_sm_top/u_spu_sm_block_0/U636/S (FA1D1BWP30P140)     0.09     0.77 r
  u_spu_sm_top/u_spu_sm_block_0/U649/S (FA1D1BWP30P140)     0.08     0.85 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/dataIn[10] (spu_sm_expu_245)     0.00     0.85 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/u_spu_sm_expu_mul/dataIn[10] (spu_sm_expu_mul_245)     0.00     0.85 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/u_spu_sm_expu_mul/U20/ZN (INVD0BWP30P140)     0.03     0.88 r
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/u_spu_sm_expu_mul/U23/S (FA1D1BWP30P140)     0.07     0.95 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/u_spu_sm_expu_mul/U45/CO (FA1D1BWP30P140)     0.05     1.00 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/u_spu_sm_expu_mul/U46/CO (FA1D1BWP30P140)     0.04     1.04 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/u_spu_sm_expu_mul/U47/CO (FA1D1BWP30P140)     0.04     1.07 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/u_spu_sm_expu_mul/U48/CO (FA1D1BWP30P140)     0.04     1.11 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/u_spu_sm_expu_mul/U49/CO (FA1D1BWP30P140)     0.04     1.15 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.04     1.19 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.04     1.23 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.26 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/u_spu_sm_expu_mul/U53/CO (FA1D1BWP30P140)     0.04     1.30 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/u_spu_sm_expu_mul/U40/Z (XOR2UD1BWP30P140)     0.03     1.33 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_245)     0.00     1.33 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/U6/ZN (NR4D1BWP30P140)     0.02     1.35 r
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/U4/ZN (ND2OPTIBD2BWP30P140)     0.03     1.38 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/U19/ZN (NR2D1BWP30P140)     0.03     1.40 r
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/U59/ZN (AOI22D1BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/U5/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/dataOut[2] (spu_sm_expu_245)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_0/EUOut_B2_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_0/EUOut_B2_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_14/x_square_sum_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/dividend_reg_14__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_14/x_square_sum_reg_10_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_14/x_square_sum_reg_10_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/data0[10] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_1)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1358/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U690/ZN (ND2D0BWP30P140)     0.01     0.12 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1492/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1185/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1118/ZN (NR2OPTPAD2BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1188/ZN (ND2D2BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U685/ZN (XNR2UD1BWP30P140)     0.02     0.20 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U144/ZN (MUX2NOPTD2BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1224/ZN (INVD0BWP30P140)     0.02     0.24 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U174/ZN (ND2D2BWP30P140)     0.02     0.26 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U358/ZN (ND2D3BWP30P140)     0.02     0.28 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U885/ZN (XNR2OPTND4BWP30P140)     0.02     0.30 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U669/ZN (ND2OPTIBD4BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U124/ZN (ND2D3BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U931/ZN (NR2OPTPAD2BWP30P140)     0.01     0.33 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U119/ZN (NR2D1P5BWP30P140)     0.01     0.34 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U930/ZN (ND2OPTIBD4BWP30P140)     0.01     0.35 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U867/ZN (ND3OPTPAD2BWP30P140)     0.02     0.38 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U866/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U865/ZN (OAI21D6BWP30P140)     0.02     0.41 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U115/ZN (XNR2UD1BWP30P140)     0.02     0.44 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U661/ZN (NR2OPTPAD2BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U660/ZN (ND2OPTPAD2BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U850/ZN (XNR2OPTND4BWP30P140)     0.02     0.48 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U112/ZN (ND2D4BWP30P140)     0.01     0.49 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U849/ZN (ND2OPTIBD4BWP30P140)     0.01     0.50 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U790/ZN (INVD4BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U911/ZN (ND2OPTPAD4BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U785/ZN (ND2OPTPAD6BWP30P140)     0.01     0.53 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U860/ZN (INVD2BWP30P140)     0.01     0.54 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U651/ZN (INR2D2BWP30P140)     0.01     0.55 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1058/ZN (INVD1BWP30P140)     0.01     0.56 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U473/ZN (ND2OPTPAD2BWP30P140)     0.01     0.57 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U470/ZN (ND2OPTIBD2BWP30P140)     0.01     0.58 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U643/ZN (ND2D1BWP30P140)     0.02     0.60 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1340/ZN (XNR2UD1BWP30P140)     0.02     0.62 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U776/ZN (INVD2BWP30P140)     0.02     0.64 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1081/ZN (NR2OPTPAD2BWP30P140)     0.01     0.65 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1025/ZN (NR2OPTPAD2BWP30P140)     0.01     0.66 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U461/ZN (ND2OPTIBD2BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U772/ZN (AOI21D2BWP30P140)     0.02     0.69 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U459/ZN (OAI21D4BWP30P140)     0.02     0.71 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U81/ZN (AOI21D2BWP30P140)     0.02     0.72 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U624/ZN (XNR2OPTND2BWP30P140)     0.02     0.74 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1021/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U615/ZN (INR2D2BWP30P140)     0.01     0.77 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1116/ZN (NR2OPTPAD1BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U763/ZN (ND2D3BWP30P140)     0.02     0.81 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1045/ZN (NR3OPTPAD6BWP30P140)     0.02     0.83 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1070/ZN (INR2D16BWP30P140)     0.02     0.85 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U598/ZN (INR2D2BWP30P140)     0.01     0.86 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U67/ZN (NR2D2BWP30P140)     0.01     0.87 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U585/ZN (ND2OPTPAD2BWP30P140)     0.01     0.87 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U238/ZN (INVD1BWP30P140)     0.02     0.89 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U578/ZN (NR3D1P5BWP30P140)     0.02     0.91 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U576/ZN (ND2D2BWP30P140)     0.01     0.92 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U852/Z (AN2D4BWP30P140)     0.02     0.94 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U571/ZN (INVD9BWP30P140)     0.01     0.96 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U432/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U53/ZN (ND2OPTIBD4BWP30P140)     0.01     0.99 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U947/ZN (ND2OPTPAD2BWP30P140)     0.01     1.01 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U563/ZN (NR3D1P5BWP30P140)     0.01     1.01 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U41/ZN (INVD1BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U553/ZN (ND2D2BWP30P140)     0.01     1.04 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U412/ZN (NR2D4BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U830/ZN (NR2OPTIBD6BWP30P140)     0.01     1.07 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1037/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U550/ZN (ND2OPTIBD4BWP30P140)     0.01     1.10 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U941/ZN (ND2OPTPAD1BWP30P140)     0.01     1.12 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U940/ZN (INVD2BWP30P140)     0.01     1.13 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U938/ZN (AOI21OPTREPBD2BWP30P140)     0.02     1.15 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U722/ZN (OAI21D2BWP30P140)     0.02     1.17 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1197/ZN (XNR2OPTND2BWP30P140)     0.02     1.19 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U832/ZN (MUX2NOPTD4BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U391/ZN (ND2D2BWP30P140)     0.01     1.22 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U718/ZN (INVD1BWP30P140)     0.01     1.23 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U717/ZN (INVD0BWP30P140)     0.01     1.24 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U17/ZN (OAI21D1BWP30P140)     0.02     1.26 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U387/ZN (AOI21OPTREPBD1BWP30P140)     0.02     1.28 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U955/ZN (ND2OPTIBD4BWP30P140)     0.02     1.30 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1236/ZN (AOI21D1BWP30P140)     0.02     1.32 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1172/Z (XOR2UD1BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U384/ZN (NR3D0BWP30P140)     0.01     1.35 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U10/ZN (NR2D0BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U509/ZN (NR2D1BWP30P140)     0.01     1.38 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U695/ZN (ND2OPTIBD2BWP30P140)     0.01     1.39 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1381/ZN (NR2OPTPAD2BWP30P140)     0.01     1.40 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1378/ZN (ND2D8BWP30P140)     0.02     1.42 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1657/ZN (INVD2BWP30P140)     0.01     1.43 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1658/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/dividend_reg_14__24_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/dividend_reg_14__24_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_14/x_square_sum_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/dividend_reg_14__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_14/x_square_sum_reg_10_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_14/x_square_sum_reg_10_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/data0[10] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_1)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1358/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U690/ZN (ND2D0BWP30P140)     0.01     0.12 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1492/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1185/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1118/ZN (NR2OPTPAD2BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1188/ZN (ND2D2BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U685/ZN (XNR2UD1BWP30P140)     0.02     0.20 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U144/ZN (MUX2NOPTD2BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1224/ZN (INVD0BWP30P140)     0.02     0.24 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U174/ZN (ND2D2BWP30P140)     0.02     0.26 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U358/ZN (ND2D3BWP30P140)     0.02     0.28 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U885/ZN (XNR2OPTND4BWP30P140)     0.02     0.30 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U669/ZN (ND2OPTIBD4BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U124/ZN (ND2D3BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U931/ZN (NR2OPTPAD2BWP30P140)     0.01     0.33 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U119/ZN (NR2D1P5BWP30P140)     0.01     0.34 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U930/ZN (ND2OPTIBD4BWP30P140)     0.01     0.35 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U867/ZN (ND3OPTPAD2BWP30P140)     0.02     0.38 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U866/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U865/ZN (OAI21D6BWP30P140)     0.02     0.41 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U115/ZN (XNR2UD1BWP30P140)     0.02     0.44 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U661/ZN (NR2OPTPAD2BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U660/ZN (ND2OPTPAD2BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U850/ZN (XNR2OPTND4BWP30P140)     0.02     0.48 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U112/ZN (ND2D4BWP30P140)     0.01     0.49 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U849/ZN (ND2OPTIBD4BWP30P140)     0.01     0.50 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U790/ZN (INVD4BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U911/ZN (ND2OPTPAD4BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U785/ZN (ND2OPTPAD6BWP30P140)     0.01     0.53 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U860/ZN (INVD2BWP30P140)     0.01     0.54 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U651/ZN (INR2D2BWP30P140)     0.01     0.55 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1058/ZN (INVD1BWP30P140)     0.01     0.56 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U473/ZN (ND2OPTPAD2BWP30P140)     0.01     0.57 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U470/ZN (ND2OPTIBD2BWP30P140)     0.01     0.58 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U643/ZN (ND2D1BWP30P140)     0.02     0.60 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1340/ZN (XNR2UD1BWP30P140)     0.02     0.62 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U776/ZN (INVD2BWP30P140)     0.02     0.64 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1081/ZN (NR2OPTPAD2BWP30P140)     0.01     0.65 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1025/ZN (NR2OPTPAD2BWP30P140)     0.01     0.66 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U461/ZN (ND2OPTIBD2BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U772/ZN (AOI21D2BWP30P140)     0.02     0.69 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U459/ZN (OAI21D4BWP30P140)     0.02     0.71 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U81/ZN (AOI21D2BWP30P140)     0.02     0.72 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U624/ZN (XNR2OPTND2BWP30P140)     0.02     0.74 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1021/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U615/ZN (INR2D2BWP30P140)     0.01     0.77 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1116/ZN (NR2OPTPAD1BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U763/ZN (ND2D3BWP30P140)     0.02     0.81 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1045/ZN (NR3OPTPAD6BWP30P140)     0.02     0.83 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1070/ZN (INR2D16BWP30P140)     0.02     0.85 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U598/ZN (INR2D2BWP30P140)     0.01     0.86 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U67/ZN (NR2D2BWP30P140)     0.01     0.87 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U585/ZN (ND2OPTPAD2BWP30P140)     0.01     0.87 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U238/ZN (INVD1BWP30P140)     0.02     0.89 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U578/ZN (NR3D1P5BWP30P140)     0.02     0.91 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U576/ZN (ND2D2BWP30P140)     0.01     0.92 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U852/Z (AN2D4BWP30P140)     0.02     0.94 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U571/ZN (INVD9BWP30P140)     0.01     0.96 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U432/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U53/ZN (ND2OPTIBD4BWP30P140)     0.01     0.99 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U947/ZN (ND2OPTPAD2BWP30P140)     0.01     1.01 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U563/ZN (NR3D1P5BWP30P140)     0.01     1.01 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U41/ZN (INVD1BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U553/ZN (ND2D2BWP30P140)     0.01     1.04 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U412/ZN (NR2D4BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U830/ZN (NR2OPTIBD6BWP30P140)     0.01     1.07 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1037/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U550/ZN (ND2OPTIBD4BWP30P140)     0.01     1.10 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U941/ZN (ND2OPTPAD1BWP30P140)     0.01     1.12 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U940/ZN (INVD2BWP30P140)     0.01     1.13 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U938/ZN (AOI21OPTREPBD2BWP30P140)     0.02     1.15 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U722/ZN (OAI21D2BWP30P140)     0.02     1.17 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1197/ZN (XNR2OPTND2BWP30P140)     0.02     1.19 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U832/ZN (MUX2NOPTD4BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U391/ZN (ND2D2BWP30P140)     0.01     1.22 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U718/ZN (INVD1BWP30P140)     0.01     1.23 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U717/ZN (INVD0BWP30P140)     0.01     1.24 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U17/ZN (OAI21D1BWP30P140)     0.02     1.26 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U387/ZN (AOI21OPTREPBD1BWP30P140)     0.02     1.28 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U955/ZN (ND2OPTIBD4BWP30P140)     0.02     1.30 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1236/ZN (AOI21D1BWP30P140)     0.02     1.32 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1172/Z (XOR2UD1BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U384/ZN (NR3D0BWP30P140)     0.01     1.35 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U10/ZN (NR2D0BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U509/ZN (NR2D1BWP30P140)     0.01     1.38 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U695/ZN (ND2OPTIBD2BWP30P140)     0.01     1.39 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1381/ZN (NR2OPTPAD2BWP30P140)     0.01     1.40 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1378/ZN (ND2D8BWP30P140)     0.02     1.42 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1657/ZN (INVD2BWP30P140)     0.01     1.43 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1660/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/dividend_reg_14__27_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/dividend_reg_14__27_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[24]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/dividend_reg_14__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  spu_instr[24] (in)                                      0.00       0.10 r
  U1071/ZN (INVD8BWP30P140)                               0.01       0.11 f
  U1107/ZN (NR2OPTPAD8BWP30P140)                          0.02       0.13 r
  U1090/ZN (ND2OPTPAD8BWP30P140)                          0.01       0.14 f
  U1091/ZN (NR3OPTPAD8BWP30P140)                          0.02       0.15 r
  U1113/ZN (XNR2OPTND8BWP30P140)                          0.02       0.17 r
  u_spu_ln_top/ln_channel_number[9] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.17 r
  u_spu_ln_top/U68/ZN (INVD6BWP30P140)                    0.01       0.18 f
  u_spu_ln_top/U19/ZN (INVD6BWP30P140)                    0.01       0.19 r
  u_spu_ln_top/U13/ZN (INVD12BWP30P140)                   0.01       0.20 f
  u_spu_ln_top/U24/ZN (INVD12BWP30P140)                   0.01       0.21 r
  u_spu_ln_top/u_spu_ln_block_4/ln_channel_number[9] (spu_ln_block_11)     0.00     0.21 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/data1[9] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_11)     0.00     0.21 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U143/ZN (INVD3BWP30P140)     0.01     0.22 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U410/ZN (NR2D1BWP30P140)     0.02     0.24 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U875/ZN (INVD1BWP30P140)     0.02     0.26 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U873/ZN (AOI21D8BWP30P140)     0.02     0.27 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U281/ZN (INVD0BWP30P140)     0.01     0.28 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U272/ZN (NR3D0BWP30P140)     0.02     0.30 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U125/ZN (ND2D1BWP30P140)     0.02     0.32 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U390/ZN (ND2OPTIBD2BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1024/ZN (ND2OPTIBD4BWP30P140)     0.01     0.35 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U779/ZN (AOI21D6BWP30P140)     0.02     0.37 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U380/ZN (NR2D4BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U828/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U829/ZN (ND3OPTPAD2BWP30P140)     0.01     0.41 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U943/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U376/ZN (INVD1BWP30P140)     0.02     0.44 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U549/ZN (ND2OPTIBD4BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1089/ZN (NR2D1BWP30P140)     0.01     0.47 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1088/ZN (INVD2BWP30P140)     0.01     0.48 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U110/ZN (AOI21OPTREPBD1BWP30P140)     0.02     0.49 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1086/ZN (NR2OPTPAD2BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U540/ZN (ND2D4BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U538/ZN (ND2OPTPAD6BWP30P140)     0.01     0.53 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U367/ZN (ND2OPTIBD4BWP30P140)     0.01     0.55 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U366/ZN (XNR2OPTND4BWP30P140)     0.02     0.57 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U536/ZN (INR2D4BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U100/ZN (NR2D2BWP30P140)     0.01     0.59 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1288/ZN (ND3OPTPAD2BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U90/ZN (INR2D2BWP30P140)     0.02     0.62 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U354/ZN (NR2OPTIBD6BWP30P140)     0.02     0.64 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1194/ZN (ND2D0BWP30P140)     0.01     0.65 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1135/ZN (ND2D0BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U514/ZN (OAI21D1BWP30P140)     0.02     0.68 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U846/ZN (ND3D1BWP30P140)     0.02     0.70 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U843/ZN (ND3OPTPAD2BWP30P140)     0.01     0.72 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U840/ZN (ND2OPTPAD4BWP30P140)     0.01     0.73 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U193/ZN (ND2OPTPAD8BWP30P140)     0.01     0.74 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U868/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U72/ZN (INVD2BWP30P140)     0.01     0.77 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U338/ZN (ND2OPTIBD4BWP30P140)     0.01     0.78 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U712/ZN (ND2D2BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1080/ZN (OAI31D1BWP30P140)     0.02     0.81 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1079/ZN (AOI21OPTREPBD1BWP30P140)     0.01     0.83 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U707/Z (XOR2UD1BWP30P140)     0.03     0.85 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U971/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U970/ZN (ND2OPTIBD4BWP30P140)     0.01     0.89 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U325/ZN (INVD2BWP30P140)     0.01     0.90 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U700/ZN (NR3D1BWP30P140)     0.01     0.91 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U165/ZN (ND2D1BWP30P140)     0.01     0.92 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U317/ZN (ND2OPTIBD4BWP30P140)     0.02     0.94 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U777/ZN (NR2OPTIBD12BWP30P140)     0.02     0.96 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U894/ZN (MUX2NOPTD4BWP30P140)     0.02     0.99 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U48/ZN (ND2D3BWP30P140)     0.02     1.00 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U812/ZN (ND3OPTPAD2BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U44/ZN (INVD1BWP30P140)     0.01     1.02 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U456/ZN (ND2OPTIBD2BWP30P140)     0.01     1.03 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U778/ZN (ND2OPTIBD4BWP30P140)     0.01     1.05 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U975/ZN (NR2OPTPAD4BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U967/ZN (NR2OPTIBD12BWP30P140)     0.01     1.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U900/ZN (INVD3BWP30P140)     0.01     1.09 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1070/ZN (MUX2NOPTD4BWP30P140)     0.02     1.10 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U792/ZN (ND2D3BWP30P140)     0.02     1.12 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U652/ZN (ND2OPTIBD4BWP30P140)     0.01     1.13 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U784/ZN (NR3OPTPAD2BWP30P140)     0.02     1.15 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U783/ZN (NR2OPTPAD4BWP30P140)     0.02     1.17 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1134/ZN (ND2OPTPAD12BWP30P140)     0.02     1.18 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U952/ZN (MUX2NOPTD6BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1128/ZN (INR2D2BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U435/ZN (NR2D1BWP30P140)     0.01     1.23 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U26/ZN (NR2D1BWP30P140)     0.02     1.25 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U628/ZN (ND2OPTIBD4BWP30P140)     0.02     1.27 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U624/ZN (AOI21D2BWP30P140)     0.02     1.29 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1131/ZN (XNR2OPTND2BWP30P140)     0.02     1.31 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U936/ZN (MUX2NOPTD4BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U299/ZN (INVD2BWP30P140)     0.01     1.34 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U427/ZN (ND2OPTPAD4BWP30P140)     0.01     1.35 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U152/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U979/ZN (NR2OPTPAD4BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U880/ZN (ND2OPTPAD4BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U878/ZN (ND2OPTIBD6BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U933/ZN (ND2OPTPAD2BWP30P140)     0.01     1.42 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U589/ZN (XNR2UD1BWP30P140)     0.01     1.43 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U588/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/dividend_reg_14__25_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/dividend_reg_14__25_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_14/x_square_sum_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/dividend_reg_14__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_14/x_square_sum_reg_10_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_14/x_square_sum_reg_10_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/data0[10] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_1)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1358/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U690/ZN (ND2D0BWP30P140)     0.01     0.12 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1492/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1185/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1118/ZN (NR2OPTPAD2BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1188/ZN (ND2D2BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U685/ZN (XNR2UD1BWP30P140)     0.02     0.20 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U144/ZN (MUX2NOPTD2BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1224/ZN (INVD0BWP30P140)     0.02     0.24 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U174/ZN (ND2D2BWP30P140)     0.02     0.26 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U358/ZN (ND2D3BWP30P140)     0.02     0.28 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U885/ZN (XNR2OPTND4BWP30P140)     0.02     0.30 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U669/ZN (ND2OPTIBD4BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U124/ZN (ND2D3BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U931/ZN (NR2OPTPAD2BWP30P140)     0.01     0.33 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U119/ZN (NR2D1P5BWP30P140)     0.01     0.34 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U930/ZN (ND2OPTIBD4BWP30P140)     0.01     0.35 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U867/ZN (ND3OPTPAD2BWP30P140)     0.02     0.38 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U866/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U865/ZN (OAI21D6BWP30P140)     0.02     0.41 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U115/ZN (XNR2UD1BWP30P140)     0.02     0.44 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U661/ZN (NR2OPTPAD2BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U660/ZN (ND2OPTPAD2BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U850/ZN (XNR2OPTND4BWP30P140)     0.02     0.48 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U112/ZN (ND2D4BWP30P140)     0.01     0.49 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U849/ZN (ND2OPTIBD4BWP30P140)     0.01     0.50 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U790/ZN (INVD4BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U911/ZN (ND2OPTPAD4BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U785/ZN (ND2OPTPAD6BWP30P140)     0.01     0.53 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U860/ZN (INVD2BWP30P140)     0.01     0.54 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U651/ZN (INR2D2BWP30P140)     0.01     0.55 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1058/ZN (INVD1BWP30P140)     0.01     0.56 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U473/ZN (ND2OPTPAD2BWP30P140)     0.01     0.57 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U470/ZN (ND2OPTIBD2BWP30P140)     0.01     0.58 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U643/ZN (ND2D1BWP30P140)     0.02     0.60 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1340/ZN (XNR2UD1BWP30P140)     0.02     0.62 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U776/ZN (INVD2BWP30P140)     0.02     0.64 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1081/ZN (NR2OPTPAD2BWP30P140)     0.01     0.65 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1025/ZN (NR2OPTPAD2BWP30P140)     0.01     0.66 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U461/ZN (ND2OPTIBD2BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U772/ZN (AOI21D2BWP30P140)     0.02     0.69 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U459/ZN (OAI21D4BWP30P140)     0.02     0.71 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U81/ZN (AOI21D2BWP30P140)     0.02     0.72 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U624/ZN (XNR2OPTND2BWP30P140)     0.02     0.74 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1021/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U615/ZN (INR2D2BWP30P140)     0.01     0.77 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1116/ZN (NR2OPTPAD1BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U763/ZN (ND2D3BWP30P140)     0.02     0.81 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1045/ZN (NR3OPTPAD6BWP30P140)     0.02     0.83 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1070/ZN (INR2D16BWP30P140)     0.02     0.85 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U598/ZN (INR2D2BWP30P140)     0.01     0.86 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U67/ZN (NR2D2BWP30P140)     0.01     0.87 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U585/ZN (ND2OPTPAD2BWP30P140)     0.01     0.87 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U238/ZN (INVD1BWP30P140)     0.02     0.89 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U578/ZN (NR3D1P5BWP30P140)     0.02     0.91 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U576/ZN (ND2D2BWP30P140)     0.01     0.92 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U852/Z (AN2D4BWP30P140)     0.02     0.94 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U571/ZN (INVD9BWP30P140)     0.01     0.96 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U432/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U53/ZN (ND2OPTIBD4BWP30P140)     0.01     0.99 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U947/ZN (ND2OPTPAD2BWP30P140)     0.01     1.01 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U563/ZN (NR3D1P5BWP30P140)     0.01     1.01 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U41/ZN (INVD1BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U553/ZN (ND2D2BWP30P140)     0.01     1.04 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U412/ZN (NR2D4BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U830/ZN (NR2OPTIBD6BWP30P140)     0.01     1.07 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1037/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U550/ZN (ND2OPTIBD4BWP30P140)     0.01     1.10 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U941/ZN (ND2OPTPAD1BWP30P140)     0.01     1.12 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U940/ZN (INVD2BWP30P140)     0.01     1.13 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U938/ZN (AOI21OPTREPBD2BWP30P140)     0.02     1.15 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U722/ZN (OAI21D2BWP30P140)     0.02     1.17 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1197/ZN (XNR2OPTND2BWP30P140)     0.02     1.19 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U832/ZN (MUX2NOPTD4BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U391/ZN (ND2D2BWP30P140)     0.01     1.22 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U718/ZN (INVD1BWP30P140)     0.01     1.23 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U717/ZN (INVD0BWP30P140)     0.01     1.24 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U17/ZN (OAI21D1BWP30P140)     0.02     1.26 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U387/ZN (AOI21OPTREPBD1BWP30P140)     0.02     1.28 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U955/ZN (ND2OPTIBD4BWP30P140)     0.02     1.30 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1236/ZN (AOI21D1BWP30P140)     0.02     1.32 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1172/Z (XOR2UD1BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U384/ZN (NR3D0BWP30P140)     0.01     1.35 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U10/ZN (NR2D0BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U509/ZN (NR2D1BWP30P140)     0.01     1.38 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U695/ZN (ND2OPTIBD2BWP30P140)     0.01     1.39 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1381/ZN (NR2OPTPAD2BWP30P140)     0.01     1.40 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1378/ZN (ND2D8BWP30P140)     0.02     1.42 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1657/ZN (INVD2BWP30P140)     0.01     1.43 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1663/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/dividend_reg_14__26_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/dividend_reg_14__26_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/x_square_sum_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/dividend_reg_14__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/x_square_sum_reg_1_/CP (DFCNQD2BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/x_square_sum_reg_1_/Q (DFCNQD2BWP30P140)     0.08     0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/data0[1] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_13)     0.00     0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1513/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U526/ZN (ND2D1BWP30P140)     0.01     0.11 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U524/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U522/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1430/ZN (NR2OPTPAD2BWP30P140)     0.02     0.16 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U625/ZN (ND2D0BWP30P140)     0.02     0.18 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U817/ZN (XNR2UD0BWP30P140)     0.02     0.21 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U815/ZN (MUX2NOPTD2BWP30P140)     0.03     0.23 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U337/ZN (INR2D1BWP30P140)     0.02     0.25 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1322/ZN (INVD0BWP30P140)     0.01     0.26 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U325/Z (AO21D1BWP30P140)     0.03     0.29 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U321/ZN (NR2OPTPAD1BWP30P140)     0.02     0.31 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U842/ZN (NR2OPTPAD2BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U491/ZN (AOI21OPTREPBD2BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U839/ZN (ND2OPTPAD2BWP30P140)     0.02     0.35 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U290/ZN (ND2OPTPAD2BWP30P140)     0.02     0.37 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U488/ZN (NR2OPTPAD2BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U838/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U837/ZN (OAI21D6BWP30P140)     0.02     0.41 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U938/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U253/ZN (ND2OPTPAD6BWP30P140)     0.01     0.44 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U478/ZN (ND2OPTPAD4BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1011/ZN (ND2OPTIBD2BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U791/ZN (INR2D4BWP30P140)     0.02     0.48 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U97/ZN (INVD1BWP30P140)     0.01     0.49 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U96/ZN (ND2D1BWP30P140)     0.01     0.50 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U230/ZN (ND2D1BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U784/ZN (AOI21D2BWP30P140)     0.02     0.53 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U876/ZN (ND2OPTIBD4BWP30P140)     0.01     0.54 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U875/ZN (XNR2OPTND4BWP30P140)     0.02     0.56 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U459/ZN (INVD3BWP30P140)     0.01     0.57 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U90/ZN (ND2D3BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U85/ZN (ND2D1BWP30P140)     0.01     0.59 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U80/ZN (ND2D1BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U211/ZN (AOI21D1BWP30P140)     0.02     0.63 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U210/ZN (ND2D1BWP30P140)     0.02     0.64 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U444/ZN (MUX2NOPTD2BWP30P140)     0.02     0.67 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U591/ZN (INR2D1BWP30P140)     0.02     0.69 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U760/ZN (NR2D3BWP30P140)     0.01     0.70 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U995/ZN (ND2OPTIBD2BWP30P140)     0.01     0.71 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U431/ZN (ND2OPTIBD4BWP30P140)     0.01     0.72 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U754/ZN (AOI21D4BWP30P140)     0.01     0.74 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U70/Z (XOR2OPTND2BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U994/ZN (MUX2NOPTD6BWP30P140)     0.02     0.78 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U422/ZN (ND2OPTIBD4BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U745/ZN (ND2OPTPAD2BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U743/ZN (ND2D2BWP30P140)     0.01     0.81 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1025/ZN (ND2OPTPAD4BWP30P140)     0.01     0.82 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U992/ZN (AOI21D6BWP30P140)     0.02     0.84 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U965/Z (BUFFD8BWP30P140)     0.02     0.86 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U953/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U952/ZN (ND2D2BWP30P140)     0.02     0.90 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U196/ZN (ND2OPTIBD2BWP30P140)     0.01     0.91 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U721/ZN (INR2D2BWP30P140)     0.02     0.93 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U890/ZN (NR2D4BWP30P140)     0.01     0.94 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U864/ZN (ND2OPTPAD8BWP30P140)     0.02     0.96 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U859/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U406/ZN (INR2D2BWP30P140)     0.01     0.99 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U713/ZN (INR2D2BWP30P140)     0.02     1.01 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U399/ZN (ND3D2BWP30P140)     0.02     1.02 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U395/ZN (ND2OPTPAD2BWP30P140)     0.02     1.04 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1362/ZN (AOI21D1BWP30P140)     0.02     1.06 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1384/Z (XOR2UD1BWP30P140)     0.03     1.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U846/ZN (ND2OPTIBD4BWP30P140)     0.01     1.10 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U385/ZN (ND2OPTPAD2BWP30P140)     0.01     1.11 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U382/ZN (ND2OPTIBD4BWP30P140)     0.01     1.12 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U843/ZN (ND2OPTIBD6BWP30P140)     0.01     1.14 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U941/ZN (NR2OPTPAD4BWP30P140)     0.02     1.15 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U683/ZN (OAI21D4BWP30P140)     0.02     1.17 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U681/ZN (ND2OPTPAD8BWP30P140)     0.02     1.19 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U376/ZN (INVD6BWP30P140)     0.01     1.20 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1418/ZN (INVD2BWP30P140)     0.01     1.21 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U23/ZN (MUX2NUD1BWP30P140)     0.03     1.23 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U664/ZN (INR2D1BWP30P140)     0.01     1.24 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1095/ZN (NR2D0BWP30P140)     0.02     1.27 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U159/ZN (INVD0BWP30P140)     0.02     1.28 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1634/Z (OR2D1BWP30P140)     0.02     1.30 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1150/ZN (NR2D1BWP30P140)     0.01     1.32 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1635/Z (XOR2UD1BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U540/ZN (ND2D1BWP30P140)     0.02     1.35 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U651/ZN (INVD0BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1106/ZN (NR2OPTPAD1BWP30P140)     0.01     1.38 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1104/ZN (ND3OPTPAD2BWP30P140)     0.01     1.39 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U637/ZN (NR3D2BWP30P140)     0.01     1.40 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U636/ZN (ND2D6BWP30P140)     0.01     1.42 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U2883/ZN (MUX2NUD1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/dividend_reg_14__15_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/dividend_reg_14__15_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[24]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/dividend_reg_14__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[24] (in)                                      0.00       0.10 f
  U1103/ZN (XNR2OPTND8BWP30P140)                          0.04       0.14 f
  u_spu_ln_top/ln_channel_number[1] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.14 f
  u_spu_ln_top/U63/ZN (INVD12BWP30P140)                   0.01       0.15 r
  u_spu_ln_top/U18/ZN (INVD8BWP30P140)                    0.01       0.16 f
  u_spu_ln_top/U32/ZN (INVD12BWP30P140)                   0.01       0.17 r
  u_spu_ln_top/U34/ZN (INVD15BWP30P140)                   0.01       0.18 f
  u_spu_ln_top/u_spu_ln_block_1/ln_channel_number[1] (spu_ln_block_14)     0.00     0.18 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/data1[1] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_14)     0.00     0.18 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U125/ZN (INVD1P5BWP30P140)     0.01     0.19 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U124/ZN (ND2D3BWP30P140)     0.02     0.21 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1050/ZN (INR2D4BWP30P140)     0.01     0.22 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U116/ZN (XNR2OPTND2BWP30P140)     0.01     0.24 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U112/ZN (NR2D1BWP30P140)     0.02     0.25 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U393/ZN (NR2OPTPAD1BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U269/ZN (NR2D1BWP30P140)     0.02     0.28 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U873/ZN (ND3OPTPAD2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U951/ZN (NR2OPTPAD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U950/ZN (XNR2OPTND4BWP30P140)     0.01     0.33 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U741/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U682/ZN (ND2OPTIBD4BWP30P140)     0.02     0.36 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U100/ZN (NR2D4BWP30P140)     0.01     0.38 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U738/ZN (XNR2OPTND4BWP30P140)     0.02     0.39 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U370/ZN (OAI21D4BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U95/ZN (XNR2UD1BWP30P140)     0.02     0.43 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U785/ZN (NR2OPTPAD2BWP30P140)     0.02     0.45 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U784/ZN (ND2OPTIBD4BWP30P140)     0.01     0.46 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U783/ZN (XNR2OPTND4BWP30P140)     0.02     0.48 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U759/ZN (NR2OPTPAD2BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U758/ZN (NR2D2BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U757/ZN (ND2OPTIBD4BWP30P140)     0.01     0.51 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U849/ZN (ND2OPTIBD2BWP30P140)     0.01     0.52 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U533/Z (XOR2UD1BWP30P140)     0.02     0.54 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U530/ZN (NR2D2BWP30P140)     0.02     0.57 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U886/ZN (XNR2OPTND4BWP30P140)     0.02     0.59 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1060/ZN (NR2OPTPAD1BWP30P140)     0.01     0.60 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U79/ZN (ND2D1BWP30P140)     0.01     0.61 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1030/ZN (ND2OPTIBD4BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1029/ZN (INR2D8BWP30P140)     0.02     0.65 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U885/ZN (MUX2NOPTD4BWP30P140)     0.02     0.67 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U842/ZN (INR2D4BWP30P140)     0.01     0.68 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U72/ZN (INVD3BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U895/ZN (ND3OPTPAD2BWP30P140)     0.01     0.70 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U935/ZN (ND2OPTIBD4BWP30P140)     0.01     0.71 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1536/ZN (INVD0BWP30P140)     0.01     0.72 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U336/ZN (OAI21D1BWP30P140)     0.02     0.74 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U507/ZN (XNR2UD1BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U648/ZN (INR2D1BWP30P140)     0.01     0.78 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U498/ZN (NR2OPTPAD1BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U325/ZN (INVD1BWP30P140)     0.01     0.79 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U64/ZN (NR2D1BWP30P140)     0.01     0.81 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1318/ZN (ND3OPTPAD2BWP30P140)     0.02     0.83 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1283/ZN (NR2D4BWP30P140)     0.02     0.84 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U637/ZN (NR2OPTPAD8BWP30P140)     0.01     0.85 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U770/Z (BUFFD2BWP30P140)     0.02     0.87 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U809/ZN (NR2D1BWP30P140)     0.01     0.88 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U808/ZN (NR2OPTPAD2BWP30P140)     0.01     0.90 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U57/ZN (NR2OPTPAD1BWP30P140)     0.01     0.91 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U905/ZN (ND3D2BWP30P140)     0.02     0.93 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U903/ZN (ND3D2BWP30P140)     0.01     0.94 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1321/ZN (XNR2OPTND2BWP30P140)     0.02     0.96 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U975/ZN (MUX2NOPTD4BWP30P140)     0.02     0.99 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U478/ZN (ND2D3BWP30P140)     0.01     1.00 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U974/ZN (INVD2BWP30P140)     0.01     1.00 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U973/ZN (NR2OPTPAD2BWP30P140)     0.01     1.01 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U972/ZN (OAI21OPTREPBD2BWP30P140)     0.01     1.03 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U614/ZN (OAI21D2BWP30P140)     0.01     1.04 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U899/ZN (INR2D8BWP30P140)     0.03     1.07 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U898/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1047/ZN (ND2OPTIBD4BWP30P140)     0.01     1.10 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U31/ZN (ND2D1BWP30P140)     0.01     1.12 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U455/ZN (ND2OPTPAD2BWP30P140)     0.01     1.13 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U597/ZN (AOI21D6BWP30P140)     0.02     1.15 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U595/ZN (OAI21D2BWP30P140)     0.01     1.17 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U830/Z (XOR2D1BWP30P140)     0.03     1.20 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U448/ZN (ND2D3BWP30P140)     0.01     1.21 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U445/ZN (ND2OPTPAD2BWP30P140)     0.01     1.23 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1035/ZN (ND2OPTIBD4BWP30P140)     0.01     1.24 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U439/ZN (IND2D2BWP30P140)     0.01     1.25 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U436/ZN (IND2D2BWP30P140)     0.01     1.26 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U430/ZN (NR2D3BWP30P140)     0.01     1.28 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U428/ZN (NR2OPTIBD6BWP30P140)     0.01     1.29 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U801/ZN (ND2OPTIBD16BWP30P140)     0.01     1.31 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U794/ZN (MUX2NOPTD4BWP30P140)     0.02     1.32 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U10/ZN (ND2D3BWP30P140)     0.02     1.34 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U417/ZN (ND2OPTIBD4BWP30P140)     0.02     1.36 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1058/ZN (NR2D2BWP30P140)     0.01     1.37 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U570/ZN (NR2D3BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1008/ZN (ND2OPTPAD4BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1007/ZN (ND2OPTPAD4BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U408/ZN (ND2OPTIBD6BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U4/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U960/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/dividend_reg_14__25_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/dividend_reg_14__25_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_14/x_square_sum_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/dividend_reg_14__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_14/x_square_sum_reg_10_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_14/x_square_sum_reg_10_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/data0[10] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_1)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1358/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U690/ZN (ND2D0BWP30P140)     0.01     0.12 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1492/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1185/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1118/ZN (NR2OPTPAD2BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1188/ZN (ND2D2BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U685/ZN (XNR2UD1BWP30P140)     0.02     0.20 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U144/ZN (MUX2NOPTD2BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1224/ZN (INVD0BWP30P140)     0.02     0.24 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U174/ZN (ND2D2BWP30P140)     0.02     0.26 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U358/ZN (ND2D3BWP30P140)     0.02     0.28 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U885/ZN (XNR2OPTND4BWP30P140)     0.02     0.30 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U669/ZN (ND2OPTIBD4BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U124/ZN (ND2D3BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U931/ZN (NR2OPTPAD2BWP30P140)     0.01     0.33 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U119/ZN (NR2D1P5BWP30P140)     0.01     0.34 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U930/ZN (ND2OPTIBD4BWP30P140)     0.01     0.35 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U867/ZN (ND3OPTPAD2BWP30P140)     0.02     0.38 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U866/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U865/ZN (OAI21D6BWP30P140)     0.02     0.41 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U115/ZN (XNR2UD1BWP30P140)     0.02     0.44 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U661/ZN (NR2OPTPAD2BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U660/ZN (ND2OPTPAD2BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U850/ZN (XNR2OPTND4BWP30P140)     0.02     0.48 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U112/ZN (ND2D4BWP30P140)     0.01     0.49 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U849/ZN (ND2OPTIBD4BWP30P140)     0.01     0.50 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U790/ZN (INVD4BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U911/ZN (ND2OPTPAD4BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U785/ZN (ND2OPTPAD6BWP30P140)     0.01     0.53 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U860/ZN (INVD2BWP30P140)     0.01     0.54 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U651/ZN (INR2D2BWP30P140)     0.01     0.55 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1058/ZN (INVD1BWP30P140)     0.01     0.56 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U473/ZN (ND2OPTPAD2BWP30P140)     0.01     0.57 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U470/ZN (ND2OPTIBD2BWP30P140)     0.01     0.58 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U643/ZN (ND2D1BWP30P140)     0.02     0.60 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1340/ZN (XNR2UD1BWP30P140)     0.02     0.62 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U776/ZN (INVD2BWP30P140)     0.02     0.64 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1081/ZN (NR2OPTPAD2BWP30P140)     0.01     0.65 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1025/ZN (NR2OPTPAD2BWP30P140)     0.01     0.66 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U461/ZN (ND2OPTIBD2BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U772/ZN (AOI21D2BWP30P140)     0.02     0.69 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U459/ZN (OAI21D4BWP30P140)     0.02     0.71 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U81/ZN (AOI21D2BWP30P140)     0.02     0.72 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U624/ZN (XNR2OPTND2BWP30P140)     0.02     0.74 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1021/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U615/ZN (INR2D2BWP30P140)     0.01     0.77 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1116/ZN (NR2OPTPAD1BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U763/ZN (ND2D3BWP30P140)     0.02     0.81 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1045/ZN (NR3OPTPAD6BWP30P140)     0.02     0.83 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1070/ZN (INR2D16BWP30P140)     0.02     0.85 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U598/ZN (INR2D2BWP30P140)     0.01     0.86 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U67/ZN (NR2D2BWP30P140)     0.01     0.87 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U585/ZN (ND2OPTPAD2BWP30P140)     0.01     0.87 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U238/ZN (INVD1BWP30P140)     0.02     0.89 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U578/ZN (NR3D1P5BWP30P140)     0.02     0.91 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U576/ZN (ND2D2BWP30P140)     0.01     0.92 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U852/Z (AN2D4BWP30P140)     0.02     0.94 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U571/ZN (INVD9BWP30P140)     0.01     0.96 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U432/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U53/ZN (ND2OPTIBD4BWP30P140)     0.01     0.99 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U947/ZN (ND2OPTPAD2BWP30P140)     0.01     1.01 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U563/ZN (NR3D1P5BWP30P140)     0.01     1.01 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U41/ZN (INVD1BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U553/ZN (ND2D2BWP30P140)     0.01     1.04 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U412/ZN (NR2D4BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U830/ZN (NR2OPTIBD6BWP30P140)     0.01     1.07 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1037/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U550/ZN (ND2OPTIBD4BWP30P140)     0.01     1.10 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U941/ZN (ND2OPTPAD1BWP30P140)     0.01     1.12 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U940/ZN (INVD2BWP30P140)     0.01     1.13 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U938/ZN (AOI21OPTREPBD2BWP30P140)     0.02     1.15 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U722/ZN (OAI21D2BWP30P140)     0.02     1.17 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1197/ZN (XNR2OPTND2BWP30P140)     0.02     1.19 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U832/ZN (MUX2NOPTD4BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U391/ZN (ND2D2BWP30P140)     0.01     1.22 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U718/ZN (INVD1BWP30P140)     0.01     1.23 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U717/ZN (INVD0BWP30P140)     0.01     1.24 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U17/ZN (OAI21D1BWP30P140)     0.02     1.26 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U387/ZN (AOI21OPTREPBD1BWP30P140)     0.02     1.28 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U955/ZN (ND2OPTIBD4BWP30P140)     0.02     1.30 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1236/ZN (AOI21D1BWP30P140)     0.02     1.32 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1172/Z (XOR2UD1BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U384/ZN (NR3D0BWP30P140)     0.01     1.35 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U10/ZN (NR2D0BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U509/ZN (NR2D1BWP30P140)     0.01     1.38 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U695/ZN (ND2OPTIBD2BWP30P140)     0.01     1.39 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1381/ZN (NR2OPTPAD2BWP30P140)     0.01     1.40 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1378/ZN (ND2D8BWP30P140)     0.02     1.42 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1657/ZN (INVD2BWP30P140)     0.01     1.43 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1662/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/dividend_reg_14__25_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/dividend_reg_14__25_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[24]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/dividend_reg_14__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  spu_instr[24] (in)                                      0.00       0.10 r
  U1071/ZN (INVD8BWP30P140)                               0.01       0.11 f
  U1107/ZN (NR2OPTPAD8BWP30P140)                          0.02       0.13 r
  U1090/ZN (ND2OPTPAD8BWP30P140)                          0.01       0.14 f
  U1091/ZN (NR3OPTPAD8BWP30P140)                          0.02       0.15 r
  U1113/ZN (XNR2OPTND8BWP30P140)                          0.02       0.17 r
  u_spu_ln_top/ln_channel_number[9] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.17 r
  u_spu_ln_top/U68/ZN (INVD6BWP30P140)                    0.01       0.18 f
  u_spu_ln_top/U19/ZN (INVD6BWP30P140)                    0.01       0.19 r
  u_spu_ln_top/U13/ZN (INVD12BWP30P140)                   0.01       0.20 f
  u_spu_ln_top/U24/ZN (INVD12BWP30P140)                   0.01       0.21 r
  u_spu_ln_top/u_spu_ln_block_4/ln_channel_number[9] (spu_ln_block_11)     0.00     0.21 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/data1[9] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_11)     0.00     0.21 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U143/ZN (INVD3BWP30P140)     0.01     0.22 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U410/ZN (NR2D1BWP30P140)     0.02     0.24 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U875/ZN (INVD1BWP30P140)     0.02     0.26 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U873/ZN (AOI21D8BWP30P140)     0.02     0.27 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U281/ZN (INVD0BWP30P140)     0.01     0.28 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U272/ZN (NR3D0BWP30P140)     0.02     0.30 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U125/ZN (ND2D1BWP30P140)     0.02     0.32 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U390/ZN (ND2OPTIBD2BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1024/ZN (ND2OPTIBD4BWP30P140)     0.01     0.35 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U779/ZN (AOI21D6BWP30P140)     0.02     0.37 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U380/ZN (NR2D4BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U828/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U829/ZN (ND3OPTPAD2BWP30P140)     0.01     0.41 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U943/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U376/ZN (INVD1BWP30P140)     0.02     0.44 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U549/ZN (ND2OPTIBD4BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1089/ZN (NR2D1BWP30P140)     0.01     0.47 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1088/ZN (INVD2BWP30P140)     0.01     0.48 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U110/ZN (AOI21OPTREPBD1BWP30P140)     0.02     0.49 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1086/ZN (NR2OPTPAD2BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U540/ZN (ND2D4BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U538/ZN (ND2OPTPAD6BWP30P140)     0.01     0.53 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U367/ZN (ND2OPTIBD4BWP30P140)     0.01     0.55 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U366/ZN (XNR2OPTND4BWP30P140)     0.02     0.57 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U536/ZN (INR2D4BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U100/ZN (NR2D2BWP30P140)     0.01     0.59 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1288/ZN (ND3OPTPAD2BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U90/ZN (INR2D2BWP30P140)     0.02     0.62 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U354/ZN (NR2OPTIBD6BWP30P140)     0.02     0.64 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1194/ZN (ND2D0BWP30P140)     0.01     0.65 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1135/ZN (ND2D0BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U514/ZN (OAI21D1BWP30P140)     0.02     0.68 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U846/ZN (ND3D1BWP30P140)     0.02     0.70 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U843/ZN (ND3OPTPAD2BWP30P140)     0.01     0.72 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U840/ZN (ND2OPTPAD4BWP30P140)     0.01     0.73 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U193/ZN (ND2OPTPAD8BWP30P140)     0.01     0.74 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U868/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U72/ZN (INVD2BWP30P140)     0.01     0.77 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U338/ZN (ND2OPTIBD4BWP30P140)     0.01     0.78 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U712/ZN (ND2D2BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1080/ZN (OAI31D1BWP30P140)     0.02     0.81 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1079/ZN (AOI21OPTREPBD1BWP30P140)     0.01     0.83 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U707/Z (XOR2UD1BWP30P140)     0.03     0.85 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U971/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U970/ZN (ND2OPTIBD4BWP30P140)     0.01     0.89 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U325/ZN (INVD2BWP30P140)     0.01     0.90 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U700/ZN (NR3D1BWP30P140)     0.01     0.91 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U165/ZN (ND2D1BWP30P140)     0.01     0.92 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U317/ZN (ND2OPTIBD4BWP30P140)     0.02     0.94 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U777/ZN (NR2OPTIBD12BWP30P140)     0.02     0.96 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U894/ZN (MUX2NOPTD4BWP30P140)     0.02     0.99 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U48/ZN (ND2D3BWP30P140)     0.02     1.00 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U812/ZN (ND3OPTPAD2BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U44/ZN (INVD1BWP30P140)     0.01     1.02 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U456/ZN (ND2OPTIBD2BWP30P140)     0.01     1.03 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U778/ZN (ND2OPTIBD4BWP30P140)     0.01     1.05 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U975/ZN (NR2OPTPAD4BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U967/ZN (NR2OPTIBD12BWP30P140)     0.01     1.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U900/ZN (INVD3BWP30P140)     0.01     1.09 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1070/ZN (MUX2NOPTD4BWP30P140)     0.02     1.10 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U792/ZN (ND2D3BWP30P140)     0.02     1.12 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U652/ZN (ND2OPTIBD4BWP30P140)     0.01     1.13 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U784/ZN (NR3OPTPAD2BWP30P140)     0.02     1.15 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U783/ZN (NR2OPTPAD4BWP30P140)     0.02     1.17 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1134/ZN (ND2OPTPAD12BWP30P140)     0.02     1.18 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U952/ZN (MUX2NOPTD6BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1128/ZN (INR2D2BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U435/ZN (NR2D1BWP30P140)     0.01     1.23 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U26/ZN (NR2D1BWP30P140)     0.02     1.25 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U628/ZN (ND2OPTIBD4BWP30P140)     0.02     1.27 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U624/ZN (AOI21D2BWP30P140)     0.02     1.29 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1131/ZN (XNR2OPTND2BWP30P140)     0.02     1.31 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U936/ZN (MUX2NOPTD4BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U299/ZN (INVD2BWP30P140)     0.01     1.34 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U427/ZN (ND2OPTPAD4BWP30P140)     0.01     1.35 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U152/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U979/ZN (NR2OPTPAD4BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U880/ZN (ND2OPTPAD4BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U878/ZN (ND2OPTIBD6BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U931/ZN (ND2OPTPAD2BWP30P140)     0.01     1.42 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1338/ZN (XNR2UD1BWP30P140)     0.01     1.43 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1337/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/dividend_reg_14__27_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/dividend_reg_14__27_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_1/quotient_out_4_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out_reg_2_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out_reg_2_/Q (DFCNQD1BWP30P140)     0.09     0.09 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out[2] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_14)     0.00     0.09 r
  u_spu_ln_top/u_spu_ln_block_1/U1617/ZN (INVD1BWP30P140)     0.03     0.12 f
  u_spu_ln_top/u_spu_ln_block_1/U1402/CO (FA1D1BWP30P140)     0.05     0.17 f
  u_spu_ln_top/u_spu_ln_block_1/U2817/CO (FA1D1BWP30P140)     0.04     0.21 f
  u_spu_ln_top/u_spu_ln_block_1/U429/CO (FA1D1BWP30P140)     0.04     0.25 f
  u_spu_ln_top/u_spu_ln_block_1/U1405/S (FA1D1BWP30P140)     0.10     0.35 r
  u_spu_ln_top/u_spu_ln_block_1/U1701/ZN (INVD2BWP30P140)     0.04     0.39 f
  u_spu_ln_top/u_spu_ln_block_1/U2816/ZN (MUX2ND0BWP30P140)     0.04     0.43 r
  u_spu_ln_top/u_spu_ln_block_1/U2830/ZN (NR2D1BWP30P140)     0.04     0.47 f
  u_spu_ln_top/u_spu_ln_block_1/U1733/Z (AO22D0BWP30P140)     0.05     0.52 f
  u_spu_ln_top/u_spu_ln_block_1/U1407/ZN (AOI221D0BWP30P140)     0.04     0.55 r
  u_spu_ln_top/u_spu_ln_block_1/U2916/ZN (MUX2ND0BWP30P140)     0.04     0.59 r
  u_spu_ln_top/u_spu_ln_block_1/U1406/CO (FA1D0BWP30P140)     0.05     0.65 r
  u_spu_ln_top/u_spu_ln_block_1/U579/CO (FA1D0BWP30P140)     0.05     0.70 r
  u_spu_ln_top/u_spu_ln_block_1/U1408/S (FA1D0BWP30P140)     0.08     0.78 f
  u_spu_ln_top/u_spu_ln_block_1/U1564/CO (FA1D1BWP30P140)     0.05     0.83 f
  u_spu_ln_top/u_spu_ln_block_1/U149/CO (FA1OPTCD1BWP30P140)     0.03     0.86 f
  u_spu_ln_top/u_spu_ln_block_1/U2940/CO (FA1D1BWP30P140)     0.04     0.89 f
  u_spu_ln_top/u_spu_ln_block_1/U2941/CO (FA1D1BWP30P140)     0.04     0.93 f
  u_spu_ln_top/u_spu_ln_block_1/U1628/CO (FA1OPTCD1BWP30P140)     0.03     0.96 f
  u_spu_ln_top/u_spu_ln_block_1/U2942/CO (FA1D1BWP30P140)     0.04     1.00 f
  u_spu_ln_top/u_spu_ln_block_1/U2943/CO (FA1D1BWP30P140)     0.04     1.04 f
  u_spu_ln_top/u_spu_ln_block_1/U1629/CO (FA1OPTCD1BWP30P140)     0.03     1.07 f
  u_spu_ln_top/u_spu_ln_block_1/U2944/CO (FA1D1BWP30P140)     0.04     1.11 f
  u_spu_ln_top/u_spu_ln_block_1/U1630/CO (FA1OPTCD1BWP30P140)     0.03     1.14 f
  u_spu_ln_top/u_spu_ln_block_1/U1769/CO (FA1OPTCD1BWP30P140)     0.02     1.16 f
  u_spu_ln_top/u_spu_ln_block_1/U2928/ZN (MAOI222D0BWP30P140)     0.03     1.19 r
  u_spu_ln_top/u_spu_ln_block_1/U90/ZN (OAI22D0BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_1/U1625/ZN (OAI22D1BWP30P140)     0.02     1.24 r
  u_spu_ln_top/u_spu_ln_block_1/U2932/ZN (MAOI222D1BWP30P140)     0.03     1.26 f
  u_spu_ln_top/u_spu_ln_block_1/U2933/ZN (MAOI222D1BWP30P140)     0.03     1.30 r
  u_spu_ln_top/u_spu_ln_block_1/U89/ZN (OAI22D0BWP30P140)     0.02     1.32 f
  u_spu_ln_top/u_spu_ln_block_1/U1627/ZN (OAI22D1BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_1/U2937/ZN (MAOI222D1BWP30P140)     0.03     1.37 f
  u_spu_ln_top/u_spu_ln_block_1/U2938/ZN (MAOI222D1BWP30P140)     0.03     1.40 r
  u_spu_ln_top/u_spu_ln_block_1/U53/ZN (OAI22D0BWP30P140)     0.02     1.42 f
  u_spu_ln_top/u_spu_ln_block_1/U130/ZN (OAI22D1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_1/quotient_out_4_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_1/quotient_out_4_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_10/x_square_sum_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/dividend_reg_14__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_10/x_square_sum_reg_17_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_10/x_square_sum_reg_17_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/data0[17] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_5)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1464/ZN (INVD1BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1340/ZN (ND2D1BWP30P140)     0.02     0.11 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1470/ZN (NR2D1BWP30P140)     0.02     0.14 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1339/ZN (ND2OPTIBD2BWP30P140)     0.01     0.15 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U821/ZN (INVD0BWP30P140)     0.01     0.16 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1147/ZN (ND2OPTIBD2BWP30P140)     0.01     0.17 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U444/ZN (XNR2UD1BWP30P140)     0.02     0.19 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U605/ZN (MUX2NOPTD2BWP30P140)     0.03     0.22 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1224/ZN (NR2D0BWP30P140)     0.03     0.24 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U863/ZN (AOI21D1BWP30P140)     0.02     0.26 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1107/ZN (INVD1BWP30P140)     0.01     0.27 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1009/ZN (NR2OPTPAD2BWP30P140)     0.01     0.28 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1110/ZN (INVD1BWP30P140)     0.01     0.29 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U907/ZN (OAI21D2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1108/ZN (NR2OPTPAD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U894/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.33 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U419/ZN (NR2OPTPAD1BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1048/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.36 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U838/ZN (ND2OPTPAD4BWP30P140)     0.01     0.37 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1159/ZN (INVD2BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1158/ZN (ND2OPTIBD2BWP30P140)     0.01     0.39 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U790/ZN (ND2D2BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1011/ZN (ND3OPTPAD2BWP30P140)     0.02     0.42 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U785/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U410/ZN (INVD2BWP30P140)     0.01     0.44 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U408/ZN (ND2OPTIBD2BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U780/ZN (ND2OPTPAD2BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1142/ZN (ND3OPTPAD2BWP30P140)     0.02     0.48 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U404/ZN (ND2OPTIBD2BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U918/ZN (ND2OPTPAD2BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U917/ZN (INVD4BWP30P140)     0.01     0.51 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U898/ZN (ND2OPTPAD4BWP30P140)     0.01     0.52 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U915/ZN (ND2OPTPAD8BWP30P140)     0.01     0.54 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U176/Z (AN2D2BWP30P140)     0.02     0.56 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U774/ZN (AOI21D2BWP30P140)     0.01     0.57 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1004/ZN (AOI21OPTREPBD1BWP30P140)     0.02     0.59 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U888/ZN (ND2OPTIBD4BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U157/ZN (ND2OPTPAD2BWP30P140)     0.01     0.62 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U150/ZN (ND2OPTPAD4BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U929/ZN (INR2D8BWP30P140)     0.02     0.65 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U144/ZN (INVD2BWP30P140)     0.01     0.66 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U965/ZN (ND2OPTIBD4BWP30P140)     0.01     0.66 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U964/ZN (INR2D4BWP30P140)     0.02     0.69 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U122/ZN (NR3D1BWP30P140)     0.01     0.70 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U116/ZN (NR2D3BWP30P140)     0.02     0.72 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1031/ZN (ND2OPTPAD4BWP30P140)     0.01     0.73 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U878/ZN (ND2OPTPAD16BWP30P140)     0.01     0.74 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U113/ZN (INVD4BWP30P140)     0.01     0.75 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U111/ZN (ND2OPTIBD2BWP30P140)     0.01     0.76 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U558/ZN (ND2OPTIBD2BWP30P140)     0.01     0.78 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U556/ZN (ND2OPTPAD2BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U733/ZN (ND2OPTIBD2BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U859/ZN (NR2OPTPAD2BWP30P140)     0.01     0.81 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U727/ZN (ND2OPTPAD2BWP30P140)     0.01     0.82 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U267/ZN (NR2D4BWP30P140)     0.01     0.84 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U390/ZN (NR2OPTIBD12BWP30P140)     0.01     0.85 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1068/ZN (MUX2NOPTD4BWP30P140)     0.02     0.87 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U547/ZN (ND2OPTIBD2BWP30P140)     0.01     0.88 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U543/ZN (ND2OPTIBD2BWP30P140)     0.01     0.90 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U990/ZN (IND2D2BWP30P140)     0.02     0.92 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U80/ZN (ND2OPTIBD6BWP30P140)     0.01     0.93 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U712/ZN (AOI21D2BWP30P140)     0.01     0.94 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U705/ZN (XNR2OPTND2BWP30P140)     0.02     0.97 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U387/ZN (ND2D1BWP30P140)     0.02     0.98 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U69/ZN (ND2D2BWP30P140)     0.02     1.00 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U686/ZN (ND2OPTIBD2BWP30P140)     0.02     1.02 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U523/ZN (ND2OPTIBD2BWP30P140)     0.01     1.03 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U952/ZN (ND2OPTPAD4BWP30P140)     0.01     1.04 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U61/ZN (ND2OPTIBD6BWP30P140)     0.01     1.06 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U872/ZN (NR2OPTPAD8BWP30P140)     0.02     1.07 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U54/ZN (INVD2BWP30P140)     0.01     1.08 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U516/ZN (ND2OPTIBD2BWP30P140)     0.01     1.09 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1118/ZN (ND3OPTPAD2BWP30P140)     0.02     1.11 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U511/ZN (ND2OPTIBD4BWP30P140)     0.02     1.13 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U42/ZN (INVD2BWP30P140)     0.01     1.14 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U502/ZN (ND2OPTPAD1BWP30P140)     0.01     1.15 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1027/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.17 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U660/ZN (ND2D3BWP30P140)     0.01     1.18 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U501/ZN (ND2OPTPAD2BWP30P140)     0.01     1.19 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U657/ZN (XNR2OPTND2BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U969/ZN (NR3D1BWP30P140)     0.02     1.23 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1163/ZN (NR2D1P5BWP30P140)     0.01     1.23 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1073/ZN (NR2OPTPAD2BWP30P140)     0.01     1.24 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1072/ZN (OAI21OPTREPBD2BWP30P140)     0.01     1.26 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1071/ZN (AOI21OPTREPBD4BWP30P140)     0.02     1.28 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1070/ZN (ND2OPTPAD8BWP30P140)     0.02     1.29 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U18/ZN (INVD8BWP30P140)     0.01     1.31 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U10/ZN (MUX2NOPTD2BWP30P140)     0.02     1.33 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U873/ZN (ND2OPTIBD4BWP30P140)     0.01     1.34 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1074/ZN (INVD2BWP30P140)     0.01     1.35 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U623/ZN (INVD1BWP30P140)     0.01     1.36 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U368/ZN (ND2D0BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U367/ZN (ND3OPTPAD1BWP30P140)     0.02     1.40 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U244/ZN (XNR2UD0BWP30P140)     0.02     1.42 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U612/ZN (INR2D1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/dividend_reg_14__24_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/dividend_reg_14__24_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/x_square_sum_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/dividend_reg_14__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/x_square_sum_reg_1_/CP (DFCNQD2BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/x_square_sum_reg_1_/Q (DFCNQD2BWP30P140)     0.08     0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/data0[1] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_13)     0.00     0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1513/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U526/ZN (ND2D1BWP30P140)     0.01     0.11 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U524/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U522/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1430/ZN (NR2OPTPAD2BWP30P140)     0.02     0.16 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U625/ZN (ND2D0BWP30P140)     0.02     0.18 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U817/ZN (XNR2UD0BWP30P140)     0.02     0.21 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U815/ZN (MUX2NOPTD2BWP30P140)     0.03     0.23 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U337/ZN (INR2D1BWP30P140)     0.02     0.25 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1322/ZN (INVD0BWP30P140)     0.01     0.26 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U325/Z (AO21D1BWP30P140)     0.03     0.29 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U321/ZN (NR2OPTPAD1BWP30P140)     0.02     0.31 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U842/ZN (NR2OPTPAD2BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U491/ZN (AOI21OPTREPBD2BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U839/ZN (ND2OPTPAD2BWP30P140)     0.02     0.35 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U290/ZN (ND2OPTPAD2BWP30P140)     0.02     0.37 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U488/ZN (NR2OPTPAD2BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U838/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U837/ZN (OAI21D6BWP30P140)     0.02     0.41 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U938/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U253/ZN (ND2OPTPAD6BWP30P140)     0.01     0.44 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U478/ZN (ND2OPTPAD4BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1011/ZN (ND2OPTIBD2BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U791/ZN (INR2D4BWP30P140)     0.02     0.48 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U97/ZN (INVD1BWP30P140)     0.01     0.49 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U96/ZN (ND2D1BWP30P140)     0.01     0.50 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U230/ZN (ND2D1BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U784/ZN (AOI21D2BWP30P140)     0.02     0.53 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U876/ZN (ND2OPTIBD4BWP30P140)     0.01     0.54 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U875/ZN (XNR2OPTND4BWP30P140)     0.02     0.56 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U87/ZN (ND2D2BWP30P140)     0.01     0.57 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U886/ZN (INVD2BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1557/ZN (INVD0BWP30P140)     0.01     0.59 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1241/ZN (ND2D1BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U209/Z (XOR2UD1BWP30P140)     0.04     0.64 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U872/ZN (MUX2NOPTD2BWP30P140)     0.03     0.67 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1078/ZN (INR2D1BWP30P140)     0.01     0.68 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U759/ZN (INVD1BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U585/ZN (ND2OPTIBD2BWP30P140)     0.01     0.70 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U205/ZN (NR2OPTPAD1BWP30P140)     0.01     0.71 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U204/ZN (NR2OPTPAD1BWP30P140)     0.01     0.72 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U752/ZN (AOI21D2BWP30P140)     0.02     0.74 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U751/ZN (XNR2OPTND2BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U750/ZN (INR2D2BWP30P140)     0.01     0.78 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U584/ZN (NR2OPTPAD1BWP30P140)     0.02     0.79 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1029/ZN (ND2OPTIBD4BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1028/ZN (AOI21D4BWP30P140)     0.02     0.82 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U992/ZN (AOI21D6BWP30P140)     0.02     0.84 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U965/Z (BUFFD8BWP30P140)     0.02     0.86 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U953/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U950/ZN (INVD2BWP30P140)     0.01     0.89 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U416/ZN (ND2OPTIBD4BWP30P140)     0.01     0.90 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U907/ZN (INR2D1BWP30P140)     0.02     0.92 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1159/ZN (INVD2BWP30P140)     0.01     0.93 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1158/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.95 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U410/ZN (XNR2UD1BWP30P140)     0.02     0.97 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U572/ZN (INVD2BWP30P140)     0.01     0.98 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U404/ZN (ND2OPTIBD2BWP30P140)     0.01     0.99 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1061/ZN (ND3OPTPAD2BWP30P140)     0.01     1.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1167/ZN (ND2OPTIBD2BWP30P140)     0.02     1.02 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U705/ZN (NR2OPTPAD1BWP30P140)     0.02     1.03 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U394/ZN (ND2OPTIBD2BWP30P140)     0.01     1.05 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1139/ZN (NR2D4BWP30P140)     0.02     1.07 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U979/ZN (INR2D8BWP30P140)     0.01     1.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1092/ZN (MUX2NOPTD2BWP30P140)     0.02     1.10 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U36/ZN (ND2D3BWP30P140)     0.02     1.12 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U35/ZN (ND2D1BWP30P140)     0.01     1.13 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1064/ZN (INVD2BWP30P140)     0.01     1.14 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1062/ZN (AOI21D6BWP30P140)     0.01     1.16 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1091/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.18 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U678/ZN (ND2D2BWP30P140)     0.02     1.19 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U674/ZN (ND2OPTIBD2BWP30P140)     0.01     1.20 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1349/ZN (XNR2UD1BWP30P140)     0.01     1.22 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1348/ZN (NR3D0BWP30P140)     0.02     1.24 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U978/ZN (NR2OPTPAD1BWP30P140)     0.01     1.25 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1051/ZN (NR2OPTPAD1BWP30P140)     0.01     1.26 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U658/ZN (INR2D6BWP30P140)     0.03     1.29 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1049/ZN (ND2OPTPAD12BWP30P140)     0.02     1.31 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U911/ZN (MUX2NOPTD4BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U539/ZN (ND2OPTPAD2BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1136/ZN (ND2D2BWP30P140)     0.02     1.36 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1352/ZN (INVD1BWP30P140)     0.01     1.37 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U6/ZN (ND3OPTPAD1BWP30P140)     0.02     1.39 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1408/ZN (ND2D1BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U3/ZN (NR2OPTPAD1BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U638/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U345/ZN (INR2D1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/dividend_reg_14__24_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/dividend_reg_14__24_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[24]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/dividend_reg_14__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  spu_instr[24] (in)                                      0.00       0.10 r
  U1071/ZN (INVD8BWP30P140)                               0.01       0.11 f
  U1107/ZN (NR2OPTPAD8BWP30P140)                          0.02       0.13 r
  U1090/ZN (ND2OPTPAD8BWP30P140)                          0.01       0.14 f
  U1091/ZN (NR3OPTPAD8BWP30P140)                          0.02       0.15 r
  U1113/ZN (XNR2OPTND8BWP30P140)                          0.02       0.17 r
  u_spu_ln_top/ln_channel_number[9] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.17 r
  u_spu_ln_top/U68/ZN (INVD6BWP30P140)                    0.01       0.18 f
  u_spu_ln_top/U19/ZN (INVD6BWP30P140)                    0.01       0.19 r
  u_spu_ln_top/U13/ZN (INVD12BWP30P140)                   0.01       0.20 f
  u_spu_ln_top/U24/ZN (INVD12BWP30P140)                   0.01       0.21 r
  u_spu_ln_top/u_spu_ln_block_4/ln_channel_number[9] (spu_ln_block_11)     0.00     0.21 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/data1[9] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_11)     0.00     0.21 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U143/ZN (INVD3BWP30P140)     0.01     0.22 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U410/ZN (NR2D1BWP30P140)     0.02     0.24 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U875/ZN (INVD1BWP30P140)     0.02     0.26 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U873/ZN (AOI21D8BWP30P140)     0.02     0.27 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U281/ZN (INVD0BWP30P140)     0.01     0.28 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U272/ZN (NR3D0BWP30P140)     0.02     0.30 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U125/ZN (ND2D1BWP30P140)     0.02     0.32 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U390/ZN (ND2OPTIBD2BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1024/ZN (ND2OPTIBD4BWP30P140)     0.01     0.35 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U779/ZN (AOI21D6BWP30P140)     0.02     0.37 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U380/ZN (NR2D4BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U828/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U829/ZN (ND3OPTPAD2BWP30P140)     0.01     0.41 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U943/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U376/ZN (INVD1BWP30P140)     0.02     0.44 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U549/ZN (ND2OPTIBD4BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1089/ZN (NR2D1BWP30P140)     0.01     0.47 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1088/ZN (INVD2BWP30P140)     0.01     0.48 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U110/ZN (AOI21OPTREPBD1BWP30P140)     0.02     0.49 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1086/ZN (NR2OPTPAD2BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U540/ZN (ND2D4BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U538/ZN (ND2OPTPAD6BWP30P140)     0.01     0.53 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U367/ZN (ND2OPTIBD4BWP30P140)     0.01     0.55 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U366/ZN (XNR2OPTND4BWP30P140)     0.02     0.57 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U536/ZN (INR2D4BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U100/ZN (NR2D2BWP30P140)     0.01     0.59 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1288/ZN (ND3OPTPAD2BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U90/ZN (INR2D2BWP30P140)     0.02     0.62 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U354/ZN (NR2OPTIBD6BWP30P140)     0.02     0.64 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1194/ZN (ND2D0BWP30P140)     0.01     0.65 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1135/ZN (ND2D0BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U514/ZN (OAI21D1BWP30P140)     0.02     0.68 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U846/ZN (ND3D1BWP30P140)     0.02     0.70 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U843/ZN (ND3OPTPAD2BWP30P140)     0.01     0.72 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U840/ZN (ND2OPTPAD4BWP30P140)     0.01     0.73 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U193/ZN (ND2OPTPAD8BWP30P140)     0.01     0.74 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U868/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U72/ZN (INVD2BWP30P140)     0.01     0.77 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U338/ZN (ND2OPTIBD4BWP30P140)     0.01     0.78 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U712/ZN (ND2D2BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1080/ZN (OAI31D1BWP30P140)     0.02     0.81 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1079/ZN (AOI21OPTREPBD1BWP30P140)     0.01     0.83 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U707/Z (XOR2UD1BWP30P140)     0.03     0.85 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U971/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U970/ZN (ND2OPTIBD4BWP30P140)     0.01     0.89 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U325/ZN (INVD2BWP30P140)     0.01     0.90 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U700/ZN (NR3D1BWP30P140)     0.01     0.91 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U165/ZN (ND2D1BWP30P140)     0.01     0.92 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U317/ZN (ND2OPTIBD4BWP30P140)     0.02     0.94 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U777/ZN (NR2OPTIBD12BWP30P140)     0.02     0.96 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U894/ZN (MUX2NOPTD4BWP30P140)     0.02     0.99 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U48/ZN (ND2D3BWP30P140)     0.02     1.00 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U812/ZN (ND3OPTPAD2BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U44/ZN (INVD1BWP30P140)     0.01     1.02 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U456/ZN (ND2OPTIBD2BWP30P140)     0.01     1.03 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U778/ZN (ND2OPTIBD4BWP30P140)     0.01     1.05 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U975/ZN (NR2OPTPAD4BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U967/ZN (NR2OPTIBD12BWP30P140)     0.01     1.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U900/ZN (INVD3BWP30P140)     0.01     1.09 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1070/ZN (MUX2NOPTD4BWP30P140)     0.02     1.10 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U792/ZN (ND2D3BWP30P140)     0.02     1.12 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U652/ZN (ND2OPTIBD4BWP30P140)     0.01     1.13 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U784/ZN (NR3OPTPAD2BWP30P140)     0.02     1.15 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U783/ZN (NR2OPTPAD4BWP30P140)     0.02     1.17 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1134/ZN (ND2OPTPAD12BWP30P140)     0.02     1.18 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1130/ZN (MUX2NOPTD4BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U34/ZN (AOI21D1BWP30P140)     0.02     1.23 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U633/ZN (ND2D1BWP30P140)     0.02     1.24 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U629/ZN (AOI21D2BWP30P140)     0.02     1.26 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U431/ZN (NR2OPTPAD2BWP30P140)     0.02     1.28 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1098/ZN (NR3D8BWP30P140)     0.03     1.30 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U429/ZN (INVD3BWP30P140)     0.01     1.31 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U614/ZN (ND2OPTPAD2BWP30P140)     0.01     1.32 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U607/ZN (ND2D2BWP30P140)     0.02     1.34 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U21/ZN (INVD2BWP30P140)     0.01     1.35 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U797/ZN (AOI21D4BWP30P140)     0.02     1.36 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U862/ZN (ND2OPTPAD2BWP30P140)     0.01     1.38 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U861/ZN (ND3OPTPAD2BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U5/ZN (OAI21OPTREPBD1BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U419/ZN (NR2D2BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U418/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U3/ZN (INR2D1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/dividend_reg_14__24_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/dividend_reg_14__24_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/quotient_out_4_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out_reg_1_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out_reg_1_/Q (DFCNQD1BWP30P140)     0.08     0.08 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out[1] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_13)     0.00     0.08 r
  u_spu_ln_top/u_spu_ln_block_2/U279/ZN (INVD1BWP30P140)     0.02     0.10 f
  u_spu_ln_top/u_spu_ln_block_2/U2848/CO (HA1D1BWP30P140)     0.02     0.12 f
  u_spu_ln_top/u_spu_ln_block_2/U1473/CO (FA1D1BWP30P140)     0.04     0.16 f
  u_spu_ln_top/u_spu_ln_block_2/U1290/CO (FA1D0BWP30P140)     0.05     0.21 f
  u_spu_ln_top/u_spu_ln_block_2/U2822/CO (FA1D1BWP30P140)     0.04     0.25 f
  u_spu_ln_top/u_spu_ln_block_2/U12/CO (FA1D2BWP30P140)     0.04     0.28 f
  u_spu_ln_top/u_spu_ln_block_2/U2794/CO (FA1D1BWP30P140)     0.04     0.32 f
  u_spu_ln_top/u_spu_ln_block_2/U2792/CO (FA1D1BWP30P140)     0.04     0.36 f
  u_spu_ln_top/u_spu_ln_block_2/U2779/S (FA1D1BWP30P140)     0.09     0.45 f
  u_spu_ln_top/u_spu_ln_block_2/U2780/ZN (INVD1BWP30P140)     0.06     0.52 r
  u_spu_ln_top/u_spu_ln_block_2/U2793/ZN (MUX2ND0BWP30P140)     0.03     0.55 f
  u_spu_ln_top/u_spu_ln_block_2/U2807/ZN (NR2D0BWP30P140)     0.10     0.65 r
  u_spu_ln_top/u_spu_ln_block_2/U960/ZN (AOI222D0BWP30P140)     0.05     0.69 f
  u_spu_ln_top/u_spu_ln_block_2/U2917/ZN (MUX2ND0BWP30P140)     0.05     0.75 f
  u_spu_ln_top/u_spu_ln_block_2/U2947/CO (FA1D1BWP30P140)     0.06     0.81 f
  u_spu_ln_top/u_spu_ln_block_2/U1670/CO (FA1D0BWP30P140)     0.05     0.86 f
  u_spu_ln_top/u_spu_ln_block_2/U1671/CO (FA1OPTCD1BWP30P140)     0.03     0.89 f
  u_spu_ln_top/u_spu_ln_block_2/U2948/CO (FA1D1BWP30P140)     0.04     0.92 f
  u_spu_ln_top/u_spu_ln_block_2/U2949/CO (FA1D1BWP30P140)     0.04     0.96 f
  u_spu_ln_top/u_spu_ln_block_2/U1771/CO (FA1OPTCD1BWP30P140)     0.03     0.99 f
  u_spu_ln_top/u_spu_ln_block_2/U2950/CO (FA1D1BWP30P140)     0.04     1.03 f
  u_spu_ln_top/u_spu_ln_block_2/U1791/CO (FA1OPTCD2BWP30P140)     0.02     1.06 f
  u_spu_ln_top/u_spu_ln_block_2/U1790/CO (FA1OPTCD1BWP30P140)     0.03     1.08 f
  u_spu_ln_top/u_spu_ln_block_2/U1799/CO (FA1OPTCD2BWP30P140)     0.02     1.11 f
  u_spu_ln_top/u_spu_ln_block_2/U40/CO (FA1OPTCD1BWP30P140)     0.03     1.13 f
  u_spu_ln_top/u_spu_ln_block_2/U132/CO (FA1D1BWP30P140)     0.03     1.17 f
  u_spu_ln_top/u_spu_ln_block_2/U265/ZN (OAI22D0BWP30P140)     0.02     1.19 r
  u_spu_ln_top/u_spu_ln_block_2/U263/ZN (OAI21D0BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_2/U262/ZN (OAI22D1BWP30P140)     0.02     1.23 r
  u_spu_ln_top/u_spu_ln_block_2/U1749/ZN (MAOI222D0BWP30P140)     0.03     1.26 f
  u_spu_ln_top/u_spu_ln_block_2/U275/ZN (OAI22D1BWP30P140)     0.02     1.28 r
  u_spu_ln_top/u_spu_ln_block_2/U272/ZN (OAI22D1BWP30P140)     0.02     1.30 f
  u_spu_ln_top/u_spu_ln_block_2/U270/ZN (MOAI22D1BWP30P140)     0.02     1.32 r
  u_spu_ln_top/u_spu_ln_block_2/U269/ZN (MAOI222D1BWP30P140)     0.03     1.34 f
  u_spu_ln_top/u_spu_ln_block_2/U2940/ZN (MAOI222D1BWP30P140)     0.03     1.38 r
  u_spu_ln_top/u_spu_ln_block_2/U2942/ZN (MAOI222D1BWP30P140)     0.03     1.40 f
  u_spu_ln_top/u_spu_ln_block_2/U2943/ZN (MAOI222D1BWP30P140)     0.03     1.44 r
  u_spu_ln_top/u_spu_ln_block_2/quotient_out_4_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_2/quotient_out_4_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_addertree/dataOut_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_14/lnF_reg_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_addertree/dataOut_reg_18_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_addertree/dataOut_reg_18_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_addertree/dataOut[18] (spu_sm_addertree_1)     0.00     0.09 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/dataIn[18] (spu_sm_lnu_1)     0.00     0.09 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/u_spu_sm_lnu_lod/dataIn[9] (spu_sm_lnu_lod_1)     0.00     0.09 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/u_spu_sm_lnu_lod/U17/ZN (NR4D1BWP30P140)     0.02     0.12 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/u_spu_sm_lnu_lod/U16/Z (AN2D1BWP30P140)     0.03     0.15 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/u_spu_sm_lnu_lod/U5/ZN (INVD0BWP30P140)     0.01     0.16 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/u_spu_sm_lnu_lod/U20/ZN (NR4D0BWP30P140)     0.07     0.23 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/u_spu_sm_lnu_lod/dataOut[4] (spu_sm_lnu_lod_1)     0.00     0.23 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U5/ZN (INVD0BWP30P140)     0.05     0.28 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U204/ZN (NR2D0BWP30P140)     0.05     0.32 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U207/ZN (ND2D0BWP30P140)     0.03     0.36 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U163/ZN (INVD0BWP30P140)     0.05     0.41 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U76/ZN (AOI22D0BWP30P140)     0.03     0.43 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U217/ZN (OAI211D0BWP30P140)     0.02     0.46 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U97/ZN (NR2D0BWP30P140)     0.02     0.48 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U279/ZN (AOI21D0BWP30P140)     0.05     0.53 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U280/ZN (INVD1BWP30P140)     0.03     0.56 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U116/S (FA1D0BWP30P140)     0.09     0.65 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U127/S (FA1D0BWP30P140)     0.08     0.73 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U139/CO (FA1D1BWP30P140)     0.05     0.78 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U140/CO (FA1D0BWP30P140)     0.05     0.83 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U141/CO (FA1D1BWP30P140)     0.04     0.87 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U142/CO (FA1D0BWP30P140)     0.05     0.92 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U143/CO (FA1D1BWP30P140)     0.04     0.96 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U144/CO (FA1D0BWP30P140)     0.05     1.01 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U145/CO (FA1D1BWP30P140)     0.04     1.05 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U53/CO (FA1OPTCD1BWP30P140)     0.03     1.08 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U146/CO (FA1D1BWP30P140)     0.04     1.12 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U55/CO (FA1OPTCD1BWP30P140)     0.03     1.15 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U54/CO (FA1OPTCD1BWP30P140)     0.03     1.17 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U147/CO (FA1D1BWP30P140)     0.04     1.21 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U148/CO (FA1D0BWP30P140)     0.05     1.26 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U149/CO (FA1D1BWP30P140)     0.04     1.30 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U150/CO (FA1D1BWP30P140)     0.03     1.33 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U25/ZN (INVD1BWP30P140)     0.01     1.34 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U6/ZN (ND2D1BWP30P140)     0.01     1.35 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U24/ZN (AOI21D1BWP30P140)     0.02     1.37 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U59/ZN (MAOI222D1BWP30P140)     0.03     1.40 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/U23/ZN (OAI22D1BWP30P140)     0.02     1.42 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/dataOut[15] (spu_sm_lnu_1)     0.00     1.42 r
  u_spu_sm_top/u_spu_sm_block_14/lnF_reg_reg_15_/D (EDFQD1BWP30P140)     0.00     1.42 r
  data arrival time                                                  1.42

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_14/lnF_reg_reg_15_/CP (EDFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.04       1.42
  data required time                                                 1.42
  --------------------------------------------------------------------------
  data required time                                                 1.42
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_8/x_square_sum_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/dividend_reg_14__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_8/x_square_sum_reg_16_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_8/x_square_sum_reg_16_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/data0[16] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_7)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1259/ZN (INVD0BWP30P140)     0.02     0.10 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1334/ZN (ND2D1BWP30P140)     0.02     0.12 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1483/ZN (NR2D1BWP30P140)     0.02     0.14 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U304/ZN (ND2D1BWP30P140)     0.02     0.16 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U609/ZN (NR2D1BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U750/ZN (ND2D2BWP30P140)     0.01     0.19 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U607/ZN (XNR2UD1BWP30P140)     0.02     0.20 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U742/ZN (MUX2NOPTD2BWP30P140)     0.02     0.22 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1103/ZN (INVD1BWP30P140)     0.01     0.24 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U741/Z (AN2D2BWP30P140)     0.02     0.26 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U597/ZN (AOI21D2BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U833/ZN (ND2OPTIBD4BWP30P140)     0.02     0.29 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U731/ZN (ND2OPTPAD2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U981/ZN (NR2OPTPAD4BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U398/ZN (OAI21D6BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U583/ZN (NR2D3BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U265/ZN (OAI21D4BWP30P140)     0.02     0.36 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U773/ZN (ND2OPTIBD6BWP30P140)     0.01     0.37 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U393/ZN (NR3D1P5BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1016/ZN (INVD2BWP30P140)     0.01     0.39 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1015/ZN (ND2OPTIBD4BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U237/ZN (ND2OPTPAD2BWP30P140)     0.01     0.42 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U386/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U922/ZN (ND2OPTIBD6BWP30P140)     0.01     0.45 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U124/Z (AN2D1BWP30P140)     0.03     0.48 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1107/ZN (NR3D0BWP30P140)     0.01     0.49 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1106/ZN (AOI31D1BWP30P140)     0.02     0.51 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1296/ZN (ND2D1BWP30P140)     0.02     0.53 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1064/ZN (NR2OPTPAD2BWP30P140)     0.02     0.55 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U859/ZN (AOI21D4BWP30P140)     0.01     0.56 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U559/ZN (INVD2BWP30P140)     0.01     0.57 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U817/ZN (ND2OPTIBD4BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U106/ZN (ND2OPTIBD2BWP30P140)     0.01     0.59 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U103/ZN (ND2OPTIBD2BWP30P140)     0.01     0.60 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U543/ZN (ND2OPTPAD2BWP30P140)     0.01     0.61 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U90/ZN (ND2OPTIBD4BWP30P140)     0.02     0.63 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U200/ZN (NR2D8BWP30P140)     0.02     0.65 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U352/ZN (ND2OPTIBD2BWP30P140)     0.01     0.65 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1370/ZN (INVD1BWP30P140)     0.01     0.67 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U351/ZN (OAI211OPTREPBD1BWP30P140)     0.02     0.69 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U840/ZN (ND3D2BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1009/ZN (ND3OPTPAD2BWP30P140)     0.01     0.71 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U844/ZN (ND2OPTIBD4BWP30P140)     0.01     0.73 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U837/ZN (ND2OPTPAD6BWP30P140)     0.01     0.74 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U790/ZN (MUX2NOPTD2BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U76/ZN (NR2D1BWP30P140)     0.02     0.78 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U75/ZN (NR2D1BWP30P140)     0.01     0.79 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U513/ZN (ND2D1BWP30P140)     0.01     0.80 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1055/ZN (ND3OPTPAD2BWP30P140)     0.01     0.81 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1039/ZN (OAI22OPTPBD2BWP30P140)     0.02     0.82 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1038/ZN (OAI21D6BWP30P140)     0.02     0.84 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U799/Z (BUFFD12BWP30P140)     0.02     0.86 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U336/ZN (ND2OPTIBD2BWP30P140)     0.01     0.87 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U496/ZN (ND2OPTIBD2BWP30P140)     0.01     0.88 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U993/ZN (NR2OPTPAD2BWP30P140)     0.01     0.89 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U992/ZN (ND3OPTPAD2BWP30P140)     0.02     0.92 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U61/ZN (NR2D2BWP30P140)     0.01     0.93 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1114/ZN (NR2OPTPAD2BWP30P140)     0.01     0.94 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1378/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.95 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1053/ZN (XNR2OPTND4BWP30P140)     0.02     0.97 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U828/ZN (MUX2NOPTD4BWP30P140)     0.02     0.99 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U187/ZN (INVD2BWP30P140)     0.01     1.00 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U186/ZN (ND2OPTPAD2BWP30P140)     0.01     1.01 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U678/ZN (INR2D2BWP30P140)     0.02     1.04 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U906/ZN (AOI21D2BWP30P140)     0.01     1.05 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U903/ZN (ND2OPTIBD4BWP30P140)     0.01     1.06 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1033/ZN (AOI22D1BWP30P140)     0.02     1.08 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U671/ZN (AOI22D2BWP30P140)     0.02     1.11 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U663/ZN (NR3D1BWP30P140)     0.02     1.13 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1032/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.15 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1358/ZN (NR2OPTIBD6BWP30P140)     0.02     1.16 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1276/ZN (ND2OPTPAD12BWP30P140)     0.02     1.18 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U804/ZN (MUX2NOPTD4BWP30P140)     0.02     1.20 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U28/ZN (INR2D1BWP30P140)     0.02     1.23 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U658/ZN (INVD2BWP30P140)     0.01     1.24 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U964/ZN (ND3OPTPAD2BWP30P140)     0.01     1.25 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U453/ZN (ND2OPTIBD4BWP30P140)     0.02     1.27 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1318/ZN (AOI21D2BWP30P140)     0.02     1.28 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1379/ZN (XNR2OPTND2BWP30P140)     0.02     1.31 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1128/Z (MUX2OPTD6BWP30P140)     0.03     1.33 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U444/ZN (ND2OPTPAD2BWP30P140)     0.01     1.34 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U309/ZN (ND2D1BWP30P140)     0.01     1.35 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U307/ZN (ND2OPTPAD2BWP30P140)     0.01     1.37 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1336/ZN (AOI21D2BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1353/ZN (OAI211OPTREPBD2BWP30P140)     0.02     1.40 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U2908/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/U1391/ZN (NR2D1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/dividend_reg_14__24_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum/dividend_reg_14__24_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[52]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_1/EUOut_A2_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[52] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[4] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/u_spu_sm_block_1/sm_input_scale[4] (spu_sm_block_14)     0.00     0.10 f
  u_spu_sm_top/u_spu_sm_block_1/U31/ZN (NR4D0BWP30P140)     0.06     0.16 r
  u_spu_sm_top/u_spu_sm_block_1/U30/ZN (INVD0BWP30P140)     0.04     0.19 f
  u_spu_sm_top/u_spu_sm_block_1/U151/Z (OR2D2BWP30P140)     0.05     0.24 f
  u_spu_sm_top/u_spu_sm_block_1/U382/Z (OR2D1BWP30P140)     0.03     0.27 f
  u_spu_sm_top/u_spu_sm_block_1/U479/ZN (INVD2BWP30P140)     0.03     0.30 r
  u_spu_sm_top/u_spu_sm_block_1/U16/Z (AO22D0BWP30P140)     0.10     0.39 r
  u_spu_sm_top/u_spu_sm_block_1/U21/ZN (INVD0BWP30P140)     0.04     0.43 f
  u_spu_sm_top/u_spu_sm_block_1/U56/ZN (IND2D1BWP30P140)     0.04     0.47 f
  u_spu_sm_top/u_spu_sm_block_1/U49/ZN (ND2OPTPAD1BWP30P140)     0.02     0.49 r
  u_spu_sm_top/u_spu_sm_block_1/U613/S (FA1D1BWP30P140)     0.08     0.57 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/dataIn[5] (spu_sm_expu_237)     0.00     0.57 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/dataIn[5] (spu_sm_expu_mul_237)     0.00     0.57 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U5/ZN (INVD1BWP30P140)     0.02     0.59 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U42/S (FA1D1BWP30P140)     0.07     0.66 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U22/CO (FA1D0BWP30P140)     0.05     0.71 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U23/CO (FA1D0BWP30P140)     0.05     0.76 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U17/CO (FA1D0BWP30P140)     0.05     0.81 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U12/CO (FA1D0BWP30P140)     0.05     0.86 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U13/CO (FA1D0BWP30P140)     0.05     0.91 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U14/CO (FA1D0BWP30P140)     0.05     0.96 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U16/CO (FA1D0BWP30P140)     0.05     1.01 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U49/CO (FA1D1BWP30P140)     0.04     1.05 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.04     1.09 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.04     1.13 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U24/CO (FA1D0BWP30P140)     0.05     1.17 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.21 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U18/CO (FA1D0BWP30P140)     0.05     1.26 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U53/CO (FA1D1BWP30P140)     0.04     1.30 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U48/Z (XOR2UD1BWP30P140)     0.03     1.33 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_237)     0.00     1.33 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/U7/ZN (NR3D0BWP30P140)     0.03     1.35 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/U6/ZN (ND2OPTIBD2BWP30P140)     0.03     1.38 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/U3/ZN (NR2D2BWP30P140)     0.02     1.40 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/U13/ZN (AOI22D0BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/U12/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/dataOut[2] (spu_sm_expu_237)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_1/EUOut_A2_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_1/EUOut_A2_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_12/u_mean_x_sum/div_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_12/quotient_out_6_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_sum/div_data_out_reg_0_/CP (DFCNQD4BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_sum/div_data_out_reg_0_/Q (DFCNQD4BWP30P140)     0.07     0.07 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_sum/div_data_out[0] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_3)     0.00     0.07 r
  u_spu_ln_top/u_spu_ln_block_12/U2429/ZN (INVD1BWP30P140)     0.04     0.12 f
  u_spu_ln_top/u_spu_ln_block_12/U297/CO (HA1D0BWP30P140)     0.04     0.16 f
  u_spu_ln_top/u_spu_ln_block_12/U1701/CO (FA1D1BWP30P140)     0.04     0.19 f
  u_spu_ln_top/u_spu_ln_block_12/U3173/CO (FA1D1BWP30P140)     0.04     0.23 f
  u_spu_ln_top/u_spu_ln_block_12/U3171/CO (FA1D1BWP30P140)     0.04     0.27 f
  u_spu_ln_top/u_spu_ln_block_12/U6/CO (FA1D2BWP30P140)     0.04     0.31 f
  u_spu_ln_top/u_spu_ln_block_12/U3144/CO (FA1D1BWP30P140)     0.04     0.35 f
  u_spu_ln_top/u_spu_ln_block_12/U1755/CO (FA1OPTCD1BWP30P140)     0.03     0.38 f
  u_spu_ln_top/u_spu_ln_block_12/U3133/S (FA1D1BWP30P140)     0.10     0.48 r
  u_spu_ln_top/u_spu_ln_block_12/U3134/ZN (INVD1BWP30P140)     0.06     0.54 f
  u_spu_ln_top/u_spu_ln_block_12/U489/ZN (MUX2ND0BWP30P140)     0.05     0.59 r
  u_spu_ln_top/u_spu_ln_block_12/U3146/ZN (ND3D0BWP30P140)     0.03     0.62 f
  u_spu_ln_top/u_spu_ln_block_12/U3147/ZN (INVD1BWP30P140)     0.04     0.66 r
  u_spu_ln_top/u_spu_ln_block_12/U742/ZN (AOI221D0BWP30P140)     0.04     0.70 f
  u_spu_ln_top/u_spu_ln_block_12/U3253/ZN (MUX2ND0BWP30P140)     0.05     0.75 f
  u_spu_ln_top/u_spu_ln_block_12/U1422/S (FA1D0BWP30P140)     0.10     0.85 r
  u_spu_ln_top/u_spu_ln_block_12/U1644/CO (FA1OPTCD1BWP30P140)     0.05     0.90 r
  u_spu_ln_top/u_spu_ln_block_12/U3299/CO (FA1D1BWP30P140)     0.03     0.93 r
  u_spu_ln_top/u_spu_ln_block_12/U3300/CO (FA1D1BWP30P140)     0.03     0.97 r
  u_spu_ln_top/u_spu_ln_block_12/U3301/CO (FA1D1BWP30P140)     0.04     1.00 r
  u_spu_ln_top/u_spu_ln_block_12/U1732/CO (FA1OPTCD1BWP30P140)     0.03     1.03 r
  u_spu_ln_top/u_spu_ln_block_12/U1736/CO (FA1OPTCD1BWP30P140)     0.03     1.06 r
  u_spu_ln_top/u_spu_ln_block_12/U1743/CO (FA1OPTCD1BWP30P140)     0.03     1.09 r
  u_spu_ln_top/u_spu_ln_block_12/U1752/CO (FA1OPTCD1BWP30P140)     0.03     1.12 r
  u_spu_ln_top/u_spu_ln_block_12/U1751/CO (FA1OPTCD1BWP30P140)     0.03     1.15 r
  u_spu_ln_top/u_spu_ln_block_12/U1787/CO (FA1OPTCD1BWP30P140)     0.03     1.18 r
  u_spu_ln_top/u_spu_ln_block_12/U90/ZN (OAI22D0BWP30P140)     0.02     1.20 f
  u_spu_ln_top/u_spu_ln_block_12/U3283/ZN (MAOI222D0BWP30P140)     0.03     1.23 r
  u_spu_ln_top/u_spu_ln_block_12/U1721/ZN (OAI22D1BWP30P140)     0.02     1.25 f
  u_spu_ln_top/u_spu_ln_block_12/U1720/ZN (MAOI222D1BWP30P140)     0.03     1.28 r
  u_spu_ln_top/u_spu_ln_block_12/U3286/ZN (MAOI222D1BWP30P140)     0.03     1.31 f
  u_spu_ln_top/u_spu_ln_block_12/U33/ZN (OAI22D0BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_12/U82/ZN (OAI22D1BWP30P140)     0.02     1.36 f
  u_spu_ln_top/u_spu_ln_block_12/U30/ZN (OAI22D0BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_12/U79/ZN (OAI22D1BWP30P140)     0.03     1.41 f
  u_spu_ln_top/u_spu_ln_block_12/U233/ZN (MAOI222D1BWP30P140)     0.03     1.43 r
  u_spu_ln_top/u_spu_ln_block_12/U3292/ZN (MAOI222D1BWP30P140)     0.03     1.46 f
  u_spu_ln_top/u_spu_ln_block_12/quotient_out_6_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.46 f
  data arrival time                                                  1.46

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_12/quotient_out_6_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                      0.00       1.46
  data required time                                                 1.46
  --------------------------------------------------------------------------
  data required time                                                 1.46
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/x_square_sum_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/dividend_reg_14__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/x_square_sum_reg_1_/CP (DFCNQD2BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/x_square_sum_reg_1_/Q (DFCNQD2BWP30P140)     0.08     0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/data0[1] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_13)     0.00     0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1513/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U526/ZN (ND2D1BWP30P140)     0.01     0.11 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U524/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U522/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1430/ZN (NR2OPTPAD2BWP30P140)     0.02     0.16 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U625/ZN (ND2D0BWP30P140)     0.02     0.18 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U817/ZN (XNR2UD0BWP30P140)     0.02     0.21 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U815/ZN (MUX2NOPTD2BWP30P140)     0.03     0.23 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U337/ZN (INR2D1BWP30P140)     0.02     0.25 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1322/ZN (INVD0BWP30P140)     0.01     0.26 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U325/Z (AO21D1BWP30P140)     0.03     0.29 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U321/ZN (NR2OPTPAD1BWP30P140)     0.02     0.31 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U842/ZN (NR2OPTPAD2BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U491/ZN (AOI21OPTREPBD2BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U839/ZN (ND2OPTPAD2BWP30P140)     0.02     0.35 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U290/ZN (ND2OPTPAD2BWP30P140)     0.02     0.37 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U488/ZN (NR2OPTPAD2BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U838/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U837/ZN (OAI21D6BWP30P140)     0.02     0.41 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U938/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U253/ZN (ND2OPTPAD6BWP30P140)     0.01     0.44 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U478/ZN (ND2OPTPAD4BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1011/ZN (ND2OPTIBD2BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U791/ZN (INR2D4BWP30P140)     0.02     0.48 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U97/ZN (INVD1BWP30P140)     0.01     0.49 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U96/ZN (ND2D1BWP30P140)     0.01     0.50 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U230/ZN (ND2D1BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U784/ZN (AOI21D2BWP30P140)     0.02     0.53 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U876/ZN (ND2OPTIBD4BWP30P140)     0.01     0.54 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U875/ZN (XNR2OPTND4BWP30P140)     0.02     0.56 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U87/ZN (ND2D2BWP30P140)     0.01     0.57 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U886/ZN (INVD2BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1557/ZN (INVD0BWP30P140)     0.01     0.59 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1241/ZN (ND2D1BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U209/Z (XOR2UD1BWP30P140)     0.04     0.64 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U872/ZN (MUX2NOPTD2BWP30P140)     0.03     0.67 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1078/ZN (INR2D1BWP30P140)     0.01     0.68 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U759/ZN (INVD1BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U585/ZN (ND2OPTIBD2BWP30P140)     0.01     0.70 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U205/ZN (NR2OPTPAD1BWP30P140)     0.01     0.71 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U204/ZN (NR2OPTPAD1BWP30P140)     0.01     0.72 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U752/ZN (AOI21D2BWP30P140)     0.02     0.74 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U751/ZN (XNR2OPTND2BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U750/ZN (INR2D2BWP30P140)     0.01     0.78 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U584/ZN (NR2OPTPAD1BWP30P140)     0.02     0.79 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1029/ZN (ND2OPTIBD4BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1028/ZN (AOI21D4BWP30P140)     0.02     0.82 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U992/ZN (AOI21D6BWP30P140)     0.02     0.84 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U965/Z (BUFFD8BWP30P140)     0.02     0.86 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U953/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U950/ZN (INVD2BWP30P140)     0.01     0.89 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U416/ZN (ND2OPTIBD4BWP30P140)     0.01     0.90 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U908/ZN (ND3OPTPAD2BWP30P140)     0.01     0.91 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U721/ZN (INR2D2BWP30P140)     0.01     0.92 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U890/ZN (NR2D4BWP30P140)     0.02     0.94 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U864/ZN (ND2OPTPAD8BWP30P140)     0.02     0.96 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U856/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U49/ZN (INVD0BWP30P140)     0.02     1.01 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U190/ZN (ND3D2BWP30P140)     0.02     1.03 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1354/ZN (ND3OPTPAD2BWP30P140)     0.02     1.04 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1139/ZN (NR2D4BWP30P140)     0.02     1.06 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U979/ZN (INR2D8BWP30P140)     0.01     1.07 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1092/ZN (MUX2NOPTD2BWP30P140)     0.02     1.10 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U36/ZN (ND2D3BWP30P140)     0.02     1.12 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U35/ZN (ND2D1BWP30P140)     0.01     1.13 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1064/ZN (INVD2BWP30P140)     0.01     1.14 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1062/ZN (AOI21D6BWP30P140)     0.01     1.15 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U378/ZN (OAI21D2BWP30P140)     0.02     1.17 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U680/ZN (XNR2OPTND2BWP30P140)     0.02     1.19 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U377/ZN (MUX2NOPTD4BWP30P140)     0.03     1.22 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U18/ZN (ND2D1BWP30P140)     0.02     1.24 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U368/ZN (OAI21D1BWP30P140)     0.02     1.26 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1153/ZN (AOI21D1BWP30P140)     0.02     1.28 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1000/ZN (ND2OPTIBD4BWP30P140)     0.02     1.29 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1152/ZN (XNR2UD1BWP30P140)     0.03     1.32 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U652/ZN (ND2D2BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1039/ZN (ND2OPTIBD2BWP30P140)     0.01     1.35 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U161/ZN (INR2D4BWP30P140)     0.01     1.36 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U349/ZN (NR2OPTPAD4BWP30P140)     0.01     1.37 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U528/ZN (ND3D2BWP30P140)     0.01     1.38 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1310/ZN (INVD0BWP30P140)     0.02     1.40 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U967/ZN (ND2OPTIBD2BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1383/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1366/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/dividend_reg_14__27_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/dividend_reg_14__27_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_12/x_square_sum_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/dividend_reg_14__22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_12/x_square_sum_reg_16_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_12/x_square_sum_reg_16_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/data0[16] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_3)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U688/ZN (NR2D1BWP30P140)     0.02     0.11 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U470/ZN (INR2D1BWP30P140)     0.03     0.13 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U466/ZN (ND2D0BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1403/ZN (INVD0BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U680/ZN (ND2OPTIBD2BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1298/ZN (XNR2UD1BWP30P140)     0.02     0.20 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U675/ZN (MUX2NOPTD2BWP30P140)     0.02     0.22 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U672/Z (AN2D2BWP30P140)     0.02     0.25 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1407/ZN (INVD0BWP30P140)     0.01     0.26 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U447/ZN (INR2D2BWP30P140)     0.02     0.28 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U443/ZN (ND2OPTPAD2BWP30P140)     0.01     0.29 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U438/ZN (NR3OPTPAD2BWP30P140)     0.02     0.31 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U762/ZN (XNR2OPTND4BWP30P140)     0.02     0.33 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U434/ZN (INVD3BWP30P140)     0.01     0.34 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U432/ZN (ND2D3BWP30P140)     0.01     0.35 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U431/ZN (ND2OPTIBD2BWP30P140)     0.01     0.36 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U748/ZN (INR2D4BWP30P140)     0.01     0.37 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U430/ZN (ND2OPTIBD4BWP30P140)     0.01     0.39 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U782/ZN (XNR2OPTND4BWP30P140)     0.02     0.41 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U927/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.42 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U702/ZN (NR2OPTPAD2BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U701/ZN (ND2OPTIBD6BWP30P140)     0.01     0.45 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U120/ZN (ND2OPTIBD4BWP30P140)     0.01     0.46 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1285/ZN (INVD1BWP30P140)     0.01     0.47 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1301/ZN (ND2OPTIBD2BWP30P140)     0.01     0.48 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U841/ZN (ND2D1BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U840/ZN (NR2OPTPAD1BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U838/ZN (NR2D4BWP30P140)     0.02     0.52 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U733/ZN (ND3OPTPAD2BWP30P140)     0.02     0.54 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U884/ZN (INVD2BWP30P140)     0.01     0.55 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U883/ZN (NR2OPTPAD2BWP30P140)     0.01     0.56 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U882/ZN (ND2OPTIBD6BWP30P140)     0.01     0.57 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U964/ZN (OAI211OPTREPBD2BWP30P140)     0.02     0.59 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U632/ZN (ND2OPTPAD2BWP30P140)     0.01     0.60 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U99/ZN (INVD1BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U713/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.62 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U625/ZN (OAI21D2BWP30P140)     0.02     0.64 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U623/ZN (MUX2NOPTD2BWP30P140)     0.02     0.66 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U618/ZN (INR2D1BWP30P140)     0.02     0.68 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U89/ZN (NR2OPTPAD1BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U324/ZN (ND2OPTIBD2BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U704/ZN (ND2D4BWP30P140)     0.01     0.72 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U606/ZN (ND2D1BWP30P140)     0.01     0.73 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U835/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.74 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U598/ZN (XNR2UD1BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U592/ZN (INR2D2BWP30P140)     0.02     0.78 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1016/ZN (INVD2BWP30P140)     0.01     0.79 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1015/ZN (IOA21D2BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U396/ZN (NR2OPTPAD1BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U579/ZN (ND2OPTIBD2BWP30P140)     0.01     0.81 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U578/ZN (NR2D2BWP30P140)     0.01     0.82 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U721/ZN (ND2OPTPAD4BWP30P140)     0.01     0.83 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1233/ZN (ND2OPTPAD12BWP30P140)     0.02     0.85 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1066/ZN (MUX2NOPTD4BWP30P140)     0.02     0.87 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U75/ZN (NR2D2BWP30P140)     0.02     0.89 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U567/ZN (INR2D2BWP30P140)     0.01     0.90 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U563/ZN (ND2OPTIBD2BWP30P140)     0.01     0.91 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U302/ZN (ND2OPTPAD2BWP30P140)     0.01     0.92 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U560/ZN (ND2OPTIBD2BWP30P140)     0.01     0.93 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U980/ZN (ND2OPTPAD2BWP30P140)     0.01     0.94 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U943/ZN (XNR2OPTND2BWP30P140)     0.02     0.96 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U773/ZN (MUX2NOPTD4BWP30P140)     0.02     0.99 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U771/ZN (AOI211OPTREPBD2BWP30P140)     0.01     1.00 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U65/ZN (NR3D1BWP30P140)     0.02     1.02 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U833/ZN (ND2OPTIBD2BWP30P140)     0.01     1.03 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U535/ZN (ND2OPTPAD2BWP30P140)     0.01     1.04 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U917/ZN (INR2D8BWP30P140)     0.03     1.07 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U891/ZN (MUX2NOPTD4BWP30P140)     0.02     1.08 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U49/ZN (ND2D3BWP30P140)     0.01     1.10 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U41/ZN (ND2D1BWP30P140)     0.01     1.11 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U374/ZN (ND2OPTIBD2BWP30P140)     0.01     1.12 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1009/ZN (AOI21D4BWP30P140)     0.03     1.15 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U36/ZN (OAI21D1P5BWP30P140)     0.02     1.17 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U512/ZN (XNR2OPTND2BWP30P140)     0.02     1.19 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1030/ZN (MUX2NOPTD4BWP30P140)     0.02     1.21 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1029/ZN (INR2D4BWP30P140)     0.01     1.23 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U28/ZN (AOI21D2BWP30P140)     0.02     1.25 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1027/ZN (OAI211OPTREPBD2BWP30P140)     0.03     1.27 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1247/ZN (ND2OPTPAD4BWP30P140)     0.01     1.29 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U722/ZN (NR2OPTIBD12BWP30P140)     0.01     1.30 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U986/ZN (MUX2NOPTD2BWP30P140)     0.03     1.33 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1305/ZN (INR2D4BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U958/ZN (AOI21D4BWP30P140)     0.01     1.36 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U484/ZN (ND2D1BWP30P140)     0.01     1.37 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U11/ZN (ND2D2BWP30P140)     0.01     1.38 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U9/ZN (NR2OPTPAD1BWP30P140)     0.01     1.39 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U6/ZN (NR2D1BWP30P140)     0.01     1.40 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1166/ZN (XNR2UD1BWP30P140)     0.02     1.42 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1165/ZN (MUX2NUD1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/dividend_reg_14__22_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/dividend_reg_14__22_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_12/EUOut_B4_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U12/ZN (INVD12BWP30P140)                   0.02       0.14 f
  u_spu_sm_top/u_spu_sm_block_12/sm_input_scale[1] (spu_sm_block_3)     0.00     0.14 f
  u_spu_sm_top/u_spu_sm_block_12/U106/ZN (INVD6BWP30P140)     0.02     0.15 r
  u_spu_sm_top/u_spu_sm_block_12/U103/ZN (INVD3BWP30P140)     0.01     0.17 f
  u_spu_sm_top/u_spu_sm_block_12/U14/ZN (ND2D2BWP30P140)     0.02     0.19 r
  u_spu_sm_top/u_spu_sm_block_12/U102/ZN (INVD6BWP30P140)     0.02     0.20 f
  u_spu_sm_top/u_spu_sm_block_12/U664/ZN (AOI222D1BWP30P140)     0.04     0.25 r
  u_spu_sm_top/u_spu_sm_block_12/U178/ZN (AOI221D0BWP30P140)     0.04     0.28 f
  u_spu_sm_top/u_spu_sm_block_12/U371/ZN (AOI211D1BWP30P140)     0.05     0.33 r
  u_spu_sm_top/u_spu_sm_block_12/U675/CO (FA1D1BWP30P140)     0.04     0.37 r
  u_spu_sm_top/u_spu_sm_block_12/U680/S (FA1D1BWP30P140)     0.08     0.45 f
  u_spu_sm_top/u_spu_sm_block_12/U702/CO (FA1D1BWP30P140)     0.05     0.50 f
  u_spu_sm_top/u_spu_sm_block_12/U703/CO (FA1D1BWP30P140)     0.04     0.54 f
  u_spu_sm_top/u_spu_sm_block_12/U704/CO (FA1D1BWP30P140)     0.04     0.58 f
  u_spu_sm_top/u_spu_sm_block_12/U705/CO (FA1D1BWP30P140)     0.04     0.62 f
  u_spu_sm_top/u_spu_sm_block_12/U706/CO (FA1D1BWP30P140)     0.04     0.66 f
  u_spu_sm_top/u_spu_sm_block_12/U707/CO (FA1D1BWP30P140)     0.04     0.69 f
  u_spu_sm_top/u_spu_sm_block_12/U708/CO (FA1D1BWP30P140)     0.04     0.73 f
  u_spu_sm_top/u_spu_sm_block_12/U709/CO (FA1D1BWP30P140)     0.04     0.77 f
  u_spu_sm_top/u_spu_sm_block_12/U710/CO (FA1D1BWP30P140)     0.04     0.81 f
  u_spu_sm_top/u_spu_sm_block_12/U711/S (FA1D1BWP30P140)     0.07     0.88 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/dataIn[11] (spu_sm_expu_51)     0.00     0.88 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/u_spu_sm_expu_mul/dataIn[11] (spu_sm_expu_mul_51)     0.00     0.88 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/u_spu_sm_expu_mul/U16/ZN (INVD0BWP30P140)     0.03     0.91 r
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/u_spu_sm_expu_mul/U19/S (FA1D1BWP30P140)     0.07     0.98 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/u_spu_sm_expu_mul/U46/CO (FA1D1BWP30P140)     0.05     1.03 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/u_spu_sm_expu_mul/U47/CO (FA1D1BWP30P140)     0.04     1.07 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/u_spu_sm_expu_mul/U48/CO (FA1D1BWP30P140)     0.04     1.10 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/u_spu_sm_expu_mul/U49/CO (FA1D1BWP30P140)     0.04     1.14 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.04     1.18 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.04     1.22 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.26 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/u_spu_sm_expu_mul/U53/CO (FA1D1BWP30P140)     0.04     1.29 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/u_spu_sm_expu_mul/U39/Z (XOR2UD1BWP30P140)     0.03     1.32 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_51)     0.00     1.32 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/U3/ZN (NR4D0BWP30P140)     0.03     1.35 r
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/U6/ZN (ND2OPTIBD2BWP30P140)     0.03     1.37 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/U19/ZN (NR2D1BWP30P140)     0.03     1.40 r
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/U58/ZN (AOI22D1BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/U7/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/dataOut[2] (spu_sm_expu_51)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_12/EUOut_B4_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_12/EUOut_B4_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/x_square_sum_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/dividend_reg_14__23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/x_square_sum_reg_4_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/x_square_sum_reg_4_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/data0[4] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_12)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1269/ZN (INVD0BWP30P140)     0.02     0.10 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1451/ZN (ND2D1BWP30P140)     0.01     0.12 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1452/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U466/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U342/ZN (NR2D3BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1346/ZN (ND2OPTIBD2BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U751/ZN (XNR2UD1BWP30P140)     0.02     0.20 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U748/ZN (MUX2NOPTD2BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1261/Z (AN2D0BWP30P140)     0.03     0.26 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U745/ZN (NR2D1BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U809/ZN (IAO21D2BWP30P140)     0.01     0.29 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U442/ZN (ND2OPTPAD2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U440/ZN (ND2OPTIBD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U992/ZN (INR2D4BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U321/ZN (INR2D4BWP30P140)     0.01     0.33 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U131/ZN (NR2D1P5BWP30P140)     0.01     0.34 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U932/ZN (INR2D4BWP30P140)     0.01     0.35 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U892/ZN (OAI21D4BWP30P140)     0.01     0.37 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U782/ZN (NR2OPTPAD2BWP30P140)     0.02     0.38 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U781/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U434/ZN (ND2OPTIBD4BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U558/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U725/ZN (ND2OPTIBD6BWP30P140)     0.02     0.44 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U724/ZN (ND2OPTPAD6BWP30P140)     0.01     0.45 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U722/ZN (ND2OPTIBD2BWP30P140)     0.01     0.46 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U924/ZN (INR2D4BWP30P140)     0.02     0.48 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U999/ZN (NR2D3BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U998/ZN (ND2OPTIBD4BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U545/ZN (ND2OPTIBD4BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U120/ZN (ND2OPTIBD8BWP30P140)     0.01     0.53 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U425/ZN (ND2OPTIBD4BWP30P140)     0.01     0.54 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U247/ZN (NR2OPTPAD1BWP30P140)     0.01     0.55 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U245/ZN (INVD1BWP30P140)     0.01     0.56 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U814/ZN (ND2OPTIBD4BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U99/ZN (INR2D1BWP30P140)     0.02     0.60 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U707/ZN (AOI21D2BWP30P140)     0.01     0.61 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U408/ZN (ND2D3BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U933/ZN (XNR2OPTND4BWP30P140)     0.02     0.65 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U851/ZN (MUX2NOPTD4BWP30P140)     0.02     0.66 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U700/ZN (INR2D2BWP30P140)     0.01     0.68 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1281/ZN (NR2OPTPAD2BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1280/ZN (AOI21D4BWP30P140)     0.02     0.70 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1279/ZN (ND2OPTPAD4BWP30P140)     0.02     0.72 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U689/ZN (ND2OPTPAD12BWP30P140)     0.02     0.74 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U232/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U85/ZN (ND2D2BWP30P140)     0.01     0.77 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U974/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.78 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U684/ZN (NR3D1BWP30P140)     0.01     0.80 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U864/ZN (ND3OPTPAD2BWP30P140)     0.02     0.82 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U862/ZN (OAI21D6BWP30P140)     0.02     0.84 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U898/Z (BUFFD4BWP30P140)     0.02     0.85 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1002/ZN (MUX2NOPTD4BWP30P140)     0.02     0.87 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U76/ZN (ND2D3BWP30P140)     0.02     0.89 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U380/ZN (ND2OPTIBD2BWP30P140)     0.01     0.90 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U508/ZN (ND2D2BWP30P140)     0.01     0.92 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U507/ZN (NR2D3BWP30P140)     0.01     0.93 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U212/ZN (NR2OPTPAD4BWP30P140)     0.01     0.94 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1306/ZN (ND2D16BWP30P140)     0.01     0.95 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U65/ZN (INR2D2BWP30P140)     0.01     0.96 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U502/ZN (INVD2BWP30P140)     0.01     0.97 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U497/ZN (ND2OPTIBD2BWP30P140)     0.01     0.98 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U496/ZN (ND2OPTIBD2BWP30P140)     0.01     0.99 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U660/ZN (ND2OPTIBD2BWP30P140)     0.01     1.00 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U938/ZN (AOI21OPTREPBD2BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U658/ZN (ND2OPTPAD2BWP30P140)     0.01     1.03 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U49/ZN (ND2OPTIBD4BWP30P140)     0.01     1.04 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U846/ZN (ND2OPTPAD4BWP30P140)     0.01     1.05 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U880/ZN (NR2OPTIBD12BWP30P140)     0.02     1.07 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U774/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U44/ZN (ND2D2BWP30P140)     0.02     1.11 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U945/ZN (ND2D3BWP30P140)     0.01     1.12 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U944/ZN (NR3D1BWP30P140)     0.01     1.13 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U940/ZN (OAI21D2BWP30P140)     0.01     1.15 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1007/ZN (ND2OPTIBD4BWP30P140)     0.01     1.16 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U769/Z (BUFFD12BWP30P140)     0.02     1.18 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U772/ZN (MUX2NOPTD4BWP30P140)     0.02     1.20 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U194/ZN (ND2D1BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U24/ZN (OAI21OPTREPBD1BWP30P140)     0.02     1.24 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U634/ZN (AOI21D2BWP30P140)     0.02     1.26 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U189/ZN (ND2OPTPAD2BWP30P140)     0.01     1.27 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U478/ZN (ND2OPTPAD2BWP30P140)     0.01     1.29 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U628/ZN (ND2OPTPAD2BWP30P140)     0.01     1.29 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U17/ZN (XNR2UD1BWP30P140)     0.02     1.31 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U11/ZN (ND2D2BWP30P140)     0.02     1.33 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U946/ZN (ND3OPTPAD2BWP30P140)     0.01     1.34 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U607/ZN (NR2OPTPAD1BWP30P140)     0.01     1.36 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1335/ZN (ND3D2BWP30P140)     0.02     1.37 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U602/ZN (NR2D3BWP30P140)     0.02     1.39 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1303/ZN (ND2OPTIBD8BWP30P140)     0.02     1.41 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1372/ZN (INVD3BWP30P140)     0.01     1.42 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U2894/ZN (MUX2NUD1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/dividend_reg_14__23_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/dividend_reg_14__23_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[24]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/dividend_reg_14__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[24] (in)                                      0.00       0.10 f
  U1103/ZN (XNR2OPTND8BWP30P140)                          0.04       0.14 f
  u_spu_ln_top/ln_channel_number[1] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.14 f
  u_spu_ln_top/U63/ZN (INVD12BWP30P140)                   0.01       0.15 r
  u_spu_ln_top/U18/ZN (INVD8BWP30P140)                    0.01       0.16 f
  u_spu_ln_top/U32/ZN (INVD12BWP30P140)                   0.01       0.17 r
  u_spu_ln_top/U34/ZN (INVD15BWP30P140)                   0.01       0.18 f
  u_spu_ln_top/u_spu_ln_block_1/ln_channel_number[1] (spu_ln_block_14)     0.00     0.18 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/data1[1] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_14)     0.00     0.18 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U125/ZN (INVD1P5BWP30P140)     0.01     0.19 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U124/ZN (ND2D3BWP30P140)     0.02     0.21 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1050/ZN (INR2D4BWP30P140)     0.01     0.22 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U116/ZN (XNR2OPTND2BWP30P140)     0.01     0.24 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U112/ZN (NR2D1BWP30P140)     0.02     0.25 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U393/ZN (NR2OPTPAD1BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U269/ZN (NR2D1BWP30P140)     0.02     0.28 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U873/ZN (ND3OPTPAD2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U951/ZN (NR2OPTPAD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U950/ZN (XNR2OPTND4BWP30P140)     0.01     0.33 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U741/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U682/ZN (ND2OPTIBD4BWP30P140)     0.02     0.36 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U100/ZN (NR2D4BWP30P140)     0.01     0.38 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U738/ZN (XNR2OPTND4BWP30P140)     0.02     0.39 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U370/ZN (OAI21D4BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U95/ZN (XNR2UD1BWP30P140)     0.02     0.43 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U785/ZN (NR2OPTPAD2BWP30P140)     0.02     0.45 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U784/ZN (ND2OPTIBD4BWP30P140)     0.01     0.46 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U783/ZN (XNR2OPTND4BWP30P140)     0.02     0.48 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U759/ZN (NR2OPTPAD2BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U758/ZN (NR2D2BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U757/ZN (ND2OPTIBD4BWP30P140)     0.01     0.51 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U849/ZN (ND2OPTIBD2BWP30P140)     0.01     0.52 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U533/Z (XOR2UD1BWP30P140)     0.02     0.54 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U530/ZN (NR2D2BWP30P140)     0.02     0.57 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U886/ZN (XNR2OPTND4BWP30P140)     0.02     0.59 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1060/ZN (NR2OPTPAD1BWP30P140)     0.01     0.60 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U79/ZN (ND2D1BWP30P140)     0.01     0.61 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1030/ZN (ND2OPTIBD4BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1029/ZN (INR2D8BWP30P140)     0.02     0.65 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U885/ZN (MUX2NOPTD4BWP30P140)     0.02     0.67 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U842/ZN (INR2D4BWP30P140)     0.01     0.68 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U72/ZN (INVD3BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U895/ZN (ND3OPTPAD2BWP30P140)     0.01     0.70 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U935/ZN (ND2OPTIBD4BWP30P140)     0.01     0.71 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1536/ZN (INVD0BWP30P140)     0.01     0.72 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U336/ZN (OAI21D1BWP30P140)     0.02     0.74 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U507/ZN (XNR2UD1BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U648/ZN (INR2D1BWP30P140)     0.01     0.78 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U498/ZN (NR2OPTPAD1BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U325/ZN (INVD1BWP30P140)     0.01     0.79 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U64/ZN (NR2D1BWP30P140)     0.01     0.81 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1318/ZN (ND3OPTPAD2BWP30P140)     0.02     0.83 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1283/ZN (NR2D4BWP30P140)     0.02     0.84 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U637/ZN (NR2OPTPAD8BWP30P140)     0.01     0.85 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U771/ZN (INVD15BWP30P140)     0.01     0.86 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U822/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U635/ZN (ND2OPTIBD4BWP30P140)     0.01     0.89 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U484/ZN (OAI21D2BWP30P140)     0.01     0.90 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U633/ZN (ND2OPTIBD2BWP30P140)     0.02     0.92 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U730/ZN (NR2OPTPAD4BWP30P140)     0.01     0.94 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U631/ZN (ND2OPTIBD8BWP30P140)     0.02     0.95 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U47/ZN (AOI21D1BWP30P140)     0.02     0.97 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U311/ZN (ND2OPTIBD2BWP30P140)     0.02     0.99 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U310/ZN (INVD2BWP30P140)     0.01     1.00 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1041/ZN (ND3OPTPAD2BWP30P140)     0.02     1.02 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U870/ZN (ND2OPTIBD4BWP30P140)     0.02     1.03 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U617/ZN (AOI21OPTREPBD1BWP30P140)     0.02     1.05 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1358/ZN (XNR2OPTND2BWP30P140)     0.02     1.08 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U882/ZN (MUX2NOPTD4BWP30P140)     0.02     1.10 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U937/ZN (ND2OPTIBD4BWP30P140)     0.01     1.11 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U936/ZN (INVD2BWP30P140)     0.01     1.12 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U938/ZN (IND2D1BWP30P140)     0.02     1.14 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U600/ZN (ND2OPTPAD2BWP30P140)     0.01     1.14 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U596/ZN (AOI21OPTREPBD1BWP30P140)     0.01     1.16 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1205/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.17 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U593/ZN (ND2OPTPAD2BWP30P140)     0.01     1.19 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U590/ZN (ND2OPTPAD2BWP30P140)     0.01     1.19 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U26/ZN (XNR2UD1BWP30P140)     0.02     1.22 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1042/ZN (NR3D1BWP30P140)     0.02     1.24 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U441/ZN (NR2D2BWP30P140)     0.01     1.25 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1273/ZN (NR2OPTPAD2BWP30P140)     0.01     1.26 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U293/ZN (ND2OPTPAD2BWP30P140)     0.01     1.27 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U428/ZN (NR2OPTIBD6BWP30P140)     0.02     1.28 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U801/ZN (ND2OPTIBD16BWP30P140)     0.02     1.30 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U791/ZN (MUX2NOPTD4BWP30P140)     0.02     1.32 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U11/ZN (INR2D2BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U419/ZN (AOI21D4BWP30P140)     0.02     1.36 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1058/ZN (NR2D2BWP30P140)     0.01     1.38 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U570/ZN (NR2D3BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1008/ZN (ND2OPTPAD4BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1007/ZN (ND2OPTPAD4BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1311/ZN (ND2OPTPAD4BWP30P140)     0.01     1.42 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U3/ZN (XNR2UD1BWP30P140)     0.01     1.43 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U959/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/dividend_reg_14__27_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/dividend_reg_14__27_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/quotient_out_0_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out_reg_0_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out_reg_0_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out[0] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_12)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_3/U298/ZN (INVD2BWP30P140)     0.03     0.12 r
  u_spu_ln_top/u_spu_ln_block_3/U2353/CO (HA1D1BWP30P140)     0.03     0.15 r
  u_spu_ln_top/u_spu_ln_block_3/U123/ZN (OAI21D1BWP30P140)     0.02     0.17 f
  u_spu_ln_top/u_spu_ln_block_3/U63/ZN (ND2D1BWP30P140)     0.01     0.18 r
  u_spu_ln_top/u_spu_ln_block_3/U1580/CO (FA1D0BWP30P140)     0.05     0.23 r
  u_spu_ln_top/u_spu_ln_block_3/U2325/CO (FA1D1BWP30P140)     0.04     0.27 r
  u_spu_ln_top/u_spu_ln_block_3/U118/ZN (OAI21D1BWP30P140)     0.02     0.29 f
  u_spu_ln_top/u_spu_ln_block_3/U61/ZN (ND2D1BWP30P140)     0.02     0.31 r
  u_spu_ln_top/u_spu_ln_block_3/U1581/CO (FA1D0BWP30P140)     0.05     0.36 r
  u_spu_ln_top/u_spu_ln_block_3/U2294/CO (FA1D1BWP30P140)     0.04     0.39 r
  u_spu_ln_top/u_spu_ln_block_3/U59/S (FA1OPTCD2BWP30P140)     0.08     0.48 f
  u_spu_ln_top/u_spu_ln_block_3/U258/ZN (INVD2BWP30P140)     0.04     0.51 r
  u_spu_ln_top/u_spu_ln_block_3/U2295/ZN (MUX2ND0BWP30P140)     0.03     0.54 f
  u_spu_ln_top/u_spu_ln_block_3/U2309/ZN (NR2D0BWP30P140)     0.10     0.64 r
  u_spu_ln_top/u_spu_ln_block_3/U1193/ZN (AOI222D0BWP30P140)     0.05     0.68 f
  u_spu_ln_top/u_spu_ln_block_3/U2421/ZN (MUX2ND0BWP30P140)     0.05     0.74 f
  u_spu_ln_top/u_spu_ln_block_3/U2450/CO (FA1D1BWP30P140)     0.06     0.79 f
  u_spu_ln_top/u_spu_ln_block_3/U1847/CO (FA1D0BWP30P140)     0.05     0.84 f
  u_spu_ln_top/u_spu_ln_block_3/U107/CO (FA1D1BWP30P140)     0.04     0.88 f
  u_spu_ln_top/u_spu_ln_block_3/U5/CO (FA1D2BWP30P140)     0.04      0.92 f
  u_spu_ln_top/u_spu_ln_block_3/U2451/CO (FA1D1BWP30P140)     0.04     0.96 f
  u_spu_ln_top/u_spu_ln_block_3/U2452/CO (FA1D1BWP30P140)     0.04     1.00 f
  u_spu_ln_top/u_spu_ln_block_3/U2453/CO (FA1D1BWP30P140)     0.04     1.04 f
  u_spu_ln_top/u_spu_ln_block_3/U150/CO (FA1OPTCD1BWP30P140)     0.03     1.06 f
  u_spu_ln_top/u_spu_ln_block_3/U2454/CO (FA1D1BWP30P140)     0.04     1.10 f
  u_spu_ln_top/u_spu_ln_block_3/U143/CO (FA1OPTCD1BWP30P140)     0.03     1.13 f
  u_spu_ln_top/u_spu_ln_block_3/U2455/CO (FA1D1BWP30P140)     0.04     1.17 f
  u_spu_ln_top/u_spu_ln_block_3/U137/CO (FA1OPTCD1BWP30P140)     0.02     1.20 f
  u_spu_ln_top/u_spu_ln_block_3/U99/ZN (OAI22D1BWP30P140)     0.02     1.21 r
  u_spu_ln_top/u_spu_ln_block_3/U2439/ZN (MAOI222D0BWP30P140)     0.03     1.24 f
  u_spu_ln_top/u_spu_ln_block_3/U1903/ZN (OAI22D0BWP30P140)     0.02     1.26 r
  u_spu_ln_top/u_spu_ln_block_3/U1902/ZN (MAOI222D0BWP30P140)     0.03     1.29 f
  u_spu_ln_top/u_spu_ln_block_3/U74/ZN (OAI22D1BWP30P140)     0.02     1.31 r
  u_spu_ln_top/u_spu_ln_block_3/U42/ZN (AOI21D0BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_3/U92/ZN (NR3D0BWP30P140)     0.02     1.35 r
  u_spu_ln_top/u_spu_ln_block_3/U39/ZN (OAI22D0BWP30P140)     0.02     1.36 f
  u_spu_ln_top/u_spu_ln_block_3/U2445/ZN (MAOI222D1BWP30P140)     0.03     1.39 r
  u_spu_ln_top/u_spu_ln_block_3/U1849/ZN (OAI22D0BWP30P140)     0.02     1.41 f
  u_spu_ln_top/u_spu_ln_block_3/U130/ZN (OAI22D0BWP30P140)     0.03     1.44 r
  u_spu_ln_top/u_spu_ln_block_3/quotient_out_0_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_3/quotient_out_0_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_0/EUOut_B6_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U13/ZN (INVD4BWP30P140)                    0.01       0.13 f
  u_spu_sm_top/u_spu_sm_block_0/sm_input_scale[1] (spu_sm_block_15)     0.00     0.13 f
  u_spu_sm_top/u_spu_sm_block_0/U47/ZN (INVD3BWP30P140)     0.01     0.14 r
  u_spu_sm_top/u_spu_sm_block_0/U45/ZN (INVD3BWP30P140)     0.02     0.16 f
  u_spu_sm_top/u_spu_sm_block_0/U482/ZN (ND2D3BWP30P140)     0.02     0.18 r
  u_spu_sm_top/u_spu_sm_block_0/U23/ZN (INVD8BWP30P140)     0.01     0.19 f
  u_spu_sm_top/u_spu_sm_block_0/U290/ZN (AOI222D0BWP30P140)     0.07     0.26 r
  u_spu_sm_top/u_spu_sm_block_0/U160/ZN (AOI221D0BWP30P140)     0.04     0.30 f
  u_spu_sm_top/u_spu_sm_block_0/U407/ZN (AOI211D1BWP30P140)     0.05     0.35 r
  u_spu_sm_top/u_spu_sm_block_0/U826/CO (FA1D1BWP30P140)     0.04     0.39 r
  u_spu_sm_top/u_spu_sm_block_0/U830/S (FA1D1BWP30P140)     0.08     0.46 f
  u_spu_sm_top/u_spu_sm_block_0/U852/CO (FA1D1BWP30P140)     0.05     0.52 f
  u_spu_sm_top/u_spu_sm_block_0/U853/CO (FA1D1BWP30P140)     0.04     0.56 f
  u_spu_sm_top/u_spu_sm_block_0/U854/CO (FA1D1BWP30P140)     0.04     0.59 f
  u_spu_sm_top/u_spu_sm_block_0/U855/CO (FA1D1BWP30P140)     0.04     0.63 f
  u_spu_sm_top/u_spu_sm_block_0/U856/CO (FA1D1BWP30P140)     0.04     0.67 f
  u_spu_sm_top/u_spu_sm_block_0/U857/CO (FA1D1BWP30P140)     0.04     0.71 f
  u_spu_sm_top/u_spu_sm_block_0/U858/CO (FA1D1BWP30P140)     0.04     0.75 f
  u_spu_sm_top/u_spu_sm_block_0/U859/CO (FA1D1BWP30P140)     0.04     0.79 f
  u_spu_sm_top/u_spu_sm_block_0/U860/CO (FA1D1BWP30P140)     0.04     0.83 f
  u_spu_sm_top/u_spu_sm_block_0/U861/CO (FA1D1BWP30P140)     0.04     0.86 f
  u_spu_sm_top/u_spu_sm_block_0/U862/CO (FA1D1BWP30P140)     0.04     0.90 f
  u_spu_sm_top/u_spu_sm_block_0/U865/CO (FA1D1BWP30P140)     0.04     0.94 f
  u_spu_sm_top/u_spu_sm_block_0/U866/CO (FA1D1BWP30P140)     0.04     0.98 f
  u_spu_sm_top/u_spu_sm_block_0/U350/Z (XOR3UD1BWP30P140)     0.06     1.04 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/dataIn[15] (spu_sm_expu_241)     0.00     1.04 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/u_spu_sm_expu_mul/dataIn[15] (spu_sm_expu_mul_241)     0.00     1.04 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U8/ZN (INVD1BWP30P140)     0.02     1.06 r
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U9/S (FA1D0BWP30P140)     0.08     1.14 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.05     1.19 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.04     1.23 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.27 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U53/CO (FA1D1BWP30P140)     0.04     1.31 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U40/Z (XOR2UD1BWP30P140)     0.03     1.34 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_241)     0.00     1.34 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/U6/ZN (NR4D1BWP30P140)     0.02     1.36 r
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/U5/ZN (ND2OPTPAD2BWP30P140)     0.02     1.38 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/U18/ZN (NR2D1BWP30P140)     0.02     1.40 r
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/U59/ZN (AOI22D1BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/U4/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/dataOut[2] (spu_sm_expu_241)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_0/EUOut_B6_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_0/EUOut_B6_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_7/x_square_sum_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/dividend_reg_14__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_7/x_square_sum_reg_3_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_7/x_square_sum_reg_3_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/data0[3] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_8)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1502/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1503/ZN (ND2D0BWP30P140)     0.01     0.11 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U220/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1404/ZN (ND2OPTIBD2BWP30P140)     0.01     0.15 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U219/ZN (NR2D2BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U524/Z (AN2D0BWP30P140)     0.03     0.20 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U761/ZN (ND2D1BWP30P140)     0.01     0.21 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U979/ZN (NR2D1BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U197/ZN (INR2D1BWP30P140)     0.03     0.25 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U978/ZN (INVD1BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U835/ZN (AOI211OPTREPBD2BWP30P140)     0.02     0.29 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U405/ZN (ND2OPTPAD2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U917/ZN (XNR2OPTND4BWP30P140)     0.02     0.32 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U806/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U257/ZN (ND2OPTIBD6BWP30P140)     0.01     0.36 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U779/ZN (NR2D3BWP30P140)     0.02     0.37 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U842/ZN (XNR2OPTND4BWP30P140)     0.02     0.39 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U174/ZN (INR2D2BWP30P140)     0.01     0.40 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U778/ZN (NR2D2BWP30P140)     0.02     0.42 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U795/ZN (ND2OPTIBD4BWP30P140)     0.02     0.43 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U843/ZN (ND2D2BWP30P140)     0.01     0.45 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U503/ZN (XNR2OPTND2BWP30P140)     0.02     0.46 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U851/Z (AN2D2BWP30P140)     0.03     0.49 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U850/ZN (AOI21OPTREPBD2BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U774/ZN (ND2OPTIBD4BWP30P140)     0.01     0.51 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U243/ZN (ND2OPTPAD6BWP30P140)     0.01     0.53 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U736/ZN (ND2OPTIBD4BWP30P140)     0.01     0.54 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U864/ZN (XNR2OPTND4BWP30P140)     0.02     0.56 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U944/ZN (INR2D4BWP30P140)     0.01     0.57 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U157/ZN (INR2D2BWP30P140)     0.01     0.58 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U943/ZN (ND2OPTIBD4BWP30P140)     0.01     0.59 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U940/ZN (ND2OPTIBD4BWP30P140)     0.01     0.61 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U872/ZN (ND2OPTPAD4BWP30P140)     0.01     0.62 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U861/ZN (INR2D8BWP30P140)     0.02     0.63 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U871/ZN (NR2OPTPAD2BWP30P140)     0.01     0.64 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U128/ZN (NR2D1BWP30P140)     0.01     0.66 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U721/ZN (ND2OPTPAD2BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1093/ZN (AOI21D2BWP30P140)     0.01     0.68 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U120/ZN (OAI21D2BWP30P140)     0.02     0.70 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U715/ZN (AOI21D2BWP30P140)     0.02     0.72 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U712/ZN (XNR2OPTND2BWP30P140)     0.02     0.74 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1072/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U710/ZN (INVD1BWP30P140)     0.02     0.77 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U104/ZN (ND2D3BWP30P140)     0.01     0.79 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U323/ZN (ND2OPTIBD2BWP30P140)     0.02     0.80 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U698/ZN (AOI21D2BWP30P140)     0.02     0.82 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U955/ZN (INR2D16BWP30P140)     0.03     0.85 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U233/ZN (ND2OPTIBD2BWP30P140)     0.01     0.86 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U485/ZN (ND2D3BWP30P140)     0.02     0.88 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U567/ZN (INR2D2BWP30P140)     0.01     0.89 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U84/ZN (IND2D2BWP30P140)     0.02     0.92 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U688/ZN (OAI21D2BWP30P140)     0.02     0.93 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1051/ZN (ND2OPTIBD2BWP30P140)     0.01     0.94 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U313/ZN (XNR2OPTND2BWP30P140)     0.02     0.97 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1007/ZN (AOI21OPTREPBD2BWP30P140)     0.02     0.99 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U924/ZN (NR2OPTPAD2BWP30P140)     0.02     1.01 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U55/ZN (ND2OPTPAD1BWP30P140)     0.02     1.03 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U672/ZN (NR3OPTPAD4BWP30P140)     0.03     1.05 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U781/ZN (NR2D6BWP30P140)     0.01     1.07 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U825/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U467/ZN (INR2D2BWP30P140)     0.02     1.10 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U48/ZN (NR2D1BWP30P140)     0.01     1.11 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U41/ZN (NR2D1BWP30P140)     0.01     1.12 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U659/ZN (AOI21OPTREPBD1BWP30P140)     0.01     1.13 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1056/ZN (NR3OPTPAD2BWP30P140)     0.02     1.15 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U906/ZN (NR2OPTIBD6BWP30P140)     0.01     1.16 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U881/ZN (ND2OPTPAD8BWP30P140)     0.02     1.18 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U875/ZN (MUX2NOPTD4BWP30P140)     0.02     1.20 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U28/ZN (INR2D1BWP30P140)     0.01     1.22 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U22/ZN (NR2D1BWP30P140)     0.01     1.23 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U18/ZN (ND2D1BWP30P140)     0.02     1.25 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U984/ZN (ND2OPTIBD4BWP30P140)     0.01     1.26 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1109/ZN (AOI21D2BWP30P140)     0.01     1.27 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U936/Z (XOR2OPTND2BWP30P140)     0.02     1.30 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U935/ZN (MUX2NOPTD4BWP30P140)     0.02     1.32 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U536/ZN (INVD2BWP30P140)     0.01     1.33 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U14/ZN (ND2OPTIBD2BWP30P140)     0.01     1.34 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U630/ZN (NR2D2BWP30P140)     0.01     1.35 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U227/ZN (NR2D3BWP30P140)     0.01     1.36 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1108/ZN (INR2D2BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1036/ZN (ND2OPTIBD4BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1078/ZN (ND2D3BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U618/ZN (ND2OPTPAD2BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1361/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1165/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/dividend_reg_14__25_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/dividend_reg_14__25_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_15/EUOut_B0_reg_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U12/ZN (INVD12BWP30P140)                   0.02       0.14 f
  u_spu_sm_top/u_spu_sm_block_15/sm_input_scale[1] (spu_sm_block_0)     0.00     0.14 f
  u_spu_sm_top/u_spu_sm_block_15/U45/Z (AN2D4BWP30P140)     0.03     0.17 f
  u_spu_sm_top/u_spu_sm_block_15/U231/ZN (ND2D1BWP30P140)     0.01     0.18 r
  u_spu_sm_top/u_spu_sm_block_15/U507/ZN (ND2D0BWP30P140)     0.02     0.20 f
  u_spu_sm_top/u_spu_sm_block_15/U506/ZN (AOI21D1BWP30P140)     0.02     0.22 r
  u_spu_sm_top/u_spu_sm_block_15/U505/ZN (ND2D0BWP30P140)     0.01     0.24 f
  u_spu_sm_top/u_spu_sm_block_15/U504/ZN (ND2D0BWP30P140)     0.01     0.25 r
  u_spu_sm_top/u_spu_sm_block_15/U503/ZN (AOI21D1BWP30P140)     0.01     0.26 f
  u_spu_sm_top/u_spu_sm_block_15/U744/ZN (AOI211D0BWP30P140)     0.06     0.32 r
  u_spu_sm_top/u_spu_sm_block_15/U331/CO (FA1D1BWP30P140)     0.05     0.37 r
  u_spu_sm_top/u_spu_sm_block_15/U574/CO (FA1OPTCD1BWP30P140)     0.03     0.40 r
  u_spu_sm_top/u_spu_sm_block_15/U460/ZN (OAI21OPTREPBD1BWP30P140)     0.02     0.42 f
  u_spu_sm_top/u_spu_sm_block_15/U458/ZN (ND2OPTIBD2BWP30P140)     0.01     0.43 r
  u_spu_sm_top/u_spu_sm_block_15/U827/S (FA1D1BWP30P140)     0.08     0.51 f
  u_spu_sm_top/u_spu_sm_block_15/U450/ZN (INVD1BWP30P140)     0.01     0.52 r
  u_spu_sm_top/u_spu_sm_block_15/U313/ZN (IOA21D1BWP30P140)     0.03     0.55 r
  u_spu_sm_top/u_spu_sm_block_15/U304/ZN (ND2D1BWP30P140)     0.02     0.56 f
  u_spu_sm_top/u_spu_sm_block_15/U14/S (FA1D1BWP30P140)     0.08     0.64 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/dataIn[5] (spu_sm_expu_7)     0.00     0.64 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/dataIn[5] (spu_sm_expu_mul_7)     0.00     0.64 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U20/ZN (INVD0BWP30P140)     0.02     0.66 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U54/S (FA1D1BWP30P140)     0.09     0.75 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U40/CO (FA1D0BWP30P140)     0.05     0.80 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U41/CO (FA1D0BWP30P140)     0.05     0.85 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U35/CO (FA1D0BWP30P140)     0.05     0.90 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U31/CO (FA1D0BWP30P140)     0.05     0.95 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U32/CO (FA1D0BWP30P140)     0.05     1.01 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U26/CO (FA1D1BWP30P140)     0.04     1.04 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U25/CO (FA1OPTCD1BWP30P140)     0.03     1.07 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U62/CO (FA1D1BWP30P140)     0.03     1.11 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U63/CO (FA1D1BWP30P140)     0.03     1.14 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U64/CO (FA1D1BWP30P140)     0.03     1.17 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U42/CO (FA1D0BWP30P140)     0.05     1.22 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U36/CO (FA1D0BWP30P140)     0.05     1.27 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U14/ZN (IOA21D1BWP30P140)     0.01     1.29 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U10/ZN (ND2OPTPAD1BWP30P140)     0.01     1.30 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U9/ZN (OAI21D1BWP30P140)     0.02     1.32 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U19/ZN (ND2D1BWP30P140)     0.01     1.34 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U61/Z (XOR2UD1BWP30P140)     0.02     1.35 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_7)     0.00     1.35 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/U7/ZN (NR2OPTPAD1BWP30P140)     0.02     1.37 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/U4/ZN (ND2OPTIBD2BWP30P140)     0.02     1.39 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/U56/ZN (NR2D1BWP30P140)     0.02     1.41 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/U62/Z (AO22D0BWP30P140)     0.03     1.44 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/dataOut[6] (spu_sm_expu_7)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_15/EUOut_B0_reg_reg_6_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_15/EUOut_B0_reg_reg_6_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_11/x_square_sum_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/dividend_reg_14__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_11/x_square_sum_reg_5_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_11/x_square_sum_reg_5_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/data0[5] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_4)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1047/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1046/ZN (ND2D1BWP30P140)     0.01     0.12 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1492/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1139/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1405/ZN (NR2OPTPAD2BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U355/ZN (ND2OPTIBD2BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U444/ZN (XNR2OPTND2BWP30P140)     0.02     0.19 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U844/ZN (MUX2NOPTD4BWP30P140)     0.02     0.21 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U148/ZN (NR2D2BWP30P140)     0.01     0.23 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U591/ZN (AOI21D2BWP30P140)     0.02     0.24 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U285/ZN (ND2OPTPAD2BWP30P140)     0.01     0.26 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U283/ZN (INVD2BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U613/Z (XOR2OPTND2BWP30P140)     0.02     0.29 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U612/ZN (ND2OPTIBD4BWP30P140)     0.02     0.30 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U136/ZN (ND2D1BWP30P140)     0.01     0.31 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U572/ZN (ND2D1BWP30P140)     0.01     0.32 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U748/ZN (NR2OPTPAD1BWP30P140)     0.01     0.33 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U747/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.35 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U849/ZN (ND2OPTIBD6BWP30P140)     0.01     0.36 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U644/ZN (INR2D4BWP30P140)     0.01     0.37 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U801/ZN (ND2D1BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U564/ZN (ND2D1BWP30P140)     0.01     0.40 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U807/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U806/ZN (NR2OPTPAD2BWP30P140)     0.01     0.42 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U552/ZN (ND2OPTIBD4BWP30P140)     0.02     0.44 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U618/ZN (ND2OPTIBD4BWP30P140)     0.02     0.45 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U551/ZN (OAI21D2BWP30P140)     0.02     0.47 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U876/ZN (INR2D4BWP30P140)     0.01     0.48 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U123/ZN (ND2D1BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1005/ZN (INVD1BWP30P140)     0.01     0.51 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U820/ZN (NR2OPTPAD2BWP30P140)     0.01     0.52 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U544/ZN (ND2OPTPAD2BWP30P140)     0.01     0.53 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U119/ZN (NR2OPTPAD1BWP30P140)     0.01     0.54 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U819/ZN (NR2OPTPAD2BWP30P140)     0.01     0.55 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U926/ZN (INR2D4BWP30P140)     0.01     0.56 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U696/ZN (ND2OPTIBD4BWP30P140)     0.01     0.57 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U694/ZN (OAI211OPTREPBD2BWP30P140)     0.02     0.59 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U693/ZN (ND2OPTIBD4BWP30P140)     0.02     0.61 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U943/ZN (INVD1BWP30P140)     0.01     0.62 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U526/ZN (ND2D1BWP30P140)     0.01     0.62 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1548/ZN (OAI21D1BWP30P140)     0.01     0.64 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1549/ZN (AOI21D1BWP30P140)     0.02     0.66 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U519/ZN (OAI21D1BWP30P140)     0.02     0.68 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1029/ZN (ND3D2BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1028/ZN (ND3OPTPAD2BWP30P140)     0.01     0.71 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1027/ZN (ND2D4BWP30P140)     0.01     0.72 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U515/ZN (ND2OPTPAD6BWP30P140)     0.02     0.74 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U639/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U638/ZN (ND2OPTIBD4BWP30P140)     0.02     0.78 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U85/Z (AN2D1BWP30P140)     0.03     0.81 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U83/ZN (OAI21D2BWP30P140)     0.02     0.83 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U402/ZN (ND2OPTPAD2BWP30P140)     0.01     0.84 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1312/ZN (XNR2OPTND2BWP30P140)     0.02     0.86 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U990/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1065/ZN (AOI22D1BWP30P140)     0.02     0.90 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U505/ZN (NR2D1BWP30P140)     0.01     0.91 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1289/ZN (NR2OPTPAD2BWP30P140)     0.01     0.93 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1090/ZN (ND2OPTIBD6BWP30P140)     0.02     0.94 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1286/ZN (INR2D16BWP30P140)     0.02     0.96 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U755/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U59/ZN (INR2D2BWP30P140)     0.01     0.99 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U848/ZN (IND2D2BWP30P140)     0.02     1.01 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U53/ZN (NR2OPTPAD1BWP30P140)     0.01     1.03 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U492/ZN (ND2OPTIBD2BWP30P140)     0.01     1.04 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U651/ZN (NR2D4BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U650/ZN (NR2OPTPAD8BWP30P140)     0.02     1.08 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1038/ZN (MUX2NOPTD4BWP30P140)     0.02     1.10 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U39/ZN (ND2OPTIBD6BWP30P140)     0.01     1.11 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U37/ZN (ND2OPTIBD2BWP30P140)     0.02     1.13 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U729/ZN (NR3OPTPAD2BWP30P140)     0.02     1.15 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U728/ZN (NR2OPTPAD2BWP30P140)     0.01     1.16 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U817/ZN (ND2OPTIBD6BWP30P140)     0.02     1.18 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U851/Z (BUFFD12BWP30P140)     0.02     1.20 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U705/ZN (MUX2NOPTD4BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U190/ZN (ND2D3BWP30P140)     0.02     1.24 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U306/ZN (OAI21D2BWP30P140)     0.02     1.26 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U23/ZN (ND2D1BWP30P140)     0.01     1.27 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U195/ZN (ND2D1BWP30P140)     0.01     1.28 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1299/ZN (AOI21OPTREPBD1BWP30P140)     0.01     1.29 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U658/Z (XOR2OPTND2BWP30P140)     0.03     1.32 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U365/ZN (OAI22D2BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U363/ZN (INVD2BWP30P140)     0.01     1.35 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U7/ZN (ND2D3BWP30P140)     0.01     1.36 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U856/ZN (INVD1BWP30P140)     0.01     1.37 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U3/ZN (AOI21D1BWP30P140)     0.02     1.39 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U192/ZN (ND3OPTPAD2BWP30P140)     0.02     1.41 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1350/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1334/ZN (INR2D2BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/dividend_reg_14__24_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/dividend_reg_14__24_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[25]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/dividend_reg_14__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[25] (in)                                      0.00       0.10 f
  U1114/ZN (INVD15BWP30P140)                              0.02       0.12 r
  U1107/ZN (NR2OPTPAD8BWP30P140)                          0.02       0.13 f
  U1102/ZN (ND2D8BWP30P140)                               0.01       0.14 r
  U1109/Z (XOR2OPTND8BWP30P140)                           0.02       0.16 r
  U1108/ZN (INVD15BWP30P140)                              0.01       0.18 f
  u_spu_ln_top/ln_channel_number[3] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.18 f
  u_spu_ln_top/U16/ZN (INVD12BWP30P140)                   0.01       0.19 r
  u_spu_ln_top/U140/ZN (INVD8BWP30P140)                   0.01       0.20 f
  u_spu_ln_top/u_spu_ln_block_13/ln_channel_number[3] (spu_ln_block_2)     0.00     0.20 f
  u_spu_ln_top/u_spu_ln_block_13/U93/ZN (INVD2BWP30P140)     0.01     0.20 r
  u_spu_ln_top/u_spu_ln_block_13/U66/ZN (INVD2BWP30P140)     0.01     0.22 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/data1[3] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_2)     0.00     0.22 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U132/ZN (XNR2UD1BWP30P140)     0.03     0.24 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1028/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.27 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U463/Z (BUFFD4BWP30P140)     0.03     0.29 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U316/ZN (INVD2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U116/ZN (ND2OPTIBD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U114/ZN (NR3D1P5BWP30P140)     0.01     0.31 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U168/ZN (AOI21D2BWP30P140)     0.02     0.33 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U106/ZN (XNR2UD1BWP30P140)     0.02     0.35 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U294/ZN (ND2OPTPAD2BWP30P140)     0.01     0.37 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U277/ZN (NR2OPTPAD1BWP30P140)     0.01     0.38 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U645/ZN (ND2OPTIBD2BWP30P140)     0.01     0.40 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U775/ZN (ND2OPTIBD4BWP30P140)     0.01     0.41 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U246/ZN (NR2OPTPAD2BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U100/ZN (NR3D2BWP30P140)     0.02     0.43 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U774/ZN (ND2OPTIBD8BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U98/ZN (NR2D2BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U155/ZN (NR2D3BWP30P140)     0.01     0.47 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U636/ZN (ND2OPTIBD4BWP30P140)     0.01     0.48 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U633/ZN (NR2OPTPAD2BWP30P140)     0.01     0.49 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U90/ZN (NR2D2BWP30P140)     0.01     0.50 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U877/ZN (ND2OPTPAD2BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U876/ZN (ND2OPTIBD4BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U874/ZN (ND2OPTPAD6BWP30P140)     0.01     0.54 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U629/ZN (ND2OPTIBD6BWP30P140)     0.01     0.55 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U868/ZN (XNR2OPTND4BWP30P140)     0.02     0.57 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U227/ZN (INVD2BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U78/ZN (ND2D1BWP30P140)     0.01     0.59 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U616/ZN (ND2D1BWP30P140)     0.01     0.60 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U610/ZN (AOI21D1BWP30P140)     0.02     0.62 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1319/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.64 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1085/ZN (XNR2OPTND4BWP30P140)     0.02     0.66 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U930/ZN (MUX2NOPTD4BWP30P140)     0.02     0.68 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U929/ZN (INR2D4BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U927/ZN (NR2OPTPAD2BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U855/ZN (ND3OPTPAD2BWP30P140)     0.02     0.72 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U902/ZN (ND2OPTPAD4BWP30P140)     0.01     0.73 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U900/ZN (ND2OPTPAD12BWP30P140)     0.02     0.75 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U964/ZN (MUX2NOPTD4BWP30P140)     0.02     0.77 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U861/ZN (INR2D2BWP30P140)     0.02     0.79 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U157/ZN (INVD3BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U577/ZN (ND2OPTIBD2BWP30P140)     0.01     0.81 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1327/ZN (INVD2BWP30P140)     0.01     0.81 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U571/ZN (OAI22D2BWP30P140)     0.02     0.83 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1336/ZN (NR2D4BWP30P140)     0.01     0.84 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1297/ZN (NR2OPTPAD12BWP30P140)     0.02     0.86 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U394/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U985/ZN (ND2OPTPAD4BWP30P140)     0.01     0.89 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U746/ZN (INR2D1BWP30P140)     0.03     0.92 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1067/ZN (ND3OPTPAD2BWP30P140)     0.01     0.93 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U978/ZN (ND2OPTPAD4BWP30P140)     0.02     0.95 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U977/ZN (INR2D16BWP30P140)     0.02     0.96 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U969/ZN (MUX2NOPTD4BWP30P140)     0.02     0.99 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U49/ZN (INVD1BWP30P140)     0.01     1.00 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U550/ZN (ND2OPTIBD2BWP30P140)     0.01     1.01 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U208/ZN (INR2D2BWP30P140)     0.03     1.04 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U543/ZN (ND3OPTPAD1BWP30P140)     0.02     1.06 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U204/ZN (ND2OPTIBD2BWP30P140)     0.01     1.08 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U370/ZN (XNR2UD1BWP30P140)     0.02     1.10 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U725/ZN (ND2OPTIBD2BWP30P140)     0.02     1.11 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U720/ZN (ND2D1BWP30P140)     0.01     1.12 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U529/ZN (ND2D1BWP30P140)     0.01     1.14 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U28/ZN (NR2OPTPAD1BWP30P140)     0.02     1.15 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1044/ZN (OAI21OPTREPBD4BWP30P140)     0.02     1.17 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U715/ZN (ND2OPTIBD16BWP30P140)     0.02     1.19 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1294/ZN (MUX2NOPTD4BWP30P140)     0.02     1.21 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U18/ZN (ND2D3BWP30P140)     0.02     1.23 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U966/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.25 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U349/ZN (ND2D1BWP30P140)     0.01     1.26 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U191/ZN (ND2D1BWP30P140)     0.01     1.27 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U505/ZN (AOI21OPTREPBD1BWP30P140)     0.01     1.29 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U700/ZN (XNR2OPTND2BWP30P140)     0.02     1.31 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1066/ZN (MUX2NOPTD4BWP30P140)     0.02     1.33 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U12/ZN (ND2OPTIBD6BWP30P140)     0.02     1.35 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1082/ZN (INVD1BWP30P140)     0.01     1.36 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1054/ZN (INVD0BWP30P140)     0.01     1.37 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U337/ZN (AOI21D1BWP30P140)     0.02     1.39 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U483/ZN (ND3D2BWP30P140)     0.02     1.41 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1236/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1632/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/dividend_reg_14__24_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/dividend_reg_14__24_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_10/quotient_out_6_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out_reg_0_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out_reg_0_/Q (DFCNQD1BWP30P140)     0.08     0.08 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out[0] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_5)     0.00     0.08 r
  u_spu_ln_top/u_spu_ln_block_10/U273/ZN (INVD2BWP30P140)     0.03     0.11 f
  u_spu_ln_top/u_spu_ln_block_10/U650/CO (HA1D0BWP30P140)     0.03     0.15 f
  u_spu_ln_top/u_spu_ln_block_10/U84/ZN (OAI21D0BWP30P140)     0.02     0.16 r
  u_spu_ln_top/u_spu_ln_block_10/U56/ZN (ND2D0BWP30P140)     0.02     0.19 f
  u_spu_ln_top/u_spu_ln_block_10/U3375/CO (FA1D1BWP30P140)     0.04     0.23 f
  u_spu_ln_top/u_spu_ln_block_10/U3373/CO (FA1D1BWP30P140)     0.04     0.27 f
  u_spu_ln_top/u_spu_ln_block_10/U133/ZN (IOA21D0BWP30P140)     0.01     0.28 r
  u_spu_ln_top/u_spu_ln_block_10/U50/ZN (ND2D0BWP30P140)     0.02     0.30 f
  u_spu_ln_top/u_spu_ln_block_10/U3347/CO (FA1D1BWP30P140)     0.04     0.35 f
  u_spu_ln_top/u_spu_ln_block_10/U824/CO (FA1D0BWP30P140)     0.05     0.40 f
  u_spu_ln_top/u_spu_ln_block_10/U127/S (FA1D1BWP30P140)     0.10     0.49 f
  u_spu_ln_top/u_spu_ln_block_10/U272/ZN (INVD1BWP30P140)     0.06     0.55 r
  u_spu_ln_top/u_spu_ln_block_10/U196/ZN (AOI22D1BWP30P140)     0.07     0.62 f
  u_spu_ln_top/u_spu_ln_block_10/U3336/ZN (AOI221D0BWP30P140)     0.05     0.68 r
  u_spu_ln_top/u_spu_ln_block_10/U3337/Z (BUFFD1BWP30P140)     0.05     0.72 r
  u_spu_ln_top/u_spu_ln_block_10/U535/ZN (AOI21D0BWP30P140)     0.02     0.75 f
  u_spu_ln_top/u_spu_ln_block_10/U3451/ZN (MUX2ND0BWP30P140)     0.04     0.79 f
  u_spu_ln_top/u_spu_ln_block_10/U3457/CO (FA1D1BWP30P140)     0.06     0.85 f
  u_spu_ln_top/u_spu_ln_block_10/U3453/S (FA1D1BWP30P140)     0.06     0.91 f
  u_spu_ln_top/u_spu_ln_block_10/U3500/CO (FA1D1BWP30P140)     0.05     0.96 f
  u_spu_ln_top/u_spu_ln_block_10/U162/CO (FA1D1BWP30P140)     0.04     1.00 f
  u_spu_ln_top/u_spu_ln_block_10/U3501/CO (FA1D1BWP30P140)     0.04     1.04 f
  u_spu_ln_top/u_spu_ln_block_10/U159/CO (FA1OPTCD1BWP30P140)     0.03     1.07 f
  u_spu_ln_top/u_spu_ln_block_10/U158/CO (FA1OPTCD1BWP30P140)     0.03     1.10 f
  u_spu_ln_top/u_spu_ln_block_10/U155/CO (FA1OPTCD1BWP30P140)     0.03     1.13 f
  u_spu_ln_top/u_spu_ln_block_10/U154/CO (FA1OPTCD1BWP30P140)     0.03     1.15 f
  u_spu_ln_top/u_spu_ln_block_10/U33/CO (FA1D1BWP30P140)     0.03     1.19 f
  u_spu_ln_top/u_spu_ln_block_10/U94/ZN (OAI22D0BWP30P140)     0.02     1.21 r
  u_spu_ln_top/u_spu_ln_block_10/U69/ZN (AOI21D0BWP30P140)     0.02     1.22 f
  u_spu_ln_top/u_spu_ln_block_10/U149/ZN (OAI31D0BWP30P140)     0.03     1.26 r
  u_spu_ln_top/u_spu_ln_block_10/U148/ZN (MAOI222D0BWP30P140)     0.03     1.29 f
  u_spu_ln_top/u_spu_ln_block_10/U3486/ZN (MAOI222D1BWP30P140)     0.03     1.32 r
  u_spu_ln_top/u_spu_ln_block_10/U66/ZN (OAI22D0BWP30P140)     0.02     1.34 f
  u_spu_ln_top/u_spu_ln_block_10/U29/ZN (OAI22D0BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_10/U64/ZN (OAI22D0BWP30P140)     0.02     1.39 f
  u_spu_ln_top/u_spu_ln_block_10/U143/ZN (MOAI22D1BWP30P140)     0.02     1.40 r
  u_spu_ln_top/u_spu_ln_block_10/U89/ZN (AOI21D0BWP30P140)     0.02     1.42 f
  u_spu_ln_top/u_spu_ln_block_10/U142/ZN (MOAI22D1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_10/quotient_out_6_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_10/quotient_out_6_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/x_square_sum_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/dividend_reg_14__23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/x_square_sum_reg_1_/CP (DFCNQD2BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/x_square_sum_reg_1_/Q (DFCNQD2BWP30P140)     0.08     0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/data0[1] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_13)     0.00     0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1513/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U526/ZN (ND2D1BWP30P140)     0.01     0.11 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U524/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U522/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1430/ZN (NR2OPTPAD2BWP30P140)     0.02     0.16 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U625/ZN (ND2D0BWP30P140)     0.02     0.18 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U817/ZN (XNR2UD0BWP30P140)     0.02     0.21 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U815/ZN (MUX2NOPTD2BWP30P140)     0.03     0.23 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U337/ZN (INR2D1BWP30P140)     0.02     0.25 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1322/ZN (INVD0BWP30P140)     0.01     0.26 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U325/Z (AO21D1BWP30P140)     0.03     0.29 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U321/ZN (NR2OPTPAD1BWP30P140)     0.02     0.31 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U842/ZN (NR2OPTPAD2BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U491/ZN (AOI21OPTREPBD2BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U839/ZN (ND2OPTPAD2BWP30P140)     0.02     0.35 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U290/ZN (ND2OPTPAD2BWP30P140)     0.02     0.37 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U488/ZN (NR2OPTPAD2BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U838/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U837/ZN (OAI21D6BWP30P140)     0.02     0.41 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U938/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U253/ZN (ND2OPTPAD6BWP30P140)     0.01     0.44 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U478/ZN (ND2OPTPAD4BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1011/ZN (ND2OPTIBD2BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U791/ZN (INR2D4BWP30P140)     0.02     0.48 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U97/ZN (INVD1BWP30P140)     0.01     0.49 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U96/ZN (ND2D1BWP30P140)     0.01     0.50 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U230/ZN (ND2D1BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U784/ZN (AOI21D2BWP30P140)     0.02     0.53 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U876/ZN (ND2OPTIBD4BWP30P140)     0.01     0.54 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U875/ZN (XNR2OPTND4BWP30P140)     0.02     0.56 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U459/ZN (INVD3BWP30P140)     0.01     0.57 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U90/ZN (ND2D3BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U85/ZN (ND2D1BWP30P140)     0.01     0.59 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U80/ZN (ND2D1BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U211/ZN (AOI21D1BWP30P140)     0.02     0.63 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U210/ZN (ND2D1BWP30P140)     0.02     0.64 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U444/ZN (MUX2NOPTD2BWP30P140)     0.02     0.67 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U591/ZN (INR2D1BWP30P140)     0.02     0.69 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U760/ZN (NR2D3BWP30P140)     0.01     0.70 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U995/ZN (ND2OPTIBD2BWP30P140)     0.01     0.71 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U431/ZN (ND2OPTIBD4BWP30P140)     0.01     0.72 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U754/ZN (AOI21D4BWP30P140)     0.01     0.74 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U70/Z (XOR2OPTND2BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U994/ZN (MUX2NOPTD6BWP30P140)     0.02     0.78 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U422/ZN (ND2OPTIBD4BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U745/ZN (ND2OPTPAD2BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U743/ZN (ND2D2BWP30P140)     0.01     0.81 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1025/ZN (ND2OPTPAD4BWP30P140)     0.01     0.82 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U992/ZN (AOI21D6BWP30P140)     0.02     0.84 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U965/Z (BUFFD8BWP30P140)     0.02     0.86 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U953/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U952/ZN (ND2D2BWP30P140)     0.02     0.90 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U196/ZN (ND2OPTIBD2BWP30P140)     0.01     0.91 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U721/ZN (INR2D2BWP30P140)     0.02     0.93 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U890/ZN (NR2D4BWP30P140)     0.01     0.94 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U864/ZN (ND2OPTPAD8BWP30P140)     0.02     0.96 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U859/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U406/ZN (INR2D2BWP30P140)     0.01     0.99 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U713/ZN (INR2D2BWP30P140)     0.02     1.01 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U399/ZN (ND3D2BWP30P140)     0.02     1.02 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U395/ZN (ND2OPTPAD2BWP30P140)     0.02     1.04 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1362/ZN (AOI21D1BWP30P140)     0.02     1.06 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1384/Z (XOR2UD1BWP30P140)     0.03     1.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U846/ZN (ND2OPTIBD4BWP30P140)     0.01     1.10 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U385/ZN (ND2OPTPAD2BWP30P140)     0.01     1.11 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U382/ZN (ND2OPTIBD4BWP30P140)     0.01     1.12 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U843/ZN (ND2OPTIBD6BWP30P140)     0.01     1.14 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U941/ZN (NR2OPTPAD4BWP30P140)     0.02     1.15 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U683/ZN (OAI21D4BWP30P140)     0.02     1.17 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U681/ZN (ND2OPTPAD8BWP30P140)     0.02     1.19 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U376/ZN (INVD6BWP30P140)     0.01     1.20 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1418/ZN (INVD2BWP30P140)     0.01     1.21 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U23/ZN (MUX2NUD1BWP30P140)     0.03     1.23 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U664/ZN (INR2D1BWP30P140)     0.01     1.24 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1095/ZN (NR2D0BWP30P140)     0.02     1.27 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U159/ZN (INVD0BWP30P140)     0.02     1.28 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1634/Z (OR2D1BWP30P140)     0.02     1.30 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1150/ZN (NR2D1BWP30P140)     0.01     1.32 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1635/Z (XOR2UD1BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U540/ZN (ND2D1BWP30P140)     0.02     1.35 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U651/ZN (INVD0BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1106/ZN (NR2OPTPAD1BWP30P140)     0.01     1.38 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1104/ZN (ND3OPTPAD2BWP30P140)     0.01     1.39 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U637/ZN (NR3D2BWP30P140)     0.01     1.40 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U636/ZN (ND2D6BWP30P140)     0.01     1.42 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1369/ZN (INVD3BWP30P140)     0.01     1.43 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1003/ZN (OAI22D1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/dividend_reg_14__23_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/dividend_reg_14__23_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/x_square_sum_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/dividend_reg_14__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/x_square_sum_reg_4_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/x_square_sum_reg_4_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/data0[4] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_12)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1269/ZN (INVD0BWP30P140)     0.02     0.10 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1451/ZN (ND2D1BWP30P140)     0.01     0.12 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1452/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U466/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U342/ZN (NR2D3BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1346/ZN (ND2OPTIBD2BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U751/ZN (XNR2UD1BWP30P140)     0.02     0.20 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U748/ZN (MUX2NOPTD2BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1261/Z (AN2D0BWP30P140)     0.03     0.26 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U745/ZN (NR2D1BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U809/ZN (IAO21D2BWP30P140)     0.01     0.29 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U442/ZN (ND2OPTPAD2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U440/ZN (ND2OPTIBD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U992/ZN (INR2D4BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U321/ZN (INR2D4BWP30P140)     0.01     0.33 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U131/ZN (NR2D1P5BWP30P140)     0.01     0.34 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U932/ZN (INR2D4BWP30P140)     0.01     0.35 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U892/ZN (OAI21D4BWP30P140)     0.01     0.37 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U782/ZN (NR2OPTPAD2BWP30P140)     0.02     0.38 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U781/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U434/ZN (ND2OPTIBD4BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U558/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U725/ZN (ND2OPTIBD6BWP30P140)     0.02     0.44 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U724/ZN (ND2OPTPAD6BWP30P140)     0.01     0.45 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U722/ZN (ND2OPTIBD2BWP30P140)     0.01     0.46 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U924/ZN (INR2D4BWP30P140)     0.02     0.48 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U999/ZN (NR2D3BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U998/ZN (ND2OPTIBD4BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U545/ZN (ND2OPTIBD4BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U120/ZN (ND2OPTIBD8BWP30P140)     0.01     0.53 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U425/ZN (ND2OPTIBD4BWP30P140)     0.01     0.54 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U247/ZN (NR2OPTPAD1BWP30P140)     0.01     0.55 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U245/ZN (INVD1BWP30P140)     0.01     0.56 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U814/ZN (ND2OPTIBD4BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U99/ZN (INR2D1BWP30P140)     0.02     0.60 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U707/ZN (AOI21D2BWP30P140)     0.01     0.61 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U408/ZN (ND2D3BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U933/ZN (XNR2OPTND4BWP30P140)     0.02     0.65 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U851/ZN (MUX2NOPTD4BWP30P140)     0.02     0.66 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U700/ZN (INR2D2BWP30P140)     0.01     0.68 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1281/ZN (NR2OPTPAD2BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1280/ZN (AOI21D4BWP30P140)     0.02     0.70 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1279/ZN (ND2OPTPAD4BWP30P140)     0.02     0.72 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U689/ZN (ND2OPTPAD12BWP30P140)     0.02     0.74 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U232/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U85/ZN (ND2D2BWP30P140)     0.01     0.77 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U974/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.78 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U684/ZN (NR3D1BWP30P140)     0.01     0.80 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U864/ZN (ND3OPTPAD2BWP30P140)     0.02     0.82 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U862/ZN (OAI21D6BWP30P140)     0.02     0.84 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U898/Z (BUFFD4BWP30P140)     0.02     0.85 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1002/ZN (MUX2NOPTD4BWP30P140)     0.02     0.87 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U76/ZN (ND2D3BWP30P140)     0.02     0.89 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U380/ZN (ND2OPTIBD2BWP30P140)     0.01     0.90 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U508/ZN (ND2D2BWP30P140)     0.01     0.92 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U507/ZN (NR2D3BWP30P140)     0.01     0.93 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U212/ZN (NR2OPTPAD4BWP30P140)     0.01     0.94 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1306/ZN (ND2D16BWP30P140)     0.01     0.95 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U65/ZN (INR2D2BWP30P140)     0.01     0.96 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U502/ZN (INVD2BWP30P140)     0.01     0.97 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U497/ZN (ND2OPTIBD2BWP30P140)     0.01     0.98 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U496/ZN (ND2OPTIBD2BWP30P140)     0.01     0.99 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U660/ZN (ND2OPTIBD2BWP30P140)     0.01     1.00 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U938/ZN (AOI21OPTREPBD2BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U658/ZN (ND2OPTPAD2BWP30P140)     0.01     1.03 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U49/ZN (ND2OPTIBD4BWP30P140)     0.01     1.04 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U846/ZN (ND2OPTPAD4BWP30P140)     0.01     1.05 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U880/ZN (NR2OPTIBD12BWP30P140)     0.02     1.07 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U774/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U44/ZN (ND2D2BWP30P140)     0.02     1.11 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U945/ZN (ND2D3BWP30P140)     0.01     1.12 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U944/ZN (NR3D1BWP30P140)     0.01     1.13 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U940/ZN (OAI21D2BWP30P140)     0.01     1.15 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1007/ZN (ND2OPTIBD4BWP30P140)     0.01     1.16 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U768/Z (BUFFD4BWP30P140)     0.02     1.18 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U820/ZN (MUX2NOPTD4BWP30P140)     0.02     1.20 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U807/ZN (INVD1BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U806/ZN (OAI211OPTREPBD2BWP30P140)     0.02     1.24 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U805/ZN (ND3OPTPAD2BWP30P140)     0.01     1.25 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U804/ZN (ND2OPTIBD4BWP30P140)     0.01     1.27 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1295/ZN (NR2D8BWP30P140)     0.02     1.29 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1000/ZN (MUX2NOPTD2BWP30P140)     0.02     1.31 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U16/ZN (ND2OPTIBD2BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U182/ZN (ND2OPTIBD4BWP30P140)     0.01     1.34 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U785/ZN (INVD1BWP30P140)     0.01     1.35 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U784/ZN (AOI21OPTREPBD1BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U783/ZN (ND2OPTIBD4BWP30P140)     0.01     1.38 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U598/ZN (ND2OPTPAD2BWP30P140)     0.01     1.39 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U858/ZN (ND2OPTPAD1BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1649/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1650/ZN (NR2D1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/dividend_reg_14__25_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/dividend_reg_14__25_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_9/x_square_sum_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/dividend_reg_14__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_9/x_square_sum_reg_7_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_9/x_square_sum_reg_7_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/data0[7] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_6)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1479/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1480/ZN (ND2D0BWP30P140)     0.01     0.11 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1387/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1386/ZN (ND2OPTIBD2BWP30P140)     0.01     0.15 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U195/ZN (NR2OPTPAD1BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U415/ZN (ND2OPTPAD1BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U570/ZN (XNR2UD1BWP30P140)     0.02     0.20 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U569/ZN (MUX2NOPTD2BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U757/ZN (INVD2BWP30P140)     0.01     0.24 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U899/ZN (ND3OPTPAD2BWP30P140)     0.01     0.25 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U560/ZN (ND2OPTIBD2BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U555/ZN (INVD1BWP30P140)     0.01     0.28 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U551/ZN (ND2D1BWP30P140)     0.02     0.29 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1007/ZN (NR2OPTPAD2BWP30P140)     0.02     0.31 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1006/ZN (XNR2OPTND4BWP30P140)     0.02     0.33 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1005/ZN (NR2OPTPAD2BWP30P140)     0.01     0.34 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U891/ZN (AOI21D6BWP30P140)     0.02     0.36 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U910/ZN (OAI31D2BWP30P140)     0.02     0.38 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U167/ZN (ND2D3BWP30P140)     0.01     0.39 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U166/ZN (ND2D2BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U224/ZN (AOI21D2BWP30P140)     0.02     0.42 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U161/ZN (ND2OPTIBD2BWP30P140)     0.02     0.44 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U736/ZN (ND2OPTIBD4BWP30P140)     0.01     0.45 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U157/ZN (NR2D1P5BWP30P140)     0.01     0.46 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U155/ZN (NR2OPTPAD1BWP30P140)     0.01     0.47 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1002/ZN (ND2OPTPAD2BWP30P140)     0.01     0.48 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U866/ZN (ND2OPTIBD4BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U883/ZN (ND2OPTPAD4BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U536/ZN (XNR2OPTND2BWP30P140)     0.02     0.52 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1354/ZN (NR2OPTPAD2BWP30P140)     0.02     0.54 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1298/ZN (NR2D1P5BWP30P140)     0.01     0.55 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U731/ZN (NR2D3BWP30P140)     0.01     0.56 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U888/ZN (ND2OPTIBD6BWP30P140)     0.01     0.57 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U725/ZN (AOI21D2BWP30P140)     0.01     0.58 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U138/ZN (ND2OPTIBD2BWP30P140)     0.02     0.60 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1537/ZN (ND2OPTIBD2BWP30P140)     0.01     0.61 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U721/ZN (ND2OPTIBD2BWP30P140)     0.01     0.62 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U127/ZN (INVD1BWP30P140)     0.01     0.63 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U514/ZN (ND2OPTIBD2BWP30P140)     0.01     0.64 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U717/ZN (ND2OPTPAD2BWP30P140)     0.01     0.65 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U999/ZN (NR2OPTPAD1BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U998/ZN (NR2OPTPAD2BWP30P140)     0.01     0.68 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U711/ZN (ND2D2BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1029/ZN (ND3D2BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1028/ZN (ND3OPTPAD2BWP30P140)     0.01     0.71 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1027/ZN (ND2OPTPAD4BWP30P140)     0.01     0.72 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U969/ZN (ND2OPTPAD12BWP30P140)     0.01     0.74 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U113/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U704/ZN (INVD2BWP30P140)     0.01     0.77 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U110/ZN (ND2OPTIBD4BWP30P140)     0.01     0.78 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U106/ZN (INVD1BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1009/ZN (NR2D2BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1008/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.82 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U692/ZN (NR2D4BWP30P140)     0.01     0.83 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1047/ZN (INR2D16BWP30P140)     0.02     0.85 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U96/ZN (ND2OPTIBD2BWP30P140)     0.01     0.86 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U684/ZN (ND2OPTPAD2BWP30P140)     0.02     0.88 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U919/ZN (INR2D4BWP30P140)     0.02     0.90 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1322/ZN (AOI31D1BWP30P140)     0.02     0.92 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1290/ZN (IOA21D2BWP30P140)     0.01     0.94 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U927/Z (XOR2OPTND2BWP30P140)     0.02     0.96 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U926/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U78/ZN (ND2OPTIBD4BWP30P140)     0.02     1.00 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U955/ZN (ND2OPTIBD4BWP30P140)     0.01     1.01 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U666/ZN (NR2OPTPAD1BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U978/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.04 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U871/ZN (NR2D6BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U62/ZN (NR2OPTIBD6BWP30P140)     0.01     1.07 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U949/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U948/ZN (INR2D4BWP30P140)     0.01     1.11 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U49/ZN (OAI211OPTREPBD1BWP30P140)     0.02     1.13 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U257/ZN (ND2OPTIBD2BWP30P140)     0.01     1.14 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U363/ZN (OAI21D4BWP30P140)     0.02     1.16 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U457/ZN (ND2OPTPAD8BWP30P140)     0.02     1.18 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1055/ZN (MUX2NOPTD4BWP30P140)     0.02     1.20 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U37/ZN (NR2D1BWP30P140)     0.01     1.21 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U621/ZN (NR2D2BWP30P140)     0.01     1.23 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U30/ZN (ND3OPTPAD1BWP30P140)     0.02     1.25 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U250/ZN (NR2D1BWP30P140)     0.02     1.26 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U441/ZN (INR2D2BWP30P140)     0.01     1.27 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1062/ZN (NR2OPTPAD4BWP30P140)     0.01     1.29 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1077/ZN (NR2OPTPAD12BWP30P140)     0.01     1.30 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U822/ZN (MUX2NOPTD4BWP30P140)     0.02     1.32 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U18/ZN (ND2D2BWP30P140)     0.01     1.33 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U12/ZN (ND2D1BWP30P140)     0.02     1.35 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U424/ZN (NR2D1BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U583/ZN (ND2D2BWP30P140)     0.02     1.39 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U892/ZN (ND2OPTIBD4BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U5/ZN (ND2OPTIBD4BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1342/ZN (ND2OPTIBD2BWP30P140)     0.01     1.42 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1377/ZN (XNR2UD1BWP30P140)     0.01     1.43 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U212/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/dividend_reg_14__26_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/dividend_reg_14__26_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[24]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/dividend_reg_14__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  spu_instr[24] (in)                                      0.00       0.10 r
  U1071/ZN (INVD8BWP30P140)                               0.01       0.11 f
  U1107/ZN (NR2OPTPAD8BWP30P140)                          0.02       0.13 r
  U1090/ZN (ND2OPTPAD8BWP30P140)                          0.01       0.14 f
  U1091/ZN (NR3OPTPAD8BWP30P140)                          0.02       0.15 r
  U1113/ZN (XNR2OPTND8BWP30P140)                          0.02       0.17 r
  u_spu_ln_top/ln_channel_number[9] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.17 r
  u_spu_ln_top/U68/ZN (INVD6BWP30P140)                    0.01       0.18 f
  u_spu_ln_top/U19/ZN (INVD6BWP30P140)                    0.01       0.19 r
  u_spu_ln_top/U13/ZN (INVD12BWP30P140)                   0.01       0.20 f
  u_spu_ln_top/U24/ZN (INVD12BWP30P140)                   0.01       0.21 r
  u_spu_ln_top/u_spu_ln_block_4/ln_channel_number[9] (spu_ln_block_11)     0.00     0.21 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/data1[9] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_11)     0.00     0.21 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U143/ZN (INVD3BWP30P140)     0.01     0.22 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U410/ZN (NR2D1BWP30P140)     0.02     0.24 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U875/ZN (INVD1BWP30P140)     0.02     0.26 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U873/ZN (AOI21D8BWP30P140)     0.02     0.27 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U281/ZN (INVD0BWP30P140)     0.01     0.28 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U272/ZN (NR3D0BWP30P140)     0.02     0.30 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U125/ZN (ND2D1BWP30P140)     0.02     0.32 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U390/ZN (ND2OPTIBD2BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1024/ZN (ND2OPTIBD4BWP30P140)     0.01     0.35 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U779/ZN (AOI21D6BWP30P140)     0.02     0.37 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U380/ZN (NR2D4BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U828/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U829/ZN (ND3OPTPAD2BWP30P140)     0.01     0.41 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U943/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U376/ZN (INVD1BWP30P140)     0.02     0.44 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U549/ZN (ND2OPTIBD4BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1089/ZN (NR2D1BWP30P140)     0.01     0.47 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1088/ZN (INVD2BWP30P140)     0.01     0.48 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U110/ZN (AOI21OPTREPBD1BWP30P140)     0.02     0.49 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1086/ZN (NR2OPTPAD2BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U540/ZN (ND2D4BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U538/ZN (ND2OPTPAD6BWP30P140)     0.01     0.53 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U367/ZN (ND2OPTIBD4BWP30P140)     0.01     0.55 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U366/ZN (XNR2OPTND4BWP30P140)     0.02     0.57 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U536/ZN (INR2D4BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U100/ZN (NR2D2BWP30P140)     0.01     0.59 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1288/ZN (ND3OPTPAD2BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U90/ZN (INR2D2BWP30P140)     0.02     0.62 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U354/ZN (NR2OPTIBD6BWP30P140)     0.02     0.64 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1194/ZN (ND2D0BWP30P140)     0.01     0.65 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1135/ZN (ND2D0BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U514/ZN (OAI21D1BWP30P140)     0.02     0.68 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U846/ZN (ND3D1BWP30P140)     0.02     0.70 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U843/ZN (ND3OPTPAD2BWP30P140)     0.01     0.72 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U840/ZN (ND2OPTPAD4BWP30P140)     0.01     0.73 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U193/ZN (ND2OPTPAD8BWP30P140)     0.01     0.74 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U868/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U72/ZN (INVD2BWP30P140)     0.01     0.77 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U338/ZN (ND2OPTIBD4BWP30P140)     0.01     0.78 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U712/ZN (ND2D2BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1080/ZN (OAI31D1BWP30P140)     0.02     0.81 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1079/ZN (AOI21OPTREPBD1BWP30P140)     0.01     0.83 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U707/Z (XOR2UD1BWP30P140)     0.03     0.85 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U971/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U970/ZN (ND2OPTIBD4BWP30P140)     0.01     0.89 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U325/ZN (INVD2BWP30P140)     0.01     0.90 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U700/ZN (NR3D1BWP30P140)     0.01     0.91 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U165/ZN (ND2D1BWP30P140)     0.01     0.92 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U317/ZN (ND2OPTIBD4BWP30P140)     0.02     0.94 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U777/ZN (NR2OPTIBD12BWP30P140)     0.02     0.96 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U894/ZN (MUX2NOPTD4BWP30P140)     0.02     0.99 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U48/ZN (ND2D3BWP30P140)     0.02     1.00 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U812/ZN (ND3OPTPAD2BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U44/ZN (INVD1BWP30P140)     0.01     1.02 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U456/ZN (ND2OPTIBD2BWP30P140)     0.01     1.03 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U778/ZN (ND2OPTIBD4BWP30P140)     0.01     1.05 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U975/ZN (NR2OPTPAD4BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U967/ZN (NR2OPTIBD12BWP30P140)     0.01     1.08 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U900/ZN (INVD3BWP30P140)     0.01     1.09 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1070/ZN (MUX2NOPTD4BWP30P140)     0.02     1.10 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U792/ZN (ND2D3BWP30P140)     0.02     1.12 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U652/ZN (ND2OPTIBD4BWP30P140)     0.01     1.13 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U784/ZN (NR3OPTPAD2BWP30P140)     0.02     1.15 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U783/ZN (NR2OPTPAD4BWP30P140)     0.02     1.17 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1134/ZN (ND2OPTPAD12BWP30P140)     0.02     1.18 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U952/ZN (MUX2NOPTD6BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1128/ZN (INR2D2BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U435/ZN (NR2D1BWP30P140)     0.01     1.23 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U26/ZN (NR2D1BWP30P140)     0.02     1.25 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U628/ZN (ND2OPTIBD4BWP30P140)     0.02     1.27 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U624/ZN (AOI21D2BWP30P140)     0.02     1.29 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1131/ZN (XNR2OPTND2BWP30P140)     0.02     1.31 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U936/ZN (MUX2NOPTD4BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U299/ZN (INVD2BWP30P140)     0.01     1.34 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U427/ZN (ND2OPTPAD4BWP30P140)     0.01     1.35 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U152/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U979/ZN (NR2OPTPAD4BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U880/ZN (ND2OPTPAD4BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U878/ZN (ND2OPTIBD6BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U932/ZN (ND2OPTPAD2BWP30P140)     0.01     1.42 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1366/ZN (XNR2UD1BWP30P140)     0.01     1.43 f
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/U1365/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/dividend_reg_14__26_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum/dividend_reg_14__26_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_12/x_square_sum_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/dividend_reg_14__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_12/x_square_sum_reg_16_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_12/x_square_sum_reg_16_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/data0[16] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_3)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U688/ZN (NR2D1BWP30P140)     0.02     0.11 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U470/ZN (INR2D1BWP30P140)     0.03     0.13 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U466/ZN (ND2D0BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1403/ZN (INVD0BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U680/ZN (ND2OPTIBD2BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1298/ZN (XNR2UD1BWP30P140)     0.02     0.20 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U675/ZN (MUX2NOPTD2BWP30P140)     0.02     0.22 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U672/Z (AN2D2BWP30P140)     0.02     0.25 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1407/ZN (INVD0BWP30P140)     0.01     0.26 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U447/ZN (INR2D2BWP30P140)     0.02     0.28 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U443/ZN (ND2OPTPAD2BWP30P140)     0.01     0.29 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U438/ZN (NR3OPTPAD2BWP30P140)     0.02     0.31 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U762/ZN (XNR2OPTND4BWP30P140)     0.02     0.33 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U434/ZN (INVD3BWP30P140)     0.01     0.34 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U432/ZN (ND2D3BWP30P140)     0.01     0.35 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U431/ZN (ND2OPTIBD2BWP30P140)     0.01     0.36 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U748/ZN (INR2D4BWP30P140)     0.01     0.37 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U430/ZN (ND2OPTIBD4BWP30P140)     0.01     0.39 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U782/ZN (XNR2OPTND4BWP30P140)     0.02     0.41 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U927/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.42 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U702/ZN (NR2OPTPAD2BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U701/ZN (ND2OPTIBD6BWP30P140)     0.01     0.45 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U120/ZN (ND2OPTIBD4BWP30P140)     0.01     0.46 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1285/ZN (INVD1BWP30P140)     0.01     0.47 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1301/ZN (ND2OPTIBD2BWP30P140)     0.01     0.48 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U841/ZN (ND2D1BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U840/ZN (NR2OPTPAD1BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U838/ZN (NR2D4BWP30P140)     0.02     0.52 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U733/ZN (ND3OPTPAD2BWP30P140)     0.02     0.54 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U884/ZN (INVD2BWP30P140)     0.01     0.55 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U883/ZN (NR2OPTPAD2BWP30P140)     0.01     0.56 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U882/ZN (ND2OPTIBD6BWP30P140)     0.01     0.57 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U964/ZN (OAI211OPTREPBD2BWP30P140)     0.02     0.59 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U632/ZN (ND2OPTPAD2BWP30P140)     0.01     0.60 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U99/ZN (INVD1BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U713/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.62 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U625/ZN (OAI21D2BWP30P140)     0.02     0.64 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U623/ZN (MUX2NOPTD2BWP30P140)     0.02     0.66 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U618/ZN (INR2D1BWP30P140)     0.02     0.68 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U89/ZN (NR2OPTPAD1BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U324/ZN (ND2OPTIBD2BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U704/ZN (ND2D4BWP30P140)     0.01     0.72 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U606/ZN (ND2D1BWP30P140)     0.01     0.73 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U835/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.74 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U598/ZN (XNR2UD1BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U592/ZN (INR2D2BWP30P140)     0.02     0.78 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1016/ZN (INVD2BWP30P140)     0.01     0.79 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1015/ZN (IOA21D2BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U396/ZN (NR2OPTPAD1BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U579/ZN (ND2OPTIBD2BWP30P140)     0.01     0.81 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U578/ZN (NR2D2BWP30P140)     0.01     0.82 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U721/ZN (ND2OPTPAD4BWP30P140)     0.01     0.83 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1233/ZN (ND2OPTPAD12BWP30P140)     0.02     0.85 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U308/ZN (MUX2NOPTD4BWP30P140)     0.02     0.87 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U73/ZN (ND2D2BWP30P140)     0.02     0.89 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U849/ZN (INR4D4BWP30P140)     0.04     0.93 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U390/ZN (NR2D4BWP30P140)     0.01     0.94 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1278/ZN (ND2OPTIBD12BWP30P140)     0.02     0.96 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1012/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U68/ZN (ND2D2BWP30P140)     0.02     1.00 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U865/ZN (ND2OPTPAD2BWP30P140)     0.01     1.01 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U746/ZN (INVD2BWP30P140)     0.01     1.01 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U541/ZN (ND2OPTPAD2BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U895/ZN (ND2OPTPAD4BWP30P140)     0.01     1.04 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U693/ZN (AOI21D2BWP30P140)     0.01     1.05 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U178/Z (XOR2UD1BWP30P140)     0.02     1.07 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U955/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U56/ZN (INVD2BWP30P140)     0.01     1.11 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U868/ZN (ND2OPTIBD4BWP30P140)     0.01     1.12 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1269/ZN (ND2OPTIBD4BWP30P140)     0.01     1.13 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1102/ZN (INVD0BWP30P140)     0.01     1.14 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1068/ZN (AOI21OPTREPBD1BWP30P140)     0.02     1.15 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U860/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.17 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U858/ZN (ND2D2BWP30P140)     0.01     1.18 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U373/ZN (ND2OPTIBD2BWP30P140)     0.01     1.19 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U509/ZN (XNR2UD1BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U723/ZN (OAI31D2BWP30P140)     0.02     1.24 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1245/ZN (ND2D1BWP30P140)     0.02     1.25 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1248/ZN (INVD2BWP30P140)     0.01     1.27 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1247/ZN (ND2OPTPAD4BWP30P140)     0.01     1.28 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U722/ZN (NR2OPTIBD12BWP30P140)     0.02     1.30 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1002/ZN (MUX2NOPTD2BWP30P140)     0.03     1.32 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U490/ZN (ND2OPTIBD4BWP30P140)     0.01     1.34 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U487/ZN (AOI21D2BWP30P140)     0.02     1.35 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U764/ZN (INR2D2BWP30P140)     0.03     1.38 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U289/ZN (ND2OPTPAD2BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U351/ZN (ND2OPTPAD2BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U888/ZN (ND2OPTPAD2BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1593/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U3/ZN (NR2D1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/dividend_reg_14__27_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/dividend_reg_14__27_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_14/quotient_out_3_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out_reg_2_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out_reg_2_/Q (DFCNQD1BWP30P140)     0.08     0.08 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out[2] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_1)     0.00     0.08 r
  u_spu_ln_top/u_spu_ln_block_14/U1587/ZN (INVD0BWP30P140)     0.04     0.13 f
  u_spu_ln_top/u_spu_ln_block_14/U1383/CO (FA1D1BWP30P140)     0.06     0.19 f
  u_spu_ln_top/u_spu_ln_block_14/U2666/CO (FA1D1BWP30P140)     0.04     0.22 f
  u_spu_ln_top/u_spu_ln_block_14/U2664/CO (FA1D1BWP30P140)     0.04     0.26 f
  u_spu_ln_top/u_spu_ln_block_14/U13/S (FA1D1BWP30P140)     0.10     0.36 r
  u_spu_ln_top/u_spu_ln_block_14/U1702/ZN (INVD1BWP30P140)     0.06     0.42 f
  u_spu_ln_top/u_spu_ln_block_14/U2665/ZN (MUX2ND0BWP30P140)     0.05     0.47 r
  u_spu_ln_top/u_spu_ln_block_14/U2671/ZN (INR2D1BWP30P140)     0.07     0.54 r
  u_spu_ln_top/u_spu_ln_block_14/U1536/ZN (AOI222D0BWP30P140)     0.04     0.58 f
  u_spu_ln_top/u_spu_ln_block_14/U2769/ZN (MUX2ND0BWP30P140)     0.05     0.63 f
  u_spu_ln_top/u_spu_ln_block_14/U1535/CO (FA1D0BWP30P140)     0.06     0.69 f
  u_spu_ln_top/u_spu_ln_block_14/U2790/CO (FA1D1BWP30P140)     0.04     0.74 f
  u_spu_ln_top/u_spu_ln_block_14/U2791/CO (FA1D1BWP30P140)     0.05     0.78 f
  u_spu_ln_top/u_spu_ln_block_14/U1537/CO (FA1D0BWP30P140)     0.05     0.83 f
  u_spu_ln_top/u_spu_ln_block_14/U2792/CO (FA1D1BWP30P140)     0.04     0.87 f
  u_spu_ln_top/u_spu_ln_block_14/U145/CO (FA1OPTCD1BWP30P140)     0.03     0.90 f
  u_spu_ln_top/u_spu_ln_block_14/U2793/CO (FA1D1BWP30P140)     0.04     0.94 f
  u_spu_ln_top/u_spu_ln_block_14/U2794/CO (FA1D1BWP30P140)     0.04     0.98 f
  u_spu_ln_top/u_spu_ln_block_14/U2795/CO (FA1D1BWP30P140)     0.04     1.01 f
  u_spu_ln_top/u_spu_ln_block_14/U2796/CO (FA1D1BWP30P140)     0.04     1.05 f
  u_spu_ln_top/u_spu_ln_block_14/U2797/CO (FA1D1BWP30P140)     0.04     1.09 f
  u_spu_ln_top/u_spu_ln_block_14/U2798/CO (FA1D1BWP30P140)     0.04     1.13 f
  u_spu_ln_top/u_spu_ln_block_14/U1645/CO (FA1OPTCD2BWP30P140)     0.02     1.15 f
  u_spu_ln_top/u_spu_ln_block_14/U1644/CO (FA1OPTCD2BWP30P140)     0.02     1.18 f
  u_spu_ln_top/u_spu_ln_block_14/U1769/CO (FA1OPTCD1BWP30P140)     0.02     1.20 f
  u_spu_ln_top/u_spu_ln_block_14/U2778/ZN (MAOI222D0BWP30P140)     0.03     1.23 r
  u_spu_ln_top/u_spu_ln_block_14/U276/ZN (NR2D0BWP30P140)     0.01     1.25 f
  u_spu_ln_top/u_spu_ln_block_14/U275/ZN (NR2D0BWP30P140)     0.02     1.26 r
  u_spu_ln_top/u_spu_ln_block_14/U273/ZN (AOI21D1BWP30P140)     0.02     1.28 f
  u_spu_ln_top/u_spu_ln_block_14/U271/ZN (OAI22D1BWP30P140)     0.02     1.30 r
  u_spu_ln_top/u_spu_ln_block_14/U2783/ZN (MAOI222D1BWP30P140)     0.03     1.32 f
  u_spu_ln_top/u_spu_ln_block_14/U269/ZN (OAI22D1BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_14/U267/ZN (OAI21D1BWP30P140)     0.02     1.36 f
  u_spu_ln_top/u_spu_ln_block_14/U266/ZN (OAI22D1BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_14/U265/ZN (MAOI222D1BWP30P140)     0.03     1.41 f
  u_spu_ln_top/u_spu_ln_block_14/U2787/ZN (MAOI222D1BWP30P140)     0.03     1.44 r
  u_spu_ln_top/u_spu_ln_block_14/quotient_out_3_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_14/quotient_out_3_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_10/quotient_out_3_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out_reg_1_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out_reg_1_/Q (DFCNQD1BWP30P140)     0.08     0.08 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum/div_data_out[1] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_5)     0.00     0.08 f
  u_spu_ln_top/u_spu_ln_block_10/U1865/ZN (INVD0BWP30P140)     0.05     0.14 r
  u_spu_ln_top/u_spu_ln_block_10/U2884/CO (HA1D1BWP30P140)     0.03     0.17 r
  u_spu_ln_top/u_spu_ln_block_10/U2821/CO (FA1D1BWP30P140)     0.03     0.20 r
  u_spu_ln_top/u_spu_ln_block_10/U2858/CO (FA1D1BWP30P140)     0.03     0.24 r
  u_spu_ln_top/u_spu_ln_block_10/U2856/CO (FA1D1BWP30P140)     0.04     0.27 r
  u_spu_ln_top/u_spu_ln_block_10/U1945/S (FA1OPTCD2BWP30P140)     0.08     0.35 f
  u_spu_ln_top/u_spu_ln_block_10/U1944/ZN (INVD0BWP30P140)     0.09     0.44 r
  u_spu_ln_top/u_spu_ln_block_10/U2857/ZN (MUX2ND0BWP30P140)     0.04     0.48 f
  u_spu_ln_top/u_spu_ln_block_10/U2871/ZN (NR2D0BWP30P140)     0.10     0.58 r
  u_spu_ln_top/u_spu_ln_block_10/U382/ZN (AOI21D0BWP30P140)     0.03     0.61 f
  u_spu_ln_top/u_spu_ln_block_10/U2962/ZN (MUX2ND0BWP30P140)     0.05     0.66 f
  u_spu_ln_top/u_spu_ln_block_10/U2979/CO (FA1D1BWP30P140)     0.06     0.72 f
  u_spu_ln_top/u_spu_ln_block_10/U1832/CO (FA1D0BWP30P140)     0.05     0.77 f
  u_spu_ln_top/u_spu_ln_block_10/U2980/CO (FA1D1BWP30P140)     0.05     0.82 f
  u_spu_ln_top/u_spu_ln_block_10/U1900/CO (FA1OPTCD1BWP30P140)     0.03     0.85 f
  u_spu_ln_top/u_spu_ln_block_10/U1833/CO (FA1D0BWP30P140)     0.05     0.89 f
  u_spu_ln_top/u_spu_ln_block_10/U1834/CO (FA1D1BWP30P140)     0.04     0.93 f
  u_spu_ln_top/u_spu_ln_block_10/U2981/CO (FA1D1BWP30P140)     0.04     0.97 f
  u_spu_ln_top/u_spu_ln_block_10/U2982/CO (FA1D1BWP30P140)     0.04     1.01 f
  u_spu_ln_top/u_spu_ln_block_10/U3/CO (FA1D2BWP30P140)     0.04     1.05 f
  u_spu_ln_top/u_spu_ln_block_10/U2983/CO (FA1D1BWP30P140)     0.04     1.09 f
  u_spu_ln_top/u_spu_ln_block_10/U1913/CO (FA1OPTCD2BWP30P140)     0.02     1.11 f
  u_spu_ln_top/u_spu_ln_block_10/U1912/CO (FA1OPTCD2BWP30P140)     0.02     1.13 f
  u_spu_ln_top/u_spu_ln_block_10/U22/CO (FA1OPTCD1BWP30P140)     0.03     1.16 f
  u_spu_ln_top/u_spu_ln_block_10/U1923/CO (FA1OPTCD2BWP30P140)     0.02     1.19 f
  u_spu_ln_top/u_spu_ln_block_10/U1968/CO (FA1OPTCD1BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_10/U565/ZN (OAI22D0BWP30P140)     0.02     1.23 r
  u_spu_ln_top/u_spu_ln_block_10/U563/ZN (OAI21D0BWP30P140)     0.02     1.25 f
  u_spu_ln_top/u_spu_ln_block_10/U562/ZN (OAI22D1BWP30P140)     0.02     1.27 r
  u_spu_ln_top/u_spu_ln_block_10/U1874/ZN (MAOI222D0BWP30P140)     0.03     1.30 f
  u_spu_ln_top/u_spu_ln_block_10/U2973/ZN (MAOI222D1BWP30P140)     0.03     1.33 r
  u_spu_ln_top/u_spu_ln_block_10/U11/ZN (OAI22D0BWP30P140)     0.02     1.35 f
  u_spu_ln_top/u_spu_ln_block_10/U1872/ZN (OAI22D1BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_10/U556/ZN (AOI21D1BWP30P140)     0.02     1.39 f
  u_spu_ln_top/u_spu_ln_block_10/U554/ZN (MOAI22D1BWP30P140)     0.02     1.41 r
  u_spu_ln_top/u_spu_ln_block_10/U552/ZN (OAI21D1BWP30P140)     0.02     1.42 f
  u_spu_ln_top/u_spu_ln_block_10/U548/ZN (MOAI22D1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_10/quotient_out_3_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_10/quotient_out_3_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_9/x_square_sum_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/dividend_reg_14__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_9/x_square_sum_reg_7_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_9/x_square_sum_reg_7_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/data0[7] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_6)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1479/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1480/ZN (ND2D0BWP30P140)     0.01     0.11 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1387/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1386/ZN (ND2OPTIBD2BWP30P140)     0.01     0.15 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U195/ZN (NR2OPTPAD1BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U415/ZN (ND2OPTPAD1BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U570/ZN (XNR2UD1BWP30P140)     0.02     0.20 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U569/ZN (MUX2NOPTD2BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U757/ZN (INVD2BWP30P140)     0.01     0.24 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U899/ZN (ND3OPTPAD2BWP30P140)     0.01     0.25 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U560/ZN (ND2OPTIBD2BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U555/ZN (INVD1BWP30P140)     0.01     0.28 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U551/ZN (ND2D1BWP30P140)     0.02     0.29 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1007/ZN (NR2OPTPAD2BWP30P140)     0.02     0.31 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1006/ZN (XNR2OPTND4BWP30P140)     0.02     0.33 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1005/ZN (NR2OPTPAD2BWP30P140)     0.01     0.34 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U891/ZN (AOI21D6BWP30P140)     0.02     0.36 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U910/ZN (OAI31D2BWP30P140)     0.02     0.38 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U167/ZN (ND2D3BWP30P140)     0.01     0.39 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U166/ZN (ND2D2BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U224/ZN (AOI21D2BWP30P140)     0.02     0.42 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U161/ZN (ND2OPTIBD2BWP30P140)     0.02     0.44 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U736/ZN (ND2OPTIBD4BWP30P140)     0.01     0.45 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U157/ZN (NR2D1P5BWP30P140)     0.01     0.46 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U155/ZN (NR2OPTPAD1BWP30P140)     0.01     0.47 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1002/ZN (ND2OPTPAD2BWP30P140)     0.01     0.48 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U866/ZN (ND2OPTIBD4BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U883/ZN (ND2OPTPAD4BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U536/ZN (XNR2OPTND2BWP30P140)     0.02     0.52 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1354/ZN (NR2OPTPAD2BWP30P140)     0.02     0.54 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1298/ZN (NR2D1P5BWP30P140)     0.01     0.55 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U731/ZN (NR2D3BWP30P140)     0.01     0.56 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U888/ZN (ND2OPTIBD6BWP30P140)     0.01     0.57 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U725/ZN (AOI21D2BWP30P140)     0.01     0.58 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U138/ZN (ND2OPTIBD2BWP30P140)     0.02     0.60 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1537/ZN (ND2OPTIBD2BWP30P140)     0.01     0.61 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U721/ZN (ND2OPTIBD2BWP30P140)     0.01     0.62 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U127/ZN (INVD1BWP30P140)     0.01     0.63 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U514/ZN (ND2OPTIBD2BWP30P140)     0.01     0.64 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U717/ZN (ND2OPTPAD2BWP30P140)     0.01     0.65 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U999/ZN (NR2OPTPAD1BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U998/ZN (NR2OPTPAD2BWP30P140)     0.01     0.68 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U711/ZN (ND2D2BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1029/ZN (ND3D2BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1028/ZN (ND3OPTPAD2BWP30P140)     0.01     0.71 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1027/ZN (ND2OPTPAD4BWP30P140)     0.01     0.72 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U969/ZN (ND2OPTPAD12BWP30P140)     0.01     0.74 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U113/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U704/ZN (INVD2BWP30P140)     0.01     0.77 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U110/ZN (ND2OPTIBD4BWP30P140)     0.01     0.78 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U106/ZN (INVD1BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1009/ZN (NR2D2BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1008/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.82 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U692/ZN (NR2D4BWP30P140)     0.01     0.83 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1047/ZN (INR2D16BWP30P140)     0.02     0.85 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U96/ZN (ND2OPTIBD2BWP30P140)     0.01     0.86 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U684/ZN (ND2OPTPAD2BWP30P140)     0.02     0.88 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U919/ZN (INR2D4BWP30P140)     0.02     0.90 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1322/ZN (AOI31D1BWP30P140)     0.02     0.92 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1290/ZN (IOA21D2BWP30P140)     0.01     0.94 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U927/Z (XOR2OPTND2BWP30P140)     0.02     0.96 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U926/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U78/ZN (ND2OPTIBD4BWP30P140)     0.02     1.00 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U955/ZN (ND2OPTIBD4BWP30P140)     0.01     1.01 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U666/ZN (NR2OPTPAD1BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U978/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.04 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U871/ZN (NR2D6BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U62/ZN (NR2OPTIBD6BWP30P140)     0.01     1.07 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U949/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U948/ZN (INR2D4BWP30P140)     0.01     1.11 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U49/ZN (OAI211OPTREPBD1BWP30P140)     0.02     1.13 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U257/ZN (ND2OPTIBD2BWP30P140)     0.01     1.14 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U363/ZN (OAI21D4BWP30P140)     0.02     1.16 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U457/ZN (ND2OPTPAD8BWP30P140)     0.02     1.18 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1055/ZN (MUX2NOPTD4BWP30P140)     0.02     1.20 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U37/ZN (NR2D1BWP30P140)     0.01     1.21 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U621/ZN (NR2D2BWP30P140)     0.01     1.23 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U30/ZN (ND3OPTPAD1BWP30P140)     0.02     1.25 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U250/ZN (NR2D1BWP30P140)     0.02     1.26 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U441/ZN (INR2D2BWP30P140)     0.01     1.27 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1062/ZN (NR2OPTPAD4BWP30P140)     0.01     1.29 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1077/ZN (NR2OPTPAD12BWP30P140)     0.01     1.30 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U822/ZN (MUX2NOPTD4BWP30P140)     0.02     1.32 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U18/ZN (ND2D2BWP30P140)     0.01     1.33 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U12/ZN (ND2D1BWP30P140)     0.02     1.35 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U424/ZN (NR2D1BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U583/ZN (ND2D2BWP30P140)     0.02     1.39 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U892/ZN (ND2OPTIBD4BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U5/ZN (ND2OPTIBD4BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1340/ZN (ND2OPTIBD2BWP30P140)     0.01     1.42 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1295/ZN (XNR2UD1BWP30P140)     0.01     1.43 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U211/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/dividend_reg_14__25_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/dividend_reg_14__25_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/quotient_out_5_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out_reg_0_/CP (DFCNQD2BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out_reg_0_/Q (DFCNQD2BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out[0] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_9)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_6/U265/ZN (INVD2BWP30P140)     0.02     0.11 r
  u_spu_ln_top/u_spu_ln_block_6/U391/CO (HA1D0BWP30P140)     0.03     0.14 r
  u_spu_ln_top/u_spu_ln_block_6/U1384/S (FA1D1BWP30P140)     0.09     0.24 r
  u_spu_ln_top/u_spu_ln_block_6/U2990/ZN (INVD0BWP30P140)     0.08     0.32 f
  u_spu_ln_top/u_spu_ln_block_6/U1716/ZN (MOAI22D0BWP30P140)     0.06     0.37 f
  u_spu_ln_top/u_spu_ln_block_6/U1715/ZN (NR2D0BWP30P140)     0.10     0.48 r
  u_spu_ln_top/u_spu_ln_block_6/U1387/Z (AO22D0BWP30P140)     0.05     0.52 r
  u_spu_ln_top/u_spu_ln_block_6/U1386/ZN (AOI221D0BWP30P140)     0.02     0.54 f
  u_spu_ln_top/u_spu_ln_block_6/U3088/ZN (MUX2ND0BWP30P140)     0.04     0.58 r
  u_spu_ln_top/u_spu_ln_block_6/U1385/CO (HA1D0BWP30P140)     0.04     0.62 r
  u_spu_ln_top/u_spu_ln_block_6/U598/CO (HA1D0BWP30P140)     0.03     0.65 r
  u_spu_ln_top/u_spu_ln_block_6/U912/CO (HA1D0BWP30P140)     0.04     0.69 r
  u_spu_ln_top/u_spu_ln_block_6/U1388/CO (FA1D0BWP30P140)     0.05     0.74 r
  u_spu_ln_top/u_spu_ln_block_6/U601/CO (FA1D0BWP30P140)     0.05     0.79 r
  u_spu_ln_top/u_spu_ln_block_6/U1391/S (FA1D0BWP30P140)     0.08     0.87 f
  u_spu_ln_top/u_spu_ln_block_6/U1603/CO (FA1D0BWP30P140)     0.05     0.93 f
  u_spu_ln_top/u_spu_ln_block_6/U1604/CO (FA1D1BWP30P140)     0.04     0.97 f
  u_spu_ln_top/u_spu_ln_block_6/U3115/CO (FA1D1BWP30P140)     0.04     1.01 f
  u_spu_ln_top/u_spu_ln_block_6/U177/CO (FA1D1BWP30P140)     0.04     1.05 f
  u_spu_ln_top/u_spu_ln_block_6/U1702/CO (FA1OPTCD1BWP30P140)     0.03     1.08 f
  u_spu_ln_top/u_spu_ln_block_6/U59/CO (FA1OPTCD1BWP30P140)     0.03     1.10 f
  u_spu_ln_top/u_spu_ln_block_6/U1707/CO (FA1OPTCD2BWP30P140)     0.02     1.13 f
  u_spu_ln_top/u_spu_ln_block_6/U1678/CO (FA1OPTCD2BWP30P140)     0.02     1.15 f
  u_spu_ln_top/u_spu_ln_block_6/U1711/CO (FA1OPTCD2BWP30P140)     0.02     1.17 f
  u_spu_ln_top/u_spu_ln_block_6/U1710/CO (FA1OPTCD2BWP30P140)     0.02     1.20 f
  u_spu_ln_top/u_spu_ln_block_6/U156/CO (FA1OPTCD1BWP30P140)     0.02     1.22 f
  u_spu_ln_top/u_spu_ln_block_6/U313/ZN (OAI22D0BWP30P140)     0.02     1.24 r
  u_spu_ln_top/u_spu_ln_block_6/U3106/ZN (MAOI222D0BWP30P140)     0.03     1.27 f
  u_spu_ln_top/u_spu_ln_block_6/U318/ZN (NR2D0BWP30P140)     0.02     1.29 r
  u_spu_ln_top/u_spu_ln_block_6/U315/ZN (OAI21D0BWP30P140)     0.02     1.31 f
  u_spu_ln_top/u_spu_ln_block_6/U104/ZN (ND2D0BWP30P140)     0.02     1.33 r
  u_spu_ln_top/u_spu_ln_block_6/U147/ZN (OAI22D0BWP30P140)     0.02     1.34 f
  u_spu_ln_top/u_spu_ln_block_6/U1676/ZN (OAI22D1BWP30P140)     0.02     1.36 r
  u_spu_ln_top/u_spu_ln_block_6/U101/ZN (OAI22D0BWP30P140)     0.02     1.38 f
  u_spu_ln_top/u_spu_ln_block_6/U308/ZN (MOAI22D1BWP30P140)     0.02     1.40 r
  u_spu_ln_top/u_spu_ln_block_6/U306/ZN (OAI22D0BWP30P140)     0.02     1.42 f
  u_spu_ln_top/u_spu_ln_block_6/U305/ZN (OAI21D1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_6/quotient_out_5_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_6/quotient_out_5_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_7/u_mean_x_sum/div_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_7/quotient_out_1_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_sum/div_data_out_reg_1_/CP (DFCNQD4BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_sum/div_data_out_reg_1_/Q (DFCNQD4BWP30P140)     0.07     0.07 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_sum/div_data_out[1] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_8)     0.00     0.07 f
  u_spu_ln_top/u_spu_ln_block_7/U1998/ZN (INVD1BWP30P140)     0.02     0.09 r
  u_spu_ln_top/u_spu_ln_block_7/U2241/CO (HA1D1BWP30P140)     0.03     0.12 r
  u_spu_ln_top/u_spu_ln_block_7/U1653/CO (FA1D4BWP30P140)     0.03     0.16 r
  u_spu_ln_top/u_spu_ln_block_7/U1194/CO (FA1D0BWP30P140)     0.05     0.20 r
  u_spu_ln_top/u_spu_ln_block_7/U2216/CO (FA1D1BWP30P140)     0.04     0.24 r
  u_spu_ln_top/u_spu_ln_block_7/U1604/S (FA1OPTCD2BWP30P140)     0.09     0.33 r
  u_spu_ln_top/u_spu_ln_block_7/U1603/ZN (INVD2BWP30P140)     0.03     0.36 f
  u_spu_ln_top/u_spu_ln_block_7/U2217/ZN (MUX2ND0BWP30P140)     0.04     0.40 r
  u_spu_ln_top/u_spu_ln_block_7/U2221/ZN (INR2D1BWP30P140)     0.08     0.47 r
  u_spu_ln_top/u_spu_ln_block_7/U2322/ZN (AOI222D1BWP30P140)     0.04     0.51 f
  u_spu_ln_top/u_spu_ln_block_7/U2323/ZN (MUX2ND0BWP30P140)     0.05     0.56 f
  u_spu_ln_top/u_spu_ln_block_7/U2342/CO (FA1D1BWP30P140)     0.05     0.62 f
  u_spu_ln_top/u_spu_ln_block_7/U2343/CO (FA1D1BWP30P140)     0.04     0.66 f
  u_spu_ln_top/u_spu_ln_block_7/U2344/CO (FA1D1BWP30P140)     0.05     0.70 f
  u_spu_ln_top/u_spu_ln_block_7/U2345/CO (FA1D1BWP30P140)     0.04     0.74 f
  u_spu_ln_top/u_spu_ln_block_7/U2346/CO (FA1D1BWP30P140)     0.04     0.78 f
  u_spu_ln_top/u_spu_ln_block_7/U134/CO (FA1D1BWP30P140)     0.04     0.82 f
  u_spu_ln_top/u_spu_ln_block_7/U2347/CO (FA1D1BWP30P140)     0.04     0.86 f
  u_spu_ln_top/u_spu_ln_block_7/U2348/CO (FA1D1BWP30P140)     0.04     0.89 f
  u_spu_ln_top/u_spu_ln_block_7/U2349/CO (FA1D1BWP30P140)     0.04     0.93 f
  u_spu_ln_top/u_spu_ln_block_7/U2350/CO (FA1D1BWP30P140)     0.04     0.97 f
  u_spu_ln_top/u_spu_ln_block_7/U1562/CO (FA1OPTCD1BWP30P140)     0.03     1.00 f
  u_spu_ln_top/u_spu_ln_block_7/U2351/CO (FA1D1BWP30P140)     0.04     1.04 f
  u_spu_ln_top/u_spu_ln_block_7/U1588/CO (FA1OPTCD1BWP30P140)     0.03     1.07 f
  u_spu_ln_top/u_spu_ln_block_7/U1587/CO (FA1OPTCD1BWP30P140)     0.03     1.10 f
  u_spu_ln_top/u_spu_ln_block_7/U1626/CO (FA1OPTCD1BWP30P140)     0.02     1.12 f
  u_spu_ln_top/u_spu_ln_block_7/U88/ZN (OAI22D0BWP30P140)     0.02     1.14 r
  u_spu_ln_top/u_spu_ln_block_7/U1521/ZN (MAOI222D1BWP30P140)     0.03     1.17 f
  u_spu_ln_top/u_spu_ln_block_7/U2330/ZN (MAOI222D1BWP30P140)     0.03     1.20 r
  u_spu_ln_top/u_spu_ln_block_7/U1522/ZN (MAOI222D1BWP30P140)     0.03     1.23 f
  u_spu_ln_top/u_spu_ln_block_7/U2333/ZN (MAOI222D1BWP30P140)     0.03     1.26 r
  u_spu_ln_top/u_spu_ln_block_7/U1523/ZN (MAOI222D1BWP30P140)     0.03     1.29 f
  u_spu_ln_top/u_spu_ln_block_7/U2336/ZN (MAOI222D1BWP30P140)     0.03     1.32 r
  u_spu_ln_top/u_spu_ln_block_7/U1524/ZN (MAOI222D1BWP30P140)     0.03     1.35 f
  u_spu_ln_top/u_spu_ln_block_7/U2339/ZN (MAOI222D1BWP30P140)     0.03     1.38 r
  u_spu_ln_top/u_spu_ln_block_7/U1525/ZN (MAOI222D1BWP30P140)     0.03     1.40 f
  u_spu_ln_top/u_spu_ln_block_7/U2341/ZN (MAOI222D1BWP30P140)     0.03     1.44 r
  u_spu_ln_top/u_spu_ln_block_7/quotient_out_1_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_7/quotient_out_1_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/quotient_out_1_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out_reg_0_/CP (DFCNQD4BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out_reg_0_/Q (DFCNQD4BWP30P140)     0.08     0.08 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out[0] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_15)     0.00     0.08 r
  u_spu_ln_top/u_spu_ln_block_0/U2150/ZN (INVD1BWP30P140)     0.02     0.10 f
  u_spu_ln_top/u_spu_ln_block_0/U2225/CO (HA1D1BWP30P140)     0.02     0.12 f
  u_spu_ln_top/u_spu_ln_block_0/U1599/CO (FA1D4BWP30P140)     0.03     0.15 f
  u_spu_ln_top/u_spu_ln_block_0/U2198/CO (FA1D1BWP30P140)     0.04     0.18 f
  u_spu_ln_top/u_spu_ln_block_0/U2196/CO (FA1D1BWP30P140)     0.04     0.22 f
  u_spu_ln_top/u_spu_ln_block_0/U1621/S (FA1OPTCD2BWP30P140)     0.09     0.31 f
  u_spu_ln_top/u_spu_ln_block_0/U1620/ZN (INVD2BWP30P140)     0.04     0.35 r
  u_spu_ln_top/u_spu_ln_block_0/U2197/ZN (MUX2ND0BWP30P140)     0.03     0.37 f
  u_spu_ln_top/u_spu_ln_block_0/U2212/ZN (NR2D0BWP30P140)     0.10     0.47 r
  u_spu_ln_top/u_spu_ln_block_0/U1664/Z (AO22D0BWP30P140)     0.05     0.52 r
  u_spu_ln_top/u_spu_ln_block_0/U1404/ZN (AOI221D0BWP30P140)     0.02     0.54 f
  u_spu_ln_top/u_spu_ln_block_0/U2293/ZN (MUX2ND0BWP30P140)     0.04     0.58 f
  u_spu_ln_top/u_spu_ln_block_0/U1403/CO (FA1D0BWP30P140)     0.05     0.63 f
  u_spu_ln_top/u_spu_ln_block_0/U2299/S (FA1D1BWP30P140)     0.06     0.70 f
  u_spu_ln_top/u_spu_ln_block_0/U2334/CO (FA1D1BWP30P140)     0.05     0.75 f
  u_spu_ln_top/u_spu_ln_block_0/U1513/CO (FA1D0BWP30P140)     0.05     0.79 f
  u_spu_ln_top/u_spu_ln_block_0/U3/CO (FA1D2BWP30P140)     0.04      0.83 f
  u_spu_ln_top/u_spu_ln_block_0/U2335/CO (FA1D1BWP30P140)     0.04     0.87 f
  u_spu_ln_top/u_spu_ln_block_0/U2336/CO (FA1D1BWP30P140)     0.04     0.91 f
  u_spu_ln_top/u_spu_ln_block_0/U2337/CO (FA1D1BWP30P140)     0.04     0.95 f
  u_spu_ln_top/u_spu_ln_block_0/U1574/CO (FA1OPTCD1BWP30P140)     0.03     0.98 f
  u_spu_ln_top/u_spu_ln_block_0/U1583/CO (FA1OPTCD1BWP30P140)     0.03     1.01 f
  u_spu_ln_top/u_spu_ln_block_0/U1582/CO (FA1OPTCD1BWP30P140)     0.03     1.04 f
  u_spu_ln_top/u_spu_ln_block_0/U1591/CO (FA1OPTCD2BWP30P140)     0.02     1.06 f
  u_spu_ln_top/u_spu_ln_block_0/U1590/CO (FA1OPTCD2BWP30P140)     0.02     1.08 f
  u_spu_ln_top/u_spu_ln_block_0/U1646/CO (FA1OPTCD1BWP30P140)     0.02     1.11 f
  u_spu_ln_top/u_spu_ln_block_0/U63/ZN (OAI22D1BWP30P140)     0.02     1.12 r
  u_spu_ln_top/u_spu_ln_block_0/U2314/ZN (MAOI222D1BWP30P140)     0.03     1.15 f
  u_spu_ln_top/u_spu_ln_block_0/U2315/ZN (MAOI222D1BWP30P140)     0.03     1.19 r
  u_spu_ln_top/u_spu_ln_block_0/U2318/ZN (MAOI222D1BWP30P140)     0.03     1.21 f
  u_spu_ln_top/u_spu_ln_block_0/U2319/ZN (MAOI222D1BWP30P140)     0.03     1.25 r
  u_spu_ln_top/u_spu_ln_block_0/U2322/ZN (MAOI222D1BWP30P140)     0.03     1.28 f
  u_spu_ln_top/u_spu_ln_block_0/U2323/ZN (MAOI222D1BWP30P140)     0.03     1.31 r
  u_spu_ln_top/u_spu_ln_block_0/U2326/ZN (MAOI222D1BWP30P140)     0.03     1.34 f
  u_spu_ln_top/u_spu_ln_block_0/U2327/ZN (MAOI222D1BWP30P140)     0.03     1.38 r
  u_spu_ln_top/u_spu_ln_block_0/U2329/ZN (MAOI222D1BWP30P140)     0.03     1.40 f
  u_spu_ln_top/u_spu_ln_block_0/U2330/ZN (MAOI222D1BWP30P140)     0.03     1.44 r
  u_spu_ln_top/u_spu_ln_block_0/quotient_out_1_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_0/quotient_out_1_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[32]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/dividend_reg_14__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  spu_instr[32] (in)                                      0.00       0.10 r
  U1067/ZN (INVD12BWP30P140)                              0.01       0.11 f
  U1097/ZN (NR2OPTPAD2BWP30P140)                          0.01       0.12 r
  U1096/ZN (IND2D2BWP30P140)                              0.01       0.13 f
  U1075/ZN (NR2OPTPAD1BWP30P140)                          0.01       0.14 r
  U1087/ZN (ND3D2BWP30P140)                               0.02       0.16 f
  U1104/ZN (ND3OPTPAD4BWP30P140)                          0.02       0.18 r
  U3264/ZN (INVD12BWP30P140)                              0.01       0.19 f
  u_spu_ln_top/ln_channel_number[8] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.19 f
  u_spu_ln_top/u_spu_ln_block_15/ln_channel_number[8] (spu_ln_block_0)     0.00     0.19 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/data1[8] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_0)     0.00     0.19 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1027/ZN (INVD0BWP30P140)     0.01     0.21 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U786/ZN (INVD0BWP30P140)     0.01     0.22 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U982/ZN (NR3OPTPAD2BWP30P140)     0.01     0.23 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1026/ZN (ND3D2BWP30P140)     0.02     0.25 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U778/ZN (ND2D3BWP30P140)     0.01     0.26 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U876/ZN (ND2OPTIBD4BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U575/ZN (INVD1BWP30P140)     0.01     0.28 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U112/ZN (ND2D1BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U571/ZN (OAI21D2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U570/ZN (ND2OPTPAD2BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U989/ZN (AOI21OPTREPBD2BWP30P140)     0.01     0.34 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U567/ZN (OAI21D2BWP30P140)     0.02     0.35 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U566/ZN (ND2D3BWP30P140)     0.01     0.37 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U854/ZN (NR2OPTPAD2BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U863/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U862/ZN (OAI21D8BWP30P140)     0.02     0.41 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U103/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U767/ZN (ND2OPTIBD8BWP30P140)     0.01     0.44 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U921/ZN (ND2OPTIBD4BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U97/ZN (NR2D1BWP30P140)     0.01     0.47 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U920/ZN (NR2OPTPAD1BWP30P140)     0.01     0.48 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U554/ZN (ND2OPTIBD4BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U761/ZN (ND3OPTPAD4BWP30P140)     0.02     0.51 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U756/ZN (ND2OPTIBD6BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U370/ZN (ND2OPTPAD6BWP30P140)     0.01     0.53 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U369/ZN (INVD3BWP30P140)     0.01     0.54 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U367/ZN (OAI22D1BWP30P140)     0.02     0.56 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1084/ZN (AOI21OPTREPBD2BWP30P140)     0.02     0.58 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U86/ZN (ND2OPTIBD2BWP30P140)     0.02     0.59 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U899/ZN (ND3OPTPAD2BWP30P140)     0.02     0.61 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U898/ZN (ND2D4BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U883/ZN (INVD3BWP30P140)     0.01     0.64 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U740/ZN (ND2OPTPAD6BWP30P140)     0.01     0.65 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U820/ZN (INR2D1BWP30P140)     0.01     0.66 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U180/ZN (NR2OPTPAD1BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U336/ZN (ND2OPTIBD2BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U521/ZN (ND2OPTIBD2BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U331/ZN (INVD1BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U520/ZN (ND2OPTIBD2BWP30P140)     0.01     0.71 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U733/ZN (ND2OPTIBD4BWP30P140)     0.01     0.73 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U732/ZN (XNR2OPTND2BWP30P140)     0.02     0.75 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U869/ZN (MUX2NOPTD4BWP30P140)     0.02     0.77 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U515/ZN (ND2D6BWP30P140)     0.01     0.78 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U65/Z (AN2D2BWP30P140)     0.03     0.81 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U508/ZN (ND2D2BWP30P140)     0.01     0.82 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U922/ZN (OAI21OPTREPBD1BWP30P140)     0.02     0.84 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U504/ZN (XNR2OPTND2BWP30P140)     0.02     0.87 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U314/ZN (MUX2NOPTD2BWP30P140)     0.02     0.89 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U841/ZN (INR2D4BWP30P140)     0.02     0.91 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U837/ZN (IND2D2BWP30P140)     0.02     0.93 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U703/ZN (NR2OPTPAD2BWP30P140)     0.01     0.93 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1267/ZN (ND2OPTPAD4BWP30P140)     0.01     0.94 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U699/ZN (ND2OPTIBD16BWP30P140)     0.02     0.96 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1289/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U32/ZN (INVD1BWP30P140)     0.02     1.01 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U905/ZN (OAI211OPTREPBD2BWP30P140)     0.02     1.03 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U904/ZN (ND3OPTPAD2BWP30P140)     0.02     1.05 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1297/ZN (NR2OPTIBD6BWP30P140)     0.01     1.06 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U464/ZN (NR2OPTD12BWP30P140)     0.02     1.08 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U31/ZN (INVD1BWP30P140)     0.01     1.09 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U981/ZN (OAI21OPTREPBD1BWP30P140)     0.02     1.11 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U830/ZN (INR2D1BWP30P140)     0.01     1.12 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U829/ZN (NR2OPTPAD2BWP30P140)     0.01     1.14 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U826/ZN (OAI21OPTREPBD2BWP30P140)     0.01     1.15 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U650/ZN (NR2D4BWP30P140)     0.02     1.17 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U915/ZN (ND2OPTIBD12BWP30P140)     0.02     1.18 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U446/ZN (INVD6BWP30P140)     0.01     1.19 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1330/ZN (MUX2NOPTD4BWP30P140)     0.02     1.21 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1319/ZN (ND2OPTPAD2BWP30P140)     0.01     1.22 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U436/ZN (ND2OPTIBD2BWP30P140)     0.01     1.24 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U634/ZN (ND2OPTIBD2BWP30P140)     0.01     1.25 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1282/ZN (ND2OPTIBD4BWP30P140)     0.02     1.27 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U892/ZN (ND3OPTPAD2BWP30P140)     0.01     1.28 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U891/ZN (ND2OPTIBD4BWP30P140)     0.01     1.29 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1382/ZN (AOI21D2BWP30P140)     0.01     1.31 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U624/Z (XOR2UD1BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U9/ZN (ND2D1BWP30P140)     0.01     1.34 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U412/ZN (INVD0BWP30P140)     0.01     1.35 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U411/ZN (INVD0BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U604/ZN (ND3D2BWP30P140)     0.02     1.39 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1279/ZN (INVD1BWP30P140)     0.02     1.40 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1062/ZN (ND2OPTPAD2BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1359/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1353/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/dividend_reg_14__27_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/dividend_reg_14__27_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_addertree/dataOut_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_5/lnF_reg_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_addertree/dataOut_reg_18_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_addertree/dataOut_reg_18_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_addertree/dataOut[18] (spu_sm_addertree_10)     0.00     0.09 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/dataIn[18] (spu_sm_lnu_10)     0.00     0.09 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/u_spu_sm_lnu_lod/dataIn[9] (spu_sm_lnu_lod_10)     0.00     0.09 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/u_spu_sm_lnu_lod/U15/ZN (NR4D0BWP30P140)     0.03     0.12 r
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/u_spu_sm_lnu_lod/U9/ZN (INVD0BWP30P140)     0.01     0.13 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/u_spu_sm_lnu_lod/U4/ZN (INR2D1BWP30P140)     0.02     0.15 r
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/u_spu_sm_lnu_lod/U6/ZN (IND3D1BWP30P140)     0.02     0.17 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/u_spu_sm_lnu_lod/U10/ZN (OAI21D1BWP30P140)     0.02     0.20 r
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/u_spu_sm_lnu_lod/U26/ZN (AOI221D1BWP30P140)     0.02     0.21 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/u_spu_sm_lnu_lod/U27/ZN (OAI31D1BWP30P140)     0.02     0.23 r
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/u_spu_sm_lnu_lod/dataOut[0] (spu_sm_lnu_lod_10)     0.00     0.23 r
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U176/Z (BUFFD4BWP30P140)     0.02     0.26 r
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U26/ZN (INVD2BWP30P140)     0.02     0.27 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U8/ZN (ND2D3BWP30P140)     0.02     0.29 r
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U20/ZN (NR2D1BWP30P140)     0.01     0.30 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U54/ZN (AOI21D1BWP30P140)     0.02     0.32 r
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U19/ZN (IND3D1BWP30P140)     0.02     0.34 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U320/ZN (INVD0BWP30P140)     0.02     0.36 r
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U50/ZN (OAI32D0BWP30P140)     0.03     0.39 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U323/ZN (MAOI22D0BWP30P140)     0.03     0.41 r
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U92/ZN (ND3D0BWP30P140)     0.09     0.50 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U379/S (FA1D1BWP30P140)     0.12     0.62 r
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U402/S (FA1D1BWP30P140)     0.06     0.68 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U32/ZN (IAO21D1BWP30P140)     0.03     0.72 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U16/ZN (NR2D1BWP30P140)     0.01     0.73 r
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U15/ZN (OAI22D1BWP30P140)     0.02     0.75 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U30/CO (FA1OPTCD1BWP30P140)     0.03     0.78 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U162/CO (FA1D0BWP30P140)     0.05     0.83 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U163/CO (FA1D1BWP30P140)     0.04     0.87 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U164/CO (FA1D0BWP30P140)     0.05     0.92 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U165/CO (FA1D0BWP30P140)     0.05     0.97 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U166/CO (FA1D1BWP30P140)     0.04     1.01 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U167/CO (FA1D0BWP30P140)     0.05     1.05 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U168/CO (FA1D1BWP30P140)     0.04     1.10 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U84/CO (FA1OPTCD1BWP30P140)     0.03     1.13 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U169/CO (FA1D1BWP30P140)     0.04     1.17 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U29/CO (FA1OPTCD1BWP30P140)     0.03     1.19 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U170/CO (FA1D1BWP30P140)     0.04     1.23 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U171/CO (FA1D0BWP30P140)     0.05     1.28 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U172/CO (FA1D1BWP30P140)     0.04     1.32 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U173/CO (FA1D1BWP30P140)     0.03     1.35 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U11/ZN (OAI22D1BWP30P140)     0.01     1.37 r
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U10/ZN (OAI22D0BWP30P140)     0.02     1.38 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U28/ZN (IOA21D1BWP30P140)     0.01     1.40 r
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U9/ZN (ND2D1BWP30P140)     0.01     1.41 f
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/U27/ZN (OAI21D1BWP30P140)     0.01     1.42 r
  u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/dataOut[15] (spu_sm_lnu_10)     0.00     1.42 r
  u_spu_sm_top/u_spu_sm_block_5/lnF_reg_reg_15_/D (EDFQD1BWP30P140)     0.00     1.42 r
  data arrival time                                                  1.42

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_5/lnF_reg_reg_15_/CP (EDFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.04       1.42
  data required time                                                 1.42
  --------------------------------------------------------------------------
  data required time                                                 1.42
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_12/u_reci_sqrt/div_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_12/quotient_out_7_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_12/u_reci_sqrt/div_data_out_reg_1_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_12/u_reci_sqrt/div_data_out_reg_1_/Q (DFCNQD1BWP30P140)     0.08     0.08 f
  u_spu_ln_top/u_spu_ln_block_12/u_reci_sqrt/div_data_out[1] (spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_3)     0.00     0.08 f
  u_spu_ln_top/u_spu_ln_block_12/U226/ZN (INVD0BWP30P140)     0.02     0.09 r
  u_spu_ln_top/u_spu_ln_block_12/U1609/ZN (INVD3BWP30P140)     0.07     0.16 f
  u_spu_ln_top/u_spu_ln_block_12/U929/CO (HA1D0BWP30P140)     0.04     0.21 f
  u_spu_ln_top/u_spu_ln_block_12/U1607/CO (FA1D0BWP30P140)     0.05     0.25 f
  u_spu_ln_top/u_spu_ln_block_12/U1389/CO (FA1D0BWP30P140)     0.05     0.30 f
  u_spu_ln_top/u_spu_ln_block_12/U524/CO (FA1D1BWP30P140)     0.04     0.34 f
  u_spu_ln_top/u_spu_ln_block_12/U1388/CO (FA1D0BWP30P140)     0.05     0.39 f
  u_spu_ln_top/u_spu_ln_block_12/U1240/CO (FA1D0BWP30P140)     0.05     0.45 f
  u_spu_ln_top/u_spu_ln_block_12/U5/CO (FA1D1BWP30P140)     0.04     0.49 f
  u_spu_ln_top/u_spu_ln_block_12/U1244/CO (FA1D0BWP30P140)     0.05     0.54 f
  u_spu_ln_top/u_spu_ln_block_12/U1243/CO (FA1D1BWP30P140)     0.04     0.58 f
  u_spu_ln_top/u_spu_ln_block_12/U1731/CO (FA1OPTCD1BWP30P140)     0.03     0.61 f
  u_spu_ln_top/u_spu_ln_block_12/U1390/CO (FA1D1BWP30P140)     0.04     0.65 f
  u_spu_ln_top/u_spu_ln_block_12/U3341/CO (FA1D1BWP30P140)     0.04     0.69 f
  u_spu_ln_top/u_spu_ln_block_12/U1708/CO (FA1OPTCD1BWP30P140)     0.03     0.72 f
  u_spu_ln_top/u_spu_ln_block_12/U3363/CO (FA1D1BWP30P140)     0.04     0.76 f
  u_spu_ln_top/u_spu_ln_block_12/U3345/CO (FA1D1BWP30P140)     0.04     0.80 f
  u_spu_ln_top/u_spu_ln_block_12/U1707/CO (FA1OPTCD1BWP30P140)     0.03     0.83 f
  u_spu_ln_top/u_spu_ln_block_12/U1396/CO (FA1D0BWP30P140)     0.05     0.88 f
  u_spu_ln_top/u_spu_ln_block_12/U1253/S (FA1D0BWP30P140)     0.09     0.97 r
  u_spu_ln_top/u_spu_ln_block_12/U3389/ZN (AOI22D1BWP30P140)     0.02     0.99 f
  u_spu_ln_top/u_spu_ln_block_12/U155/ZN (OAI21D1BWP30P140)     0.02     1.01 r
  u_spu_ln_top/u_spu_ln_block_12/U3390/ZN (AOI21OPTREPBD1BWP30P140)     0.01     1.02 f
  u_spu_ln_top/u_spu_ln_block_12/U1627/ZN (MUX2ND0BWP30P140)     0.04     1.06 f
  u_spu_ln_top/u_spu_ln_block_12/U1626/S (FA1D0BWP30P140)     0.10     1.16 r
  u_spu_ln_top/u_spu_ln_block_12/U1786/CO (FA1OPTCD1BWP30P140)     0.05     1.20 r
  u_spu_ln_top/u_spu_ln_block_12/U66/ZN (OAI22D1BWP30P140)     0.02     1.22 f
  u_spu_ln_top/u_spu_ln_block_12/U3463/ZN (MAOI222D0BWP30P140)     0.03     1.25 r
  u_spu_ln_top/u_spu_ln_block_12/U138/ZN (OAI22D0BWP30P140)     0.02     1.28 f
  u_spu_ln_top/u_spu_ln_block_12/U11/ZN (OAI22D0BWP30P140)     0.02     1.30 r
  u_spu_ln_top/u_spu_ln_block_12/U88/ZN (OAI22D1BWP30P140)     0.02     1.32 f
  u_spu_ln_top/u_spu_ln_block_12/U240/ZN (OAI22D1BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_12/U1704/ZN (OAI22D1BWP30P140)     0.02     1.36 f
  u_spu_ln_top/u_spu_ln_block_12/U3470/ZN (MAOI222D1BWP30P140)     0.03     1.39 r
  u_spu_ln_top/u_spu_ln_block_12/U3471/ZN (MAOI222D1BWP30P140)     0.03     1.42 f
  u_spu_ln_top/u_spu_ln_block_12/U1678/ZN (AOI21D0BWP30P140)     0.03     1.45 r
  u_spu_ln_top/u_spu_ln_block_12/U133/ZN (OAI22D1BWP30P140)     0.02     1.47 f
  u_spu_ln_top/u_spu_ln_block_12/quotient_out_7_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.47 f
  data arrival time                                                  1.47

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_12/quotient_out_7_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                      0.01       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_0/EUOut_B5_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U13/ZN (INVD4BWP30P140)                    0.01       0.13 f
  u_spu_sm_top/u_spu_sm_block_0/sm_input_scale[1] (spu_sm_block_15)     0.00     0.13 f
  u_spu_sm_top/u_spu_sm_block_0/U47/ZN (INVD3BWP30P140)     0.01     0.14 r
  u_spu_sm_top/u_spu_sm_block_0/U45/ZN (INVD3BWP30P140)     0.02     0.16 f
  u_spu_sm_top/u_spu_sm_block_0/U482/ZN (ND2D3BWP30P140)     0.02     0.18 r
  u_spu_sm_top/u_spu_sm_block_0/U23/ZN (INVD8BWP30P140)     0.01     0.19 f
  u_spu_sm_top/u_spu_sm_block_0/U762/ZN (AOI222D0BWP30P140)     0.07     0.26 r
  u_spu_sm_top/u_spu_sm_block_0/U162/ZN (AOI221D0BWP30P140)     0.04     0.30 f
  u_spu_sm_top/u_spu_sm_block_0/U417/ZN (AOI211D1BWP30P140)     0.05     0.35 r
  u_spu_sm_top/u_spu_sm_block_0/U773/CO (FA1D1BWP30P140)     0.04     0.39 r
  u_spu_sm_top/u_spu_sm_block_0/U777/S (FA1D1BWP30P140)     0.08     0.46 f
  u_spu_sm_top/u_spu_sm_block_0/U801/CO (FA1D1BWP30P140)     0.05     0.52 f
  u_spu_sm_top/u_spu_sm_block_0/U802/CO (FA1D1BWP30P140)     0.04     0.56 f
  u_spu_sm_top/u_spu_sm_block_0/U803/CO (FA1D1BWP30P140)     0.04     0.59 f
  u_spu_sm_top/u_spu_sm_block_0/U804/CO (FA1D1BWP30P140)     0.04     0.63 f
  u_spu_sm_top/u_spu_sm_block_0/U805/CO (FA1D1BWP30P140)     0.04     0.67 f
  u_spu_sm_top/u_spu_sm_block_0/U806/CO (FA1D1BWP30P140)     0.04     0.71 f
  u_spu_sm_top/u_spu_sm_block_0/U807/CO (FA1D1BWP30P140)     0.04     0.75 f
  u_spu_sm_top/u_spu_sm_block_0/U808/CO (FA1D1BWP30P140)     0.04     0.79 f
  u_spu_sm_top/u_spu_sm_block_0/U809/CO (FA1D1BWP30P140)     0.04     0.83 f
  u_spu_sm_top/u_spu_sm_block_0/U810/CO (FA1D1BWP30P140)     0.04     0.86 f
  u_spu_sm_top/u_spu_sm_block_0/U811/CO (FA1D1BWP30P140)     0.04     0.90 f
  u_spu_sm_top/u_spu_sm_block_0/U814/CO (FA1D1BWP30P140)     0.04     0.94 f
  u_spu_sm_top/u_spu_sm_block_0/U815/CO (FA1D1BWP30P140)     0.04     0.98 f
  u_spu_sm_top/u_spu_sm_block_0/U352/Z (XOR3UD1BWP30P140)     0.06     1.04 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/dataIn[15] (spu_sm_expu_242)     0.00     1.04 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/u_spu_sm_expu_mul/dataIn[15] (spu_sm_expu_mul_242)     0.00     1.04 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U8/ZN (INVD1BWP30P140)     0.02     1.06 r
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U9/S (FA1D0BWP30P140)     0.08     1.14 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.05     1.19 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.04     1.23 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.27 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U53/CO (FA1D1BWP30P140)     0.04     1.31 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U39/Z (XOR2UD1BWP30P140)     0.03     1.34 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_242)     0.00     1.34 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/U5/ZN (NR4D1BWP30P140)     0.02     1.36 r
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/U4/ZN (ND2OPTPAD2BWP30P140)     0.02     1.38 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/U17/ZN (NR2D1BWP30P140)     0.02     1.40 r
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/U60/ZN (AOI22D1BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/U3/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/dataOut[2] (spu_sm_expu_242)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_0/EUOut_B5_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_0/EUOut_B5_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_3/EUOut_B1_reg_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U12/ZN (INVD12BWP30P140)                   0.02       0.14 f
  u_spu_sm_top/u_spu_sm_block_3/sm_input_scale[1] (spu_sm_block_12)     0.00     0.14 f
  u_spu_sm_top/u_spu_sm_block_3/U68/ZN (ND2D2BWP30P140)     0.02     0.16 r
  u_spu_sm_top/u_spu_sm_block_3/U24/ZN (INVD2BWP30P140)     0.04     0.19 f
  u_spu_sm_top/u_spu_sm_block_3/U316/ZN (AOI222D0BWP30P140)     0.07     0.26 r
  u_spu_sm_top/u_spu_sm_block_3/U511/ZN (AOI221D0BWP30P140)     0.04     0.30 f
  u_spu_sm_top/u_spu_sm_block_3/U375/ZN (AOI211D1BWP30P140)     0.05     0.35 r
  u_spu_sm_top/u_spu_sm_block_3/U525/CO (FA1D1BWP30P140)     0.04     0.39 r
  u_spu_sm_top/u_spu_sm_block_3/U531/S (FA1D1BWP30P140)     0.08     0.47 f
  u_spu_sm_top/u_spu_sm_block_3/U550/CO (FA1D1BWP30P140)     0.05     0.52 f
  u_spu_sm_top/u_spu_sm_block_3/U551/CO (FA1D1BWP30P140)     0.04     0.56 f
  u_spu_sm_top/u_spu_sm_block_3/U552/CO (FA1D1BWP30P140)     0.04     0.60 f
  u_spu_sm_top/u_spu_sm_block_3/U553/CO (FA1D1BWP30P140)     0.04     0.64 f
  u_spu_sm_top/u_spu_sm_block_3/U554/CO (FA1D1BWP30P140)     0.04     0.67 f
  u_spu_sm_top/u_spu_sm_block_3/U555/CO (FA1D1BWP30P140)     0.04     0.71 f
  u_spu_sm_top/u_spu_sm_block_3/U556/CO (FA1D1BWP30P140)     0.04     0.75 f
  u_spu_sm_top/u_spu_sm_block_3/U557/CO (FA1D1BWP30P140)     0.04     0.79 f
  u_spu_sm_top/u_spu_sm_block_3/U558/CO (FA1D1BWP30P140)     0.04     0.83 f
  u_spu_sm_top/u_spu_sm_block_3/U559/S (FA1D1BWP30P140)     0.07     0.90 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/dataIn[11] (spu_sm_expu_198)     0.00     0.90 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/u_spu_sm_expu_mul/dataIn[11] (spu_sm_expu_mul_198)     0.00     0.90 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/u_spu_sm_expu_mul/U17/ZN (INVD1BWP30P140)     0.02     0.92 r
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/u_spu_sm_expu_mul/U20/S (FA1D1BWP30P140)     0.07     0.99 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/u_spu_sm_expu_mul/U46/CO (FA1D1BWP30P140)     0.05     1.04 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/u_spu_sm_expu_mul/U47/CO (FA1D1BWP30P140)     0.04     1.07 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/u_spu_sm_expu_mul/U48/CO (FA1D1BWP30P140)     0.04     1.11 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/u_spu_sm_expu_mul/U49/CO (FA1D1BWP30P140)     0.04     1.15 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.04     1.19 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.04     1.23 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.26 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/u_spu_sm_expu_mul/U53/CO (FA1D1BWP30P140)     0.04     1.30 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/u_spu_sm_expu_mul/U39/Z (XOR2UD1BWP30P140)     0.03     1.33 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_198)     0.00     1.33 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/U9/ZN (NR4D1BWP30P140)     0.02     1.35 r
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/U7/ZN (ND2OPTIBD2BWP30P140)     0.03     1.37 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/U19/ZN (NR2D1BWP30P140)     0.02     1.40 r
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/U4/ZN (INVD0BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/U5/ZN (NR2D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/dataOut[8] (spu_sm_expu_198)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_3/EUOut_B1_reg_reg_8_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_3/EUOut_B1_reg_reg_8_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_11/u_mean_x_sum/div_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_11/quotient_out_3_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_sum/div_data_out_reg_2_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_sum/div_data_out_reg_2_/Q (DFCNQD1BWP30P140)     0.08     0.08 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_sum/div_data_out[2] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_4)     0.00     0.08 r
  u_spu_ln_top/u_spu_ln_block_11/U1688/ZN (INVD0BWP30P140)     0.04     0.12 f
  u_spu_ln_top/u_spu_ln_block_11/U51/S (FA1D2BWP30P140)     0.12     0.24 r
  u_spu_ln_top/u_spu_ln_block_11/U1749/ZN (INVD0BWP30P140)     0.07     0.31 f
  u_spu_ln_top/u_spu_ln_block_11/U90/ZN (MOAI22D0BWP30P140)     0.06     0.37 f
  u_spu_ln_top/u_spu_ln_block_11/U2786/ZN (NR2D1BWP30P140)     0.06     0.43 r
  u_spu_ln_top/u_spu_ln_block_11/U306/ZN (IND2D1BWP30P140)     0.02     0.45 f
  u_spu_ln_top/u_spu_ln_block_11/U305/ZN (IOA21D0BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_11/U304/ZN (AOI21D0BWP30P140)     0.01     0.48 f
  u_spu_ln_top/u_spu_ln_block_11/U2842/ZN (MUX2ND0BWP30P140)     0.04     0.52 f
  u_spu_ln_top/u_spu_ln_block_11/U999/CO (HA1D0BWP30P140)     0.03     0.55 f
  u_spu_ln_top/u_spu_ln_block_11/U1650/CO (HA1D0BWP30P140)     0.03     0.58 f
  u_spu_ln_top/u_spu_ln_block_11/U719/CO (FA1D0BWP30P140)     0.05     0.63 f
  u_spu_ln_top/u_spu_ln_block_11/U1000/CO (FA1D0BWP30P140)     0.05     0.68 f
  u_spu_ln_top/u_spu_ln_block_11/U1652/CO (FA1D0BWP30P140)     0.05     0.73 f
  u_spu_ln_top/u_spu_ln_block_11/U2854/CO (FA1D1BWP30P140)     0.05     0.78 f
  u_spu_ln_top/u_spu_ln_block_11/U1001/CO (FA1D0BWP30P140)     0.05     0.83 f
  u_spu_ln_top/u_spu_ln_block_11/U1653/CO (FA1D0BWP30P140)     0.05     0.88 f
  u_spu_ln_top/u_spu_ln_block_11/U1654/CO (FA1D1BWP30P140)     0.04     0.92 f
  u_spu_ln_top/u_spu_ln_block_11/U2855/CO (FA1D1BWP30P140)     0.04     0.96 f
  u_spu_ln_top/u_spu_ln_block_11/U2856/CO (FA1D1BWP30P140)     0.04     1.00 f
  u_spu_ln_top/u_spu_ln_block_11/U2857/CO (FA1D1BWP30P140)     0.04     1.04 f
  u_spu_ln_top/u_spu_ln_block_11/U2858/CO (FA1D1BWP30P140)     0.04     1.08 f
  u_spu_ln_top/u_spu_ln_block_11/U164/CO (FA1OPTCD1BWP30P140)     0.03     1.10 f
  u_spu_ln_top/u_spu_ln_block_11/U2859/CO (FA1D1BWP30P140)     0.04     1.14 f
  u_spu_ln_top/u_spu_ln_block_11/U161/CO (FA1OPTCD1BWP30P140)     0.03     1.17 f
  u_spu_ln_top/u_spu_ln_block_11/U2860/CO (FA1D1BWP30P140)     0.04     1.21 f
  u_spu_ln_top/u_spu_ln_block_11/U1867/CO (FA1OPTCD1BWP30P140)     0.02     1.23 f
  u_spu_ln_top/u_spu_ln_block_11/U1711/ZN (OAI22D0BWP30P140)     0.02     1.25 r
  u_spu_ln_top/u_spu_ln_block_11/U414/ZN (AOI21D0BWP30P140)     0.02     1.27 f
  u_spu_ln_top/u_spu_ln_block_11/U412/ZN (NR3D0BWP30P140)     0.02     1.29 r
  u_spu_ln_top/u_spu_ln_block_11/U410/ZN (NR2D0BWP30P140)     0.01     1.30 f
  u_spu_ln_top/u_spu_ln_block_11/U16/ZN (OAI22D0BWP30P140)     0.02     1.32 r
  u_spu_ln_top/u_spu_ln_block_11/U2850/ZN (MAOI222D0BWP30P140)     0.03     1.35 f
  u_spu_ln_top/u_spu_ln_block_11/U32/ZN (OAI22D0BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_11/U62/ZN (AOI21D0BWP30P140)     0.02     1.39 f
  u_spu_ln_top/u_spu_ln_block_11/U404/ZN (OAI21D1BWP30P140)     0.02     1.40 r
  u_spu_ln_top/u_spu_ln_block_11/U59/ZN (AOI21D0BWP30P140)     0.02     1.42 f
  u_spu_ln_top/u_spu_ln_block_11/U399/ZN (MOAI22D1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_11/quotient_out_3_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_11/quotient_out_3_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_9/x_square_sum_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/dividend_reg_14__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_9/x_square_sum_reg_7_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_9/x_square_sum_reg_7_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/data0[7] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_6)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1479/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1480/ZN (ND2D0BWP30P140)     0.01     0.11 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1387/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1386/ZN (ND2OPTIBD2BWP30P140)     0.01     0.15 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U195/ZN (NR2OPTPAD1BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U415/ZN (ND2OPTPAD1BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U570/ZN (XNR2UD1BWP30P140)     0.02     0.20 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U569/ZN (MUX2NOPTD2BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U757/ZN (INVD2BWP30P140)     0.01     0.24 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U899/ZN (ND3OPTPAD2BWP30P140)     0.01     0.25 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U560/ZN (ND2OPTIBD2BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U555/ZN (INVD1BWP30P140)     0.01     0.28 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U551/ZN (ND2D1BWP30P140)     0.02     0.29 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1007/ZN (NR2OPTPAD2BWP30P140)     0.02     0.31 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1006/ZN (XNR2OPTND4BWP30P140)     0.02     0.33 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1005/ZN (NR2OPTPAD2BWP30P140)     0.01     0.34 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U891/ZN (AOI21D6BWP30P140)     0.02     0.36 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U910/ZN (OAI31D2BWP30P140)     0.02     0.38 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U167/ZN (ND2D3BWP30P140)     0.01     0.39 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U166/ZN (ND2D2BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U224/ZN (AOI21D2BWP30P140)     0.02     0.42 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U161/ZN (ND2OPTIBD2BWP30P140)     0.02     0.44 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U736/ZN (ND2OPTIBD4BWP30P140)     0.01     0.45 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U157/ZN (NR2D1P5BWP30P140)     0.01     0.46 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U155/ZN (NR2OPTPAD1BWP30P140)     0.01     0.47 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1002/ZN (ND2OPTPAD2BWP30P140)     0.01     0.48 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U866/ZN (ND2OPTIBD4BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U883/ZN (ND2OPTPAD4BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U536/ZN (XNR2OPTND2BWP30P140)     0.02     0.52 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1354/ZN (NR2OPTPAD2BWP30P140)     0.02     0.54 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1298/ZN (NR2D1P5BWP30P140)     0.01     0.55 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U731/ZN (NR2D3BWP30P140)     0.01     0.56 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U888/ZN (ND2OPTIBD6BWP30P140)     0.01     0.57 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U725/ZN (AOI21D2BWP30P140)     0.01     0.58 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U138/ZN (ND2OPTIBD2BWP30P140)     0.02     0.60 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1537/ZN (ND2OPTIBD2BWP30P140)     0.01     0.61 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U721/ZN (ND2OPTIBD2BWP30P140)     0.01     0.62 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U127/ZN (INVD1BWP30P140)     0.01     0.63 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U514/ZN (ND2OPTIBD2BWP30P140)     0.01     0.64 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U717/ZN (ND2OPTPAD2BWP30P140)     0.01     0.65 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U999/ZN (NR2OPTPAD1BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U998/ZN (NR2OPTPAD2BWP30P140)     0.01     0.68 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U711/ZN (ND2D2BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1029/ZN (ND3D2BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1028/ZN (ND3OPTPAD2BWP30P140)     0.01     0.71 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1027/ZN (ND2OPTPAD4BWP30P140)     0.01     0.72 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U969/ZN (ND2OPTPAD12BWP30P140)     0.01     0.74 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U113/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U704/ZN (INVD2BWP30P140)     0.01     0.77 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U110/ZN (ND2OPTIBD4BWP30P140)     0.01     0.78 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U106/ZN (INVD1BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1009/ZN (NR2D2BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1008/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.82 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U692/ZN (NR2D4BWP30P140)     0.01     0.83 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1047/ZN (INR2D16BWP30P140)     0.02     0.85 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U96/ZN (ND2OPTIBD2BWP30P140)     0.01     0.86 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U684/ZN (ND2OPTPAD2BWP30P140)     0.02     0.88 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U919/ZN (INR2D4BWP30P140)     0.02     0.90 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1322/ZN (AOI31D1BWP30P140)     0.02     0.92 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1290/ZN (IOA21D2BWP30P140)     0.01     0.94 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U927/Z (XOR2OPTND2BWP30P140)     0.02     0.96 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U926/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U78/ZN (ND2OPTIBD4BWP30P140)     0.02     1.00 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U955/ZN (ND2OPTIBD4BWP30P140)     0.01     1.01 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U666/ZN (NR2OPTPAD1BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U978/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.04 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U871/ZN (NR2D6BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U62/ZN (NR2OPTIBD6BWP30P140)     0.01     1.07 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U949/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U948/ZN (INR2D4BWP30P140)     0.01     1.11 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U49/ZN (OAI211OPTREPBD1BWP30P140)     0.02     1.13 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U257/ZN (ND2OPTIBD2BWP30P140)     0.01     1.14 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U363/ZN (OAI21D4BWP30P140)     0.02     1.16 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U457/ZN (ND2OPTPAD8BWP30P140)     0.02     1.18 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1055/ZN (MUX2NOPTD4BWP30P140)     0.02     1.20 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U37/ZN (NR2D1BWP30P140)     0.01     1.21 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U621/ZN (NR2D2BWP30P140)     0.01     1.23 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U30/ZN (ND3OPTPAD1BWP30P140)     0.02     1.25 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U250/ZN (NR2D1BWP30P140)     0.02     1.26 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U441/ZN (INR2D2BWP30P140)     0.01     1.27 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1062/ZN (NR2OPTPAD4BWP30P140)     0.01     1.29 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1077/ZN (NR2OPTPAD12BWP30P140)     0.01     1.30 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U822/ZN (MUX2NOPTD4BWP30P140)     0.02     1.32 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U18/ZN (ND2D2BWP30P140)     0.01     1.33 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U12/ZN (ND2D1BWP30P140)     0.02     1.35 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U424/ZN (NR2D1BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U583/ZN (ND2D2BWP30P140)     0.02     1.39 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U892/ZN (ND2OPTIBD4BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U5/ZN (ND2OPTIBD4BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1341/ZN (ND2OPTIBD2BWP30P140)     0.01     1.42 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U1658/ZN (XNR2UD1BWP30P140)     0.01     1.43 f
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/U205/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/dividend_reg_14__27_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum/dividend_reg_14__27_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/quotient_out_5_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out_reg_0_/CP (DFCNQD4BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out_reg_0_/Q (DFCNQD4BWP30P140)     0.08     0.08 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum/div_data_out[0] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_15)     0.00     0.08 f
  u_spu_ln_top/u_spu_ln_block_0/U338/ZN (INVD0BWP30P140)     0.03     0.10 r
  u_spu_ln_top/u_spu_ln_block_0/U2983/CO (HA1D1BWP30P140)     0.03     0.14 r
  u_spu_ln_top/u_spu_ln_block_0/U1667/CO (FA1D4BWP30P140)     0.03     0.17 r
  u_spu_ln_top/u_spu_ln_block_0/U2957/CO (FA1D1BWP30P140)     0.03     0.20 r
  u_spu_ln_top/u_spu_ln_block_0/U2955/CO (FA1D1BWP30P140)     0.04     0.24 r
  u_spu_ln_top/u_spu_ln_block_0/U1596/CO (FA1OPTCD2BWP30P140)     0.02     0.26 r
  u_spu_ln_top/u_spu_ln_block_0/U2928/CO (FA1D1BWP30P140)     0.03     0.29 r
  u_spu_ln_top/u_spu_ln_block_0/U508/CO (FA1D0BWP30P140)     0.05     0.34 r
  u_spu_ln_top/u_spu_ln_block_0/U2914/S (FA1D1BWP30P140)     0.10     0.44 f
  u_spu_ln_top/u_spu_ln_block_0/U2915/ZN (INVD1BWP30P140)     0.06     0.50 r
  u_spu_ln_top/u_spu_ln_block_0/U507/ZN (MUX2ND0BWP30P140)     0.03     0.53 f
  u_spu_ln_top/u_spu_ln_block_0/U544/ZN (NR2D0BWP30P140)     0.10     0.63 r
  u_spu_ln_top/u_spu_ln_block_0/U880/ZN (AOI222D0BWP30P140)     0.05     0.68 f
  u_spu_ln_top/u_spu_ln_block_0/U3049/ZN (MUX2ND0BWP30P140)     0.05     0.73 f
  u_spu_ln_top/u_spu_ln_block_0/U3072/CO (FA1D1BWP30P140)     0.06     0.79 f
  u_spu_ln_top/u_spu_ln_block_0/U1492/CO (FA1D0BWP30P140)     0.05     0.84 f
  u_spu_ln_top/u_spu_ln_block_0/U1493/CO (FA1D0BWP30P140)     0.05     0.89 f
  u_spu_ln_top/u_spu_ln_block_0/U3073/CO (FA1D1BWP30P140)     0.04     0.93 f
  u_spu_ln_top/u_spu_ln_block_0/U3074/CO (FA1D1BWP30P140)     0.04     0.97 f
  u_spu_ln_top/u_spu_ln_block_0/U3075/CO (FA1D1BWP30P140)     0.04     1.00 f
  u_spu_ln_top/u_spu_ln_block_0/U3076/CO (FA1D1BWP30P140)     0.04     1.04 f
  u_spu_ln_top/u_spu_ln_block_0/U133/CO (FA1OPTCD1BWP30P140)     0.03     1.07 f
  u_spu_ln_top/u_spu_ln_block_0/U132/CO (FA1OPTCD1BWP30P140)     0.03     1.10 f
  u_spu_ln_top/u_spu_ln_block_0/U129/CO (FA1OPTCD1BWP30P140)     0.03     1.13 f
  u_spu_ln_top/u_spu_ln_block_0/U124/CO (FA1OPTCD1BWP30P140)     0.03     1.16 f
  u_spu_ln_top/u_spu_ln_block_0/U1602/CO (FA1OPTCD1BWP30P140)     0.02     1.19 f
  u_spu_ln_top/u_spu_ln_block_0/U86/ZN (OAI22D0BWP30P140)     0.02     1.21 r
  u_spu_ln_top/u_spu_ln_block_0/U3063/ZN (MAOI222D0BWP30P140)     0.03     1.24 f
  u_spu_ln_top/u_spu_ln_block_0/U85/ZN (OAI22D1BWP30P140)     0.02     1.26 r
  u_spu_ln_top/u_spu_ln_block_0/U1559/ZN (MAOI222D1BWP30P140)     0.03     1.29 f
  u_spu_ln_top/u_spu_ln_block_0/U3065/ZN (MAOI222D1BWP30P140)     0.03     1.32 r
  u_spu_ln_top/u_spu_ln_block_0/U1557/ZN (OAI22D1BWP30P140)     0.02     1.34 f
  u_spu_ln_top/u_spu_ln_block_0/U260/ZN (OAI22D1BWP30P140)     0.02     1.36 r
  u_spu_ln_top/u_spu_ln_block_0/U60/ZN (OAI22D0BWP30P140)     0.02     1.38 f
  u_spu_ln_top/u_spu_ln_block_0/U119/ZN (OAI22D1BWP30P140)     0.02     1.40 r
  u_spu_ln_top/u_spu_ln_block_0/U118/ZN (OAI22D0BWP30P140)     0.02     1.42 f
  u_spu_ln_top/u_spu_ln_block_0/U1558/ZN (OAI22D1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_0/quotient_out_5_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_0/quotient_out_5_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_15/u_reci_sqrt/div_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_15/quotient_out_1_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_15/u_reci_sqrt/div_data_out_reg_0_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_15/u_reci_sqrt/div_data_out_reg_0_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_15/u_reci_sqrt/div_data_out[0] (spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_0)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_15/U261/ZN (INVD1BWP30P140)     0.04     0.14 r
  u_spu_ln_top/u_spu_ln_block_15/U103/ZN (INVD4BWP30P140)     0.04     0.18 f
  u_spu_ln_top/u_spu_ln_block_15/U215/CO (HA1D1BWP30P140)     0.03     0.21 f
  u_spu_ln_top/u_spu_ln_block_15/U2359/CO (FA1D1BWP30P140)     0.04     0.24 f
  u_spu_ln_top/u_spu_ln_block_15/U2347/CO (FA1D1BWP30P140)     0.04     0.28 f
  u_spu_ln_top/u_spu_ln_block_15/U819/CO (FA1D1BWP30P140)     0.04     0.32 f
  u_spu_ln_top/u_spu_ln_block_15/U2329/CO (FA1D1BWP30P140)     0.04     0.36 f
  u_spu_ln_top/u_spu_ln_block_15/U2315/CO (FA1D1BWP30P140)     0.04     0.40 f
  u_spu_ln_top/u_spu_ln_block_15/U22/CO (FA1D1BWP30P140)     0.04     0.44 f
  u_spu_ln_top/u_spu_ln_block_15/U2304/CO (FA1D1BWP30P140)     0.04     0.48 f
  u_spu_ln_top/u_spu_ln_block_15/U55/CO (FA1D1BWP30P140)     0.04     0.52 f
  u_spu_ln_top/u_spu_ln_block_15/U14/CO (FA1D1BWP30P140)     0.04     0.56 f
  u_spu_ln_top/u_spu_ln_block_15/U1332/CO (FA1D1BWP30P140)     0.04     0.60 f
  u_spu_ln_top/u_spu_ln_block_15/U2252/CO (FA1D1BWP30P140)     0.04     0.64 f
  u_spu_ln_top/u_spu_ln_block_15/U2277/CO (FA1D1BWP30P140)     0.04     0.68 f
  u_spu_ln_top/u_spu_ln_block_15/U56/CO (FA1D1BWP30P140)     0.04     0.73 f
  u_spu_ln_top/u_spu_ln_block_15/U2256/CO (FA1D1BWP30P140)     0.04     0.77 f
  u_spu_ln_top/u_spu_ln_block_15/U1665/CO (FA1OPTCD1BWP30P140)     0.03     0.80 f
  u_spu_ln_top/u_spu_ln_block_15/U1340/CO (FA1D0BWP30P140)     0.05     0.84 f
  u_spu_ln_top/u_spu_ln_block_15/U1200/S (FA1D0BWP30P140)     0.09     0.93 r
  u_spu_ln_top/u_spu_ln_block_15/U2300/ZN (AOI22D1BWP30P140)     0.02     0.95 f
  u_spu_ln_top/u_spu_ln_block_15/U1661/ZN (OAI21D0BWP30P140)     0.03     0.98 r
  u_spu_ln_top/u_spu_ln_block_15/U2301/ZN (AOI21D0BWP30P140)     0.02     1.00 f
  u_spu_ln_top/u_spu_ln_block_15/U1538/ZN (MUX2ND0BWP30P140)     0.05     1.05 f
  u_spu_ln_top/u_spu_ln_block_15/U1537/S (FA1D1BWP30P140)     0.07     1.12 f
  u_spu_ln_top/u_spu_ln_block_15/U1761/CO (FA1OPTCD1BWP30P140)     0.04     1.16 f
  u_spu_ln_top/u_spu_ln_block_15/U91/ZN (OAI22D1BWP30P140)     0.02     1.18 r
  u_spu_ln_top/u_spu_ln_block_15/U33/ZN (MAOI222D1BWP30P140)     0.03     1.20 f
  u_spu_ln_top/u_spu_ln_block_15/U1660/ZN (OAI22D1BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_15/U1659/ZN (MAOI222D1BWP30P140)     0.03     1.25 f
  u_spu_ln_top/u_spu_ln_block_15/U2377/ZN (MAOI222D1BWP30P140)     0.03     1.28 r
  u_spu_ln_top/u_spu_ln_block_15/U31/ZN (MAOI222D1BWP30P140)     0.03     1.31 f
  u_spu_ln_top/u_spu_ln_block_15/U2379/ZN (MAOI222D1BWP30P140)     0.03     1.34 r
  u_spu_ln_top/u_spu_ln_block_15/U60/ZN (OAI22D0BWP30P140)     0.02     1.36 f
  u_spu_ln_top/u_spu_ln_block_15/U1656/ZN (OAI22D1BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_15/U32/ZN (MAOI222D1BWP30P140)     0.03     1.40 f
  u_spu_ln_top/u_spu_ln_block_15/U2382/ZN (MAOI222D1BWP30P140)     0.03     1.44 r
  u_spu_ln_top/u_spu_ln_block_15/quotient_out_1_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_15/quotient_out_1_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/x_square_sum_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/dividend_reg_14__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/x_square_sum_reg_4_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/x_square_sum_reg_4_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/data0[4] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_12)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1269/ZN (INVD0BWP30P140)     0.02     0.10 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1451/ZN (ND2D1BWP30P140)     0.01     0.12 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1452/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U466/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U342/ZN (NR2D3BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1346/ZN (ND2OPTIBD2BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U751/ZN (XNR2UD1BWP30P140)     0.02     0.20 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U748/ZN (MUX2NOPTD2BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1261/Z (AN2D0BWP30P140)     0.03     0.26 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U745/ZN (NR2D1BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U809/ZN (IAO21D2BWP30P140)     0.01     0.29 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U442/ZN (ND2OPTPAD2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U440/ZN (ND2OPTIBD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U992/ZN (INR2D4BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U321/ZN (INR2D4BWP30P140)     0.01     0.33 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U131/ZN (NR2D1P5BWP30P140)     0.01     0.34 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U932/ZN (INR2D4BWP30P140)     0.01     0.35 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U892/ZN (OAI21D4BWP30P140)     0.01     0.37 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U782/ZN (NR2OPTPAD2BWP30P140)     0.02     0.38 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U781/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U434/ZN (ND2OPTIBD4BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U558/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U725/ZN (ND2OPTIBD6BWP30P140)     0.02     0.44 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U724/ZN (ND2OPTPAD6BWP30P140)     0.01     0.45 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U722/ZN (ND2OPTIBD2BWP30P140)     0.01     0.46 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U924/ZN (INR2D4BWP30P140)     0.02     0.48 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U999/ZN (NR2D3BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U998/ZN (ND2OPTIBD4BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U545/ZN (ND2OPTIBD4BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U120/ZN (ND2OPTIBD8BWP30P140)     0.01     0.53 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U425/ZN (ND2OPTIBD4BWP30P140)     0.01     0.54 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U247/ZN (NR2OPTPAD1BWP30P140)     0.01     0.55 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U245/ZN (INVD1BWP30P140)     0.01     0.56 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U814/ZN (ND2OPTIBD4BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U99/ZN (INR2D1BWP30P140)     0.02     0.60 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U707/ZN (AOI21D2BWP30P140)     0.01     0.61 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U408/ZN (ND2D3BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U933/ZN (XNR2OPTND4BWP30P140)     0.02     0.65 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U851/ZN (MUX2NOPTD4BWP30P140)     0.02     0.66 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U700/ZN (INR2D2BWP30P140)     0.01     0.68 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1281/ZN (NR2OPTPAD2BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1280/ZN (AOI21D4BWP30P140)     0.02     0.70 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1279/ZN (ND2OPTPAD4BWP30P140)     0.02     0.72 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U689/ZN (ND2OPTPAD12BWP30P140)     0.02     0.74 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U232/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U85/ZN (ND2D2BWP30P140)     0.01     0.77 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U974/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.78 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U684/ZN (NR3D1BWP30P140)     0.01     0.80 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U864/ZN (ND3OPTPAD2BWP30P140)     0.02     0.82 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U862/ZN (OAI21D6BWP30P140)     0.02     0.84 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U898/Z (BUFFD4BWP30P140)     0.02     0.85 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1002/ZN (MUX2NOPTD4BWP30P140)     0.02     0.87 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U76/ZN (ND2D3BWP30P140)     0.02     0.89 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U380/ZN (ND2OPTIBD2BWP30P140)     0.01     0.90 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U508/ZN (ND2D2BWP30P140)     0.01     0.92 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U507/ZN (NR2D3BWP30P140)     0.01     0.93 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U212/ZN (NR2OPTPAD4BWP30P140)     0.01     0.94 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1306/ZN (ND2D16BWP30P140)     0.01     0.95 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U65/ZN (INR2D2BWP30P140)     0.01     0.96 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U502/ZN (INVD2BWP30P140)     0.01     0.97 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U497/ZN (ND2OPTIBD2BWP30P140)     0.01     0.98 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U496/ZN (ND2OPTIBD2BWP30P140)     0.01     0.99 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U660/ZN (ND2OPTIBD2BWP30P140)     0.01     1.00 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U938/ZN (AOI21OPTREPBD2BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U658/ZN (ND2OPTPAD2BWP30P140)     0.01     1.03 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U49/ZN (ND2OPTIBD4BWP30P140)     0.01     1.04 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U846/ZN (ND2OPTPAD4BWP30P140)     0.01     1.05 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U880/ZN (NR2OPTIBD12BWP30P140)     0.02     1.07 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U774/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U44/ZN (ND2D2BWP30P140)     0.02     1.11 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U945/ZN (ND2D3BWP30P140)     0.01     1.12 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U944/ZN (NR3D1BWP30P140)     0.01     1.13 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U940/ZN (OAI21D2BWP30P140)     0.01     1.15 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1007/ZN (ND2OPTIBD4BWP30P140)     0.01     1.16 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U768/Z (BUFFD4BWP30P140)     0.02     1.18 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U820/ZN (MUX2NOPTD4BWP30P140)     0.02     1.20 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U807/ZN (INVD1BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U806/ZN (OAI211OPTREPBD2BWP30P140)     0.02     1.24 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U805/ZN (ND3OPTPAD2BWP30P140)     0.01     1.25 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U804/ZN (ND2OPTIBD4BWP30P140)     0.01     1.27 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1295/ZN (NR2D8BWP30P140)     0.02     1.29 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1000/ZN (MUX2NOPTD2BWP30P140)     0.02     1.31 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U16/ZN (ND2OPTIBD2BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U182/ZN (ND2OPTIBD4BWP30P140)     0.01     1.34 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U785/ZN (INVD1BWP30P140)     0.01     1.35 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U784/ZN (AOI21OPTREPBD1BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U783/ZN (ND2OPTIBD4BWP30P140)     0.01     1.38 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U598/ZN (ND2OPTPAD2BWP30P140)     0.01     1.39 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U859/ZN (ND2OPTPAD1BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1651/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1652/ZN (NR2D1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/dividend_reg_14__27_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/dividend_reg_14__27_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_12/EUOut_B5_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U12/ZN (INVD12BWP30P140)                   0.02       0.14 f
  u_spu_sm_top/u_spu_sm_block_12/sm_input_scale[1] (spu_sm_block_3)     0.00     0.14 f
  u_spu_sm_top/u_spu_sm_block_12/U106/ZN (INVD6BWP30P140)     0.02     0.15 r
  u_spu_sm_top/u_spu_sm_block_12/U103/ZN (INVD3BWP30P140)     0.01     0.17 f
  u_spu_sm_top/u_spu_sm_block_12/U14/ZN (ND2D2BWP30P140)     0.02     0.19 r
  u_spu_sm_top/u_spu_sm_block_12/U102/ZN (INVD6BWP30P140)     0.02     0.20 f
  u_spu_sm_top/u_spu_sm_block_12/U295/ZN (AOI222D0BWP30P140)     0.06     0.26 r
  u_spu_sm_top/u_spu_sm_block_12/U139/ZN (AOI221D0BWP30P140)     0.04     0.30 f
  u_spu_sm_top/u_spu_sm_block_12/U372/ZN (AOI211D1BWP30P140)     0.05     0.35 r
  u_spu_sm_top/u_spu_sm_block_12/U728/CO (FA1D1BWP30P140)     0.04     0.39 r
  u_spu_sm_top/u_spu_sm_block_12/U733/S (FA1D1BWP30P140)     0.08     0.47 f
  u_spu_sm_top/u_spu_sm_block_12/U754/CO (FA1D1BWP30P140)     0.05     0.52 f
  u_spu_sm_top/u_spu_sm_block_12/U755/CO (FA1D1BWP30P140)     0.04     0.56 f
  u_spu_sm_top/u_spu_sm_block_12/U756/CO (FA1D1BWP30P140)     0.04     0.60 f
  u_spu_sm_top/u_spu_sm_block_12/U757/CO (FA1D1BWP30P140)     0.04     0.64 f
  u_spu_sm_top/u_spu_sm_block_12/U758/CO (FA1D1BWP30P140)     0.04     0.68 f
  u_spu_sm_top/u_spu_sm_block_12/U759/CO (FA1D1BWP30P140)     0.04     0.72 f
  u_spu_sm_top/u_spu_sm_block_12/U760/CO (FA1D1BWP30P140)     0.04     0.75 f
  u_spu_sm_top/u_spu_sm_block_12/U761/CO (FA1D1BWP30P140)     0.04     0.79 f
  u_spu_sm_top/u_spu_sm_block_12/U762/CO (FA1D1BWP30P140)     0.04     0.83 f
  u_spu_sm_top/u_spu_sm_block_12/U763/S (FA1D1BWP30P140)     0.07     0.90 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/dataIn[11] (spu_sm_expu_50)     0.00     0.90 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/u_spu_sm_expu_mul/dataIn[11] (spu_sm_expu_mul_50)     0.00     0.90 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U17/ZN (INVD1BWP30P140)     0.02     0.92 r
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U20/S (FA1D1BWP30P140)     0.07     0.99 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U46/CO (FA1D1BWP30P140)     0.05     1.04 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U47/CO (FA1D1BWP30P140)     0.04     1.08 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U48/CO (FA1D1BWP30P140)     0.04     1.11 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U49/CO (FA1D1BWP30P140)     0.04     1.15 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.04     1.19 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.04     1.23 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.27 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U53/CO (FA1D1BWP30P140)     0.04     1.30 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U39/Z (XOR2UD1BWP30P140)     0.03     1.33 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_50)     0.00     1.33 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/U8/ZN (NR4D1BWP30P140)     0.02     1.35 r
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/U7/ZN (ND2OPTIBD2BWP30P140)     0.03     1.38 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/U20/ZN (NR2D1BWP30P140)     0.02     1.40 r
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/U58/ZN (AOI22D1BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/U5/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/dataOut[2] (spu_sm_expu_50)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_12/EUOut_B5_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_12/EUOut_B5_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[30]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/dividend_reg_14__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[30] (in)                                      0.00       0.10 f
  U1112/ZN (ND2D8BWP30P140)                               0.03       0.13 r
  U1101/ZN (INVD1BWP30P140)                               0.01       0.14 f
  U1100/ZN (ND2OPTIBD2BWP30P140)                          0.01       0.15 r
  U1083/ZN (NR3D1BWP30P140)                               0.01       0.16 f
  U1098/ZN (XNR2OPTND4BWP30P140)                          0.02       0.18 f
  u_spu_ln_top/ln_channel_number[7] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.18 f
  u_spu_ln_top/U54/ZN (INVD6BWP30P140)                    0.02       0.20 r
  u_spu_ln_top/U66/ZN (INVD15BWP30P140)                   0.01       0.21 f
  u_spu_ln_top/u_spu_ln_block_0/ln_channel_number[7] (spu_ln_block_15)     0.00     0.21 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/data1[7] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_15)     0.00     0.21 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U165/ZN (NR2D1BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1371/ZN (ND3OPTPAD2BWP30P140)     0.02     0.25 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U335/ZN (ND2OPTIBD2BWP30P140)     0.02     0.27 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U154/ZN (INVD2BWP30P140)     0.01     0.28 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U147/ZN (NR2OPTPAD1BWP30P140)     0.01     0.29 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U772/ZN (ND2OPTIBD2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U323/ZN (NR2OPTPAD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U851/ZN (XNR2OPTND4BWP30P140)     0.02     0.33 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U143/ZN (ND2OPTIBD2BWP30P140)     0.02     0.35 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U968/ZN (ND2OPTIBD6BWP30P140)     0.02     0.37 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U765/ZN (OAI21D2BWP30P140)     0.02     0.38 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U956/ZN (ND3OPTPAD2BWP30P140)     0.01     0.40 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U927/ZN (ND2OPTPAD4BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U538/ZN (XNR2UD1BWP30P140)     0.02     0.43 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1025/ZN (NR2OPTPAD2BWP30P140)     0.01     0.44 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U138/ZN (ND2OPTIBD2BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U949/ZN (XNR2OPTND2BWP30P140)     0.02     0.47 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U754/ZN (NR2OPTPAD1BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U130/ZN (NR2OPTPAD1BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U420/ZN (ND2OPTPAD2BWP30P140)     0.01     0.51 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U750/ZN (ND2OPTIBD4BWP30P140)     0.01     0.52 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U528/ZN (ND2OPTPAD6BWP30P140)     0.01     0.53 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U173/ZN (ND2D1BWP30P140)     0.01     0.55 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U410/ZN (NR2D2BWP30P140)     0.02     0.56 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U839/ZN (XNR2OPTND4BWP30P140)     0.02     0.59 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U118/ZN (NR2OPTPAD1BWP30P140)     0.01     0.60 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U838/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.61 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U520/ZN (ND2OPTIBD4BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U238/ZN (INR2D8BWP30P140)     0.02     0.64 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U193/Z (AN2D1BWP30P140)     0.03     0.68 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U829/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U712/ZN (ND3D2BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U827/ZN (ND3OPTPAD2BWP30P140)     0.01     0.71 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U706/ZN (ND2OPTIBD4BWP30P140)     0.01     0.72 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U100/ZN (ND2OPTPAD8BWP30P140)     0.02     0.74 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1014/ZN (MUX2NOPTD4BWP30P140)     0.02     0.77 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U95/ZN (ND2D2BWP30P140)     0.02     0.78 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U696/ZN (ND2OPTIBD4BWP30P140)     0.01     0.79 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U87/ZN (NR2D1P5BWP30P140)     0.01     0.81 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1132/ZN (ND2OPTPAD1BWP30P140)     0.02     0.82 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1131/ZN (ND3OPTPAD2BWP30P140)     0.01     0.84 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U684/ZN (XNR2UD1BWP30P140)     0.02     0.86 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1091/ZN (MUX2NOPTD2BWP30P140)     0.03     0.88 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1117/ZN (ND2OPTIBD2BWP30P140)     0.01     0.90 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1116/ZN (ND2OPTPAD2BWP30P140)     0.01     0.91 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U668/ZN (ND2D2BWP30P140)     0.01     0.92 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1066/ZN (ND2OPTPAD4BWP30P140)     0.01     0.93 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U921/ZN (NR2D4BWP30P140)     0.02     0.94 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1067/ZN (ND2OPTIBD12BWP30P140)     0.02     0.96 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U894/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U176/ZN (ND2D0BWP30P140)     0.02     1.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U179/ZN (ND2D0BWP30P140)     0.02     1.02 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U645/ZN (XNR2UD0BWP30P140)     0.02     1.04 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U181/ZN (INVD0BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1112/ZN (INVD1BWP30P140)     0.01     1.07 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1039/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U45/ZN (ND2D3BWP30P140)     0.02     1.11 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1034/ZN (ND3OPTPAD1BWP30P140)     0.02     1.13 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1033/ZN (ND3OPTPAD2BWP30P140)     0.01     1.14 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U800/ZN (NR3OPTPAD2BWP30P140)     0.01     1.15 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1035/ZN (NR2OPTPAD2BWP30P140)     0.01     1.16 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1378/ZN (INR2D16BWP30P140)     0.02     1.19 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U31/ZN (MUX2NOPTD4BWP30P140)     0.02     1.20 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U30/ZN (INR2D2BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U953/ZN (OAI21OPTREPBD2BWP30P140)     0.01     1.24 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U23/ZN (ND2OPTIBD2BWP30P140)     0.01     1.25 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U361/ZN (ND2OPTIBD4BWP30P140)     0.02     1.26 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U603/ZN (ND2OPTIBD2BWP30P140)     0.01     1.28 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U602/ZN (ND2OPTPAD2BWP30P140)     0.01     1.28 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U599/Z (XOR2UD1BWP30P140)     0.02     1.30 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U995/ZN (MUX2NOPTD2BWP30P140)     0.02     1.33 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U14/ZN (INVD1BWP30P140)     0.01     1.34 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U588/ZN (ND2D2BWP30P140)     0.01     1.35 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U803/ZN (ND2OPTIBD4BWP30P140)     0.01     1.37 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U867/ZN (NR2D4BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U846/ZN (ND2OPTPAD4BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U845/ZN (ND2OPTIBD6BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1008/ZN (ND2OPTPAD2BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1381/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1113/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/dividend_reg_14__26_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/dividend_reg_14__26_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_1/quotient_out_7_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out_reg_0_/CP (DFCNQD4BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out_reg_0_/Q (DFCNQD4BWP30P140)     0.08     0.08 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum/div_data_out[0] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_14)     0.00     0.08 r
  u_spu_ln_top/u_spu_ln_block_1/U3307/ZN (INVD0BWP30P140)     0.02     0.10 f
  u_spu_ln_top/u_spu_ln_block_1/U3388/CO (HA1D1BWP30P140)     0.03     0.13 f
  u_spu_ln_top/u_spu_ln_block_1/U1749/CO (FA1D4BWP30P140)     0.03     0.16 f
  u_spu_ln_top/u_spu_ln_block_1/U3358/CO (FA1D1BWP30P140)     0.04     0.20 f
  u_spu_ln_top/u_spu_ln_block_1/U3356/CO (FA1D1BWP30P140)     0.04     0.23 f
  u_spu_ln_top/u_spu_ln_block_1/U3313/S (FA1D1BWP30P140)     0.10     0.33 r
  u_spu_ln_top/u_spu_ln_block_1/U3314/ZN (INVD1BWP30P140)     0.06     0.39 f
  u_spu_ln_top/u_spu_ln_block_1/U3357/ZN (MUX2NUD1BWP30P140)     0.04     0.43 r
  u_spu_ln_top/u_spu_ln_block_1/U3372/ZN (NR2D1BWP30P140)     0.04     0.47 f
  u_spu_ln_top/u_spu_ln_block_1/U1807/Z (AO22D0BWP30P140)     0.05     0.52 f
  u_spu_ln_top/u_spu_ln_block_1/U748/ZN (AOI221D0BWP30P140)     0.04     0.56 r
  u_spu_ln_top/u_spu_ln_block_1/U3425/ZN (MUX2ND0BWP30P140)     0.04     0.60 r
  u_spu_ln_top/u_spu_ln_block_1/U3448/CO (HA1D1BWP30P140)     0.03     0.63 r
  u_spu_ln_top/u_spu_ln_block_1/U3442/CO (HA1D1BWP30P140)     0.03     0.66 r
  u_spu_ln_top/u_spu_ln_block_1/U1316/CO (HA1D0BWP30P140)     0.03     0.69 r
  u_spu_ln_top/u_spu_ln_block_1/U3432/CO (HA1D1BWP30P140)     0.03     0.72 r
  u_spu_ln_top/u_spu_ln_block_1/U534/S (HA1D0BWP30P140)     0.04     0.76 f
  u_spu_ln_top/u_spu_ln_block_1/U3436/S (FA1D1BWP30P140)     0.08     0.84 r
  u_spu_ln_top/u_spu_ln_block_1/U1531/S (FA1D0BWP30P140)     0.08     0.92 f
  u_spu_ln_top/u_spu_ln_block_1/U1667/CO (FA1OPTCD1BWP30P140)     0.05     0.97 f
  u_spu_ln_top/u_spu_ln_block_1/U1666/CO (FA1OPTCD1BWP30P140)     0.03     1.00 f
  u_spu_ln_top/u_spu_ln_block_1/U1689/CO (FA1OPTCD2BWP30P140)     0.02     1.02 f
  u_spu_ln_top/u_spu_ln_block_1/U1697/CO (FA1OPTCD2BWP30P140)     0.02     1.05 f
  u_spu_ln_top/u_spu_ln_block_1/U1696/CO (FA1OPTCD2BWP30P140)     0.02     1.07 f
  u_spu_ln_top/u_spu_ln_block_1/U1786/CO (FA1OPTCD1BWP30P140)     0.02     1.09 f
  u_spu_ln_top/u_spu_ln_block_1/U3481/ZN (MAOI222D1BWP30P140)     0.03     1.12 r
  u_spu_ln_top/u_spu_ln_block_1/U3484/ZN (MAOI222D1BWP30P140)     0.03     1.15 f
  u_spu_ln_top/u_spu_ln_block_1/U3485/ZN (MAOI222D1BWP30P140)     0.03     1.19 r
  u_spu_ln_top/u_spu_ln_block_1/U3488/ZN (MAOI222D1BWP30P140)     0.03     1.21 f
  u_spu_ln_top/u_spu_ln_block_1/U3489/ZN (MAOI222D1BWP30P140)     0.03     1.25 r
  u_spu_ln_top/u_spu_ln_block_1/U3492/ZN (MAOI222D1BWP30P140)     0.03     1.28 f
  u_spu_ln_top/u_spu_ln_block_1/U3493/ZN (MAOI222D1BWP30P140)     0.03     1.31 r
  u_spu_ln_top/u_spu_ln_block_1/U3496/ZN (MAOI222D1BWP30P140)     0.03     1.34 f
  u_spu_ln_top/u_spu_ln_block_1/U3497/ZN (MAOI222D1BWP30P140)     0.03     1.38 r
  u_spu_ln_top/u_spu_ln_block_1/U3499/ZN (MAOI222D1BWP30P140)     0.03     1.40 f
  u_spu_ln_top/u_spu_ln_block_1/U3500/ZN (MAOI222D1BWP30P140)     0.03     1.44 r
  u_spu_ln_top/u_spu_ln_block_1/quotient_out_7_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_1/quotient_out_7_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[24]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/dividend_reg_14__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[24] (in)                                      0.00       0.10 f
  U1103/ZN (XNR2OPTND8BWP30P140)                          0.04       0.14 f
  u_spu_ln_top/ln_channel_number[1] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.14 f
  u_spu_ln_top/U63/ZN (INVD12BWP30P140)                   0.01       0.15 r
  u_spu_ln_top/U18/ZN (INVD8BWP30P140)                    0.01       0.16 f
  u_spu_ln_top/U32/ZN (INVD12BWP30P140)                   0.01       0.17 r
  u_spu_ln_top/U34/ZN (INVD15BWP30P140)                   0.01       0.18 f
  u_spu_ln_top/u_spu_ln_block_1/ln_channel_number[1] (spu_ln_block_14)     0.00     0.18 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/data1[1] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_14)     0.00     0.18 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U125/ZN (INVD1P5BWP30P140)     0.01     0.19 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U124/ZN (ND2D3BWP30P140)     0.02     0.21 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1050/ZN (INR2D4BWP30P140)     0.01     0.22 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U116/ZN (XNR2OPTND2BWP30P140)     0.01     0.24 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U112/ZN (NR2D1BWP30P140)     0.02     0.25 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U393/ZN (NR2OPTPAD1BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U269/ZN (NR2D1BWP30P140)     0.02     0.28 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U873/ZN (ND3OPTPAD2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U951/ZN (NR2OPTPAD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U950/ZN (XNR2OPTND4BWP30P140)     0.01     0.33 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U741/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U682/ZN (ND2OPTIBD4BWP30P140)     0.02     0.36 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U100/ZN (NR2D4BWP30P140)     0.01     0.38 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U738/ZN (XNR2OPTND4BWP30P140)     0.02     0.39 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U370/ZN (OAI21D4BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U95/ZN (XNR2UD1BWP30P140)     0.02     0.43 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U785/ZN (NR2OPTPAD2BWP30P140)     0.02     0.45 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U784/ZN (ND2OPTIBD4BWP30P140)     0.01     0.46 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U783/ZN (XNR2OPTND4BWP30P140)     0.02     0.48 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U759/ZN (NR2OPTPAD2BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U758/ZN (NR2D2BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U757/ZN (ND2OPTIBD4BWP30P140)     0.01     0.51 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U849/ZN (ND2OPTIBD2BWP30P140)     0.01     0.52 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U533/Z (XOR2UD1BWP30P140)     0.02     0.54 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U530/ZN (NR2D2BWP30P140)     0.02     0.57 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U886/ZN (XNR2OPTND4BWP30P140)     0.02     0.59 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1060/ZN (NR2OPTPAD1BWP30P140)     0.01     0.60 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U79/ZN (ND2D1BWP30P140)     0.01     0.61 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1030/ZN (ND2OPTIBD4BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1029/ZN (INR2D8BWP30P140)     0.02     0.65 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U885/ZN (MUX2NOPTD4BWP30P140)     0.02     0.67 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U842/ZN (INR2D4BWP30P140)     0.01     0.68 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U72/ZN (INVD3BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U895/ZN (ND3OPTPAD2BWP30P140)     0.01     0.70 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U935/ZN (ND2OPTIBD4BWP30P140)     0.01     0.71 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1536/ZN (INVD0BWP30P140)     0.01     0.72 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U336/ZN (OAI21D1BWP30P140)     0.02     0.74 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U507/ZN (XNR2UD1BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U648/ZN (INR2D1BWP30P140)     0.01     0.78 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U498/ZN (NR2OPTPAD1BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U325/ZN (INVD1BWP30P140)     0.01     0.79 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U64/ZN (NR2D1BWP30P140)     0.01     0.81 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1318/ZN (ND3OPTPAD2BWP30P140)     0.02     0.83 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1283/ZN (NR2D4BWP30P140)     0.02     0.84 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U637/ZN (NR2OPTPAD8BWP30P140)     0.01     0.85 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U771/ZN (INVD15BWP30P140)     0.01     0.86 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U822/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U635/ZN (ND2OPTIBD4BWP30P140)     0.01     0.89 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U484/ZN (OAI21D2BWP30P140)     0.01     0.90 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U633/ZN (ND2OPTIBD2BWP30P140)     0.02     0.92 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U730/ZN (NR2OPTPAD4BWP30P140)     0.01     0.94 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U631/ZN (ND2OPTIBD8BWP30P140)     0.02     0.95 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U47/ZN (AOI21D1BWP30P140)     0.02     0.97 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U311/ZN (ND2OPTIBD2BWP30P140)     0.02     0.99 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U310/ZN (INVD2BWP30P140)     0.01     1.00 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1041/ZN (ND3OPTPAD2BWP30P140)     0.02     1.02 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U870/ZN (ND2OPTIBD4BWP30P140)     0.02     1.03 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U617/ZN (AOI21OPTREPBD1BWP30P140)     0.02     1.05 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1358/ZN (XNR2OPTND2BWP30P140)     0.02     1.08 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U882/ZN (MUX2NOPTD4BWP30P140)     0.02     1.10 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U937/ZN (ND2OPTIBD4BWP30P140)     0.01     1.11 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U936/ZN (INVD2BWP30P140)     0.01     1.12 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U938/ZN (IND2D1BWP30P140)     0.02     1.14 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U600/ZN (ND2OPTPAD2BWP30P140)     0.01     1.14 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U596/ZN (AOI21OPTREPBD1BWP30P140)     0.01     1.16 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1205/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.17 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U593/ZN (ND2OPTPAD2BWP30P140)     0.01     1.19 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U590/ZN (ND2OPTPAD2BWP30P140)     0.01     1.19 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U26/ZN (XNR2UD1BWP30P140)     0.02     1.22 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1042/ZN (NR3D1BWP30P140)     0.02     1.24 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U441/ZN (NR2D2BWP30P140)     0.01     1.25 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1273/ZN (NR2OPTPAD2BWP30P140)     0.01     1.26 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U293/ZN (ND2OPTPAD2BWP30P140)     0.01     1.27 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U428/ZN (NR2OPTIBD6BWP30P140)     0.02     1.28 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U801/ZN (ND2OPTIBD16BWP30P140)     0.02     1.30 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U793/ZN (MUX2NOPTD2BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U292/ZN (ND2D2BWP30P140)     0.01     1.34 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U421/ZN (ND2D1BWP30P140)     0.01     1.35 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U415/ZN (INVD1BWP30P140)     0.01     1.36 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1323/ZN (ND3OPTPAD2BWP30P140)     0.01     1.37 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1322/ZN (AOI21OPTREPBD2BWP30P140)     0.01     1.39 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1018/ZN (OAI21OPTREPBD2BWP30P140)     0.01     1.40 f
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1017/ZN (ND2OPTIBD6BWP30P140)     0.02     1.42 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/U1177/ZN (MUX2NUD1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/dividend_reg_14__15_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum/dividend_reg_14__15_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_addertree/dataOut_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_9/lnF_reg_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_addertree/dataOut_reg_16_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_addertree/dataOut_reg_16_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_addertree/dataOut[16] (spu_sm_addertree_6)     0.00     0.09 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/dataIn[16] (spu_sm_lnu_6)     0.00     0.09 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/u_spu_sm_lnu_lod/dataIn[7] (spu_sm_lnu_lod_6)     0.00     0.09 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/u_spu_sm_lnu_lod/U12/ZN (NR4D1BWP30P140)     0.02     0.10 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/u_spu_sm_lnu_lod/U3/ZN (ND2D1BWP30P140)     0.02     0.13 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/u_spu_sm_lnu_lod/U5/ZN (NR2D1BWP30P140)     0.02     0.14 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/u_spu_sm_lnu_lod/U4/ZN (ND2D0BWP30P140)     0.01     0.16 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/u_spu_sm_lnu_lod/U11/ZN (OAI31D1BWP30P140)     0.02     0.18 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/u_spu_sm_lnu_lod/U7/ZN (AOI221D0BWP30P140)     0.02     0.20 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/u_spu_sm_lnu_lod/U23/ZN (OAI31D1BWP30P140)     0.02     0.23 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/u_spu_sm_lnu_lod/dataOut[0] (spu_sm_lnu_lod_6)     0.00     0.23 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U45/Z (BUFFD4BWP30P140)     0.03     0.25 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U27/ZN (INVD3BWP30P140)     0.01     0.26 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U43/ZN (ND2OPTIBD4BWP30P140)     0.02     0.28 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U160/ZN (INVD2BWP30P140)     0.01     0.29 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U82/ZN (ND2D0BWP30P140)     0.01     0.31 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U37/ZN (OAI21D0BWP30P140)     0.02     0.33 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U221/ZN (NR3D0BWP30P140)     0.02     0.35 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U65/ZN (INVD0BWP30P140)     0.02     0.37 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U76/ZN (OAI22D0BWP30P140)     0.03     0.40 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U345/ZN (AOI21OPTREPBD1BWP30P140)     0.01     0.41 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U75/ZN (OAI211D0BWP30P140)     0.02     0.43 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U346/ZN (OAI21D1BWP30P140)     0.04     0.47 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U372/ZN (INR2D1BWP30P140)     0.02     0.49 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U373/ZN (MAOI222D0BWP30P140)     0.03     0.52 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U374/ZN (MAOI222D1BWP30P140)     0.03     0.56 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U376/ZN (MAOI222D1BWP30P140)     0.03     0.59 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U377/ZN (MAOI222D0BWP30P140)     0.04     0.63 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U380/ZN (MAOI222D1BWP30P140)     0.03     0.66 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U381/ZN (MAOI222D1BWP30P140)     0.04     0.70 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U59/ZN (MAOI222D1BWP30P140)     0.03     0.73 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U150/CO (FA1D1BWP30P140)     0.05     0.78 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U56/CO (FA1OPTCD1BWP30P140)     0.03     0.81 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U32/CO (FA1OPTCD1BWP30P140)     0.03     0.83 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U151/CO (FA1D1BWP30P140)     0.04     0.87 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U152/CO (FA1D0BWP30P140)     0.05     0.92 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U153/CO (FA1D1BWP30P140)     0.04     0.96 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U154/CO (FA1D0BWP30P140)     0.05     1.01 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U155/CO (FA1D1BWP30P140)     0.04     1.05 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U156/CO (FA1D0BWP30P140)     0.05     1.10 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U58/CO (FA1OPTCD2BWP30P140)     0.03     1.12 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U57/CO (FA1OPTCD1BWP30P140)     0.03     1.15 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U157/CO (FA1D1BWP30P140)     0.04     1.19 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U158/CO (FA1D0BWP30P140)     0.05     1.24 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U159/CO (FA1D1BWP30P140)     0.04     1.28 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U386/CO (FA1D1BWP30P140)     0.03     1.31 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U9/ZN (NR2D1BWP30P140)     0.01     1.32 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U14/ZN (OAI21D1BWP30P140)     0.02     1.34 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U13/ZN (NR2D0BWP30P140)     0.02     1.36 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U19/ZN (OAI22D0BWP30P140)     0.02     1.38 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/U149/ZN (MAOI222D0BWP30P140)     0.04     1.42 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/dataOut[15] (spu_sm_lnu_6)     0.00     1.42 r
  u_spu_sm_top/u_spu_sm_block_9/lnF_reg_reg_15_/D (EDFQD1BWP30P140)     0.00     1.42 r
  data arrival time                                                  1.42

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_9/lnF_reg_reg_15_/CP (EDFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.04       1.42
  data required time                                                 1.42
  --------------------------------------------------------------------------
  data required time                                                 1.42
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_7/EUOut_B0_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U13/ZN (INVD4BWP30P140)                    0.01       0.13 f
  u_spu_sm_top/u_spu_sm_block_7/sm_input_scale[1] (spu_sm_block_8)     0.00     0.13 f
  u_spu_sm_top/u_spu_sm_block_7/U54/ZN (INVD3BWP30P140)     0.02     0.14 r
  u_spu_sm_top/u_spu_sm_block_7/U37/ZN (INVD3BWP30P140)     0.02     0.16 f
  u_spu_sm_top/u_spu_sm_block_7/U91/ZN (INR2D4BWP30P140)     0.03     0.20 f
  u_spu_sm_top/u_spu_sm_block_7/U143/ZN (INVD2BWP30P140)     0.02     0.21 r
  u_spu_sm_top/u_spu_sm_block_7/U484/ZN (NR3D0BWP30P140)     0.02     0.23 f
  u_spu_sm_top/u_spu_sm_block_7/U485/ZN (INR2D1BWP30P140)     0.04     0.27 f
  u_spu_sm_top/u_spu_sm_block_7/U139/ZN (INVD2BWP30P140)     0.01     0.28 r
  u_spu_sm_top/u_spu_sm_block_7/U138/ZN (OAI22OPTPBD2BWP30P140)     0.04     0.33 f
  u_spu_sm_top/u_spu_sm_block_7/U505/CO (FA1D1BWP30P140)     0.06     0.39 f
  u_spu_sm_top/u_spu_sm_block_7/U511/CO (FA1D1BWP30P140)     0.04     0.43 f
  u_spu_sm_top/u_spu_sm_block_7/U513/CO (FA1D1BWP30P140)     0.04     0.47 f
  u_spu_sm_top/u_spu_sm_block_7/U515/CO (FA1D1BWP30P140)     0.04     0.51 f
  u_spu_sm_top/u_spu_sm_block_7/U519/CO (FA1D1BWP30P140)     0.04     0.55 f
  u_spu_sm_top/u_spu_sm_block_7/U522/CO (FA1D1BWP30P140)     0.04     0.59 f
  u_spu_sm_top/u_spu_sm_block_7/U524/CO (FA1D1BWP30P140)     0.04     0.62 f
  u_spu_sm_top/u_spu_sm_block_7/U526/CO (FA1D1BWP30P140)     0.04     0.66 f
  u_spu_sm_top/u_spu_sm_block_7/U528/CO (FA1D1BWP30P140)     0.04     0.70 f
  u_spu_sm_top/u_spu_sm_block_7/U530/CO (FA1D1BWP30P140)     0.04     0.74 f
  u_spu_sm_top/u_spu_sm_block_7/U531/S (FA1D1BWP30P140)     0.08     0.83 r
  u_spu_sm_top/u_spu_sm_block_7/U544/S (FA1D1BWP30P140)     0.08     0.90 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/dataIn[11] (spu_sm_expu_135)     0.00     0.90 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/u_spu_sm_expu_mul/dataIn[11] (spu_sm_expu_mul_135)     0.00     0.90 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U17/ZN (INVD1BWP30P140)     0.02     0.93 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U20/S (FA1D1BWP30P140)     0.07     0.99 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U46/CO (FA1D1BWP30P140)     0.05     1.04 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U47/CO (FA1D1BWP30P140)     0.04     1.08 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U48/CO (FA1D1BWP30P140)     0.04     1.12 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U49/CO (FA1D1BWP30P140)     0.04     1.16 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.04     1.19 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.04     1.23 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.27 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U53/CO (FA1D1BWP30P140)     0.04     1.30 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U39/Z (XOR2UD1BWP30P140)     0.03     1.34 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_135)     0.00     1.34 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/U5/ZN (NR4D1BWP30P140)     0.02     1.36 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/U4/ZN (ND2OPTPAD2BWP30P140)     0.02     1.38 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/U18/ZN (NR2D1BWP30P140)     0.02     1.40 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/U60/ZN (AOI22D1BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/U3/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/dataOut[2] (spu_sm_expu_135)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_7/EUOut_B0_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_7/EUOut_B0_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_7/EUOut_B5_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U13/ZN (INVD4BWP30P140)                    0.01       0.13 f
  u_spu_sm_top/u_spu_sm_block_7/sm_input_scale[1] (spu_sm_block_8)     0.00     0.13 f
  u_spu_sm_top/u_spu_sm_block_7/U54/ZN (INVD3BWP30P140)     0.02     0.14 r
  u_spu_sm_top/u_spu_sm_block_7/U37/ZN (INVD3BWP30P140)     0.02     0.16 f
  u_spu_sm_top/u_spu_sm_block_7/U91/ZN (INR2D4BWP30P140)     0.03     0.20 f
  u_spu_sm_top/u_spu_sm_block_7/U143/ZN (INVD2BWP30P140)     0.02     0.21 r
  u_spu_sm_top/u_spu_sm_block_7/U484/ZN (NR3D0BWP30P140)     0.02     0.23 f
  u_spu_sm_top/u_spu_sm_block_7/U485/ZN (INR2D1BWP30P140)     0.04     0.27 f
  u_spu_sm_top/u_spu_sm_block_7/U139/ZN (INVD2BWP30P140)     0.01     0.28 r
  u_spu_sm_top/u_spu_sm_block_7/U138/ZN (OAI22OPTPBD2BWP30P140)     0.04     0.33 f
  u_spu_sm_top/u_spu_sm_block_7/U756/CO (FA1D1BWP30P140)     0.06     0.39 f
  u_spu_sm_top/u_spu_sm_block_7/U761/CO (FA1D1BWP30P140)     0.04     0.43 f
  u_spu_sm_top/u_spu_sm_block_7/U762/CO (FA1D1BWP30P140)     0.04     0.47 f
  u_spu_sm_top/u_spu_sm_block_7/U764/CO (FA1D1BWP30P140)     0.04     0.51 f
  u_spu_sm_top/u_spu_sm_block_7/U767/CO (FA1D1BWP30P140)     0.04     0.55 f
  u_spu_sm_top/u_spu_sm_block_7/U769/CO (FA1D1BWP30P140)     0.04     0.59 f
  u_spu_sm_top/u_spu_sm_block_7/U771/CO (FA1D1BWP30P140)     0.04     0.62 f
  u_spu_sm_top/u_spu_sm_block_7/U773/CO (FA1D1BWP30P140)     0.04     0.66 f
  u_spu_sm_top/u_spu_sm_block_7/U774/CO (FA1D1BWP30P140)     0.04     0.70 f
  u_spu_sm_top/u_spu_sm_block_7/U775/CO (FA1D1BWP30P140)     0.04     0.74 f
  u_spu_sm_top/u_spu_sm_block_7/U776/S (FA1D1BWP30P140)     0.08     0.83 r
  u_spu_sm_top/u_spu_sm_block_7/U788/S (FA1D1BWP30P140)     0.08     0.90 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/dataIn[11] (spu_sm_expu_130)     0.00     0.90 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/u_spu_sm_expu_mul/dataIn[11] (spu_sm_expu_mul_130)     0.00     0.90 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U17/ZN (INVD1BWP30P140)     0.02     0.93 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U20/S (FA1D1BWP30P140)     0.07     0.99 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U46/CO (FA1D1BWP30P140)     0.05     1.04 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U47/CO (FA1D1BWP30P140)     0.04     1.08 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U48/CO (FA1D1BWP30P140)     0.04     1.12 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U49/CO (FA1D1BWP30P140)     0.04     1.16 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.04     1.19 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.04     1.23 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.27 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U53/CO (FA1D1BWP30P140)     0.04     1.30 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/u_spu_sm_expu_mul/U39/Z (XOR2UD1BWP30P140)     0.03     1.34 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_130)     0.00     1.34 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/U5/ZN (NR4D1BWP30P140)     0.02     1.36 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/U4/ZN (ND2OPTPAD2BWP30P140)     0.02     1.38 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/U19/ZN (NR2D1BWP30P140)     0.02     1.40 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/U59/ZN (AOI22D1BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/U3/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/dataOut[2] (spu_sm_expu_130)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_7/EUOut_B5_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_7/EUOut_B5_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/x_square_sum_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/dividend_reg_14__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/x_square_sum_reg_4_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/x_square_sum_reg_4_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/data0[4] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_12)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1269/ZN (INVD0BWP30P140)     0.02     0.10 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1451/ZN (ND2D1BWP30P140)     0.01     0.12 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1452/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U466/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U342/ZN (NR2D3BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1346/ZN (ND2OPTIBD2BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U751/ZN (XNR2UD1BWP30P140)     0.02     0.20 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U748/ZN (MUX2NOPTD2BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1261/Z (AN2D0BWP30P140)     0.03     0.26 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U745/ZN (NR2D1BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U809/ZN (IAO21D2BWP30P140)     0.01     0.29 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U442/ZN (ND2OPTPAD2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U440/ZN (ND2OPTIBD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U992/ZN (INR2D4BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U321/ZN (INR2D4BWP30P140)     0.01     0.33 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U131/ZN (NR2D1P5BWP30P140)     0.01     0.34 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U932/ZN (INR2D4BWP30P140)     0.01     0.35 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U892/ZN (OAI21D4BWP30P140)     0.01     0.37 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U782/ZN (NR2OPTPAD2BWP30P140)     0.02     0.38 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U781/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U434/ZN (ND2OPTIBD4BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U558/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U725/ZN (ND2OPTIBD6BWP30P140)     0.02     0.44 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U724/ZN (ND2OPTPAD6BWP30P140)     0.01     0.45 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U722/ZN (ND2OPTIBD2BWP30P140)     0.01     0.46 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U924/ZN (INR2D4BWP30P140)     0.02     0.48 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U999/ZN (NR2D3BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U998/ZN (ND2OPTIBD4BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U958/ZN (ND2OPTIBD2BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U544/Z (XOR2UD1BWP30P140)     0.02     0.53 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U112/ZN (NR2OPTPAD1BWP30P140)     0.02     0.56 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U955/ZN (XNR2OPTND4BWP30P140)     0.02     0.58 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U100/ZN (ND2D1BWP30P140)     0.01     0.59 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U935/ZN (INVD1BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U93/ZN (NR2D2BWP30P140)     0.01     0.62 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U933/ZN (XNR2OPTND4BWP30P140)     0.02     0.64 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U851/ZN (MUX2NOPTD4BWP30P140)     0.02     0.66 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U406/ZN (ND2OPTIBD2BWP30P140)     0.01     0.67 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U695/ZN (ND2OPTIBD2BWP30P140)     0.02     0.69 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1280/ZN (AOI21D4BWP30P140)     0.02     0.71 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1279/ZN (ND2OPTPAD4BWP30P140)     0.01     0.72 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1502/ZN (INVD1BWP30P140)     0.01     0.73 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1509/ZN (OAI21D1BWP30P140)     0.01     0.75 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U526/ZN (NR2OPTPAD1BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U222/ZN (INVD1BWP30P140)     0.01     0.77 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U390/ZN (INR2D2BWP30P140)     0.02     0.79 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U518/ZN (ND2D1BWP30P140)     0.01     0.80 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U517/ZN (ND2OPTPAD1BWP30P140)     0.01     0.81 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U386/ZN (AOI21OPTREPBD1BWP30P140)     0.02     0.83 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U384/ZN (XNR2UD1BWP30P140)     0.03     0.85 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1003/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U681/ZN (INVD2BWP30P140)     0.01     0.89 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1059/ZN (ND2OPTPAD4BWP30P140)     0.01     0.90 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U70/ZN (ND2OPTIBD2BWP30P140)     0.01     0.91 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U676/ZN (NR2OPTPAD2BWP30P140)     0.01     0.92 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1322/ZN (ND2OPTIBD6BWP30P140)     0.01     0.93 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1306/ZN (ND2D16BWP30P140)     0.02     0.95 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U62/ZN (INR2D1BWP30P140)     0.02     0.98 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U369/ZN (NR2OPTPAD2BWP30P140)     0.02     0.99 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U495/ZN (NR2OPTPAD2BWP30P140)     0.01     1.00 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U366/ZN (ND2OPTIBD2BWP30P140)     0.01     1.01 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1066/ZN (NR2OPTPAD2BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1065/ZN (ND2OPTIBD4BWP30P140)     0.01     1.04 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U890/ZN (NR2D6BWP30P140)     0.02     1.05 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U880/ZN (NR2OPTIBD12BWP30P140)     0.01     1.07 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U875/ZN (NR2D2BWP30P140)     0.01     1.08 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1039/ZN (NR2OPTPAD1BWP30P140)     0.01     1.09 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U655/ZN (ND2OPTIBD4BWP30P140)     0.01     1.10 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U360/ZN (ND2D3BWP30P140)     0.02     1.12 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1071/ZN (AOI211OPTREPBD2BWP30P140)     0.02     1.14 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1012/ZN (NR2OPTPAD2BWP30P140)     0.01     1.15 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1007/ZN (ND2OPTIBD4BWP30P140)     0.01     1.16 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U769/Z (BUFFD12BWP30P140)     0.02     1.18 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U936/ZN (MUX2NOPTD4BWP30P140)     0.02     1.20 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U29/ZN (OAI22D2BWP30P140)     0.02     1.23 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1352/ZN (NR2OPTPAD2BWP30P140)     0.01     1.24 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1343/ZN (AOI22D2BWP30P140)     0.01     1.25 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1296/ZN (NR2D3BWP30P140)     0.02     1.27 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1295/ZN (NR2D8BWP30P140)     0.01     1.29 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U926/ZN (MUX2NOPTD4BWP30P140)     0.02     1.30 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U15/ZN (ND2OPTIBD2BWP30P140)     0.02     1.32 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U13/ZN (ND2D1BWP30P140)     0.01     1.33 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U347/ZN (INVD0BWP30P140)     0.01     1.35 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U9/ZN (ND3D1BWP30P140)     0.02     1.36 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1351/ZN (NR2OPTPAD1BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1301/ZN (OAI21D4BWP30P140)     0.02     1.40 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1303/ZN (ND2OPTIBD8BWP30P140)     0.01     1.42 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U172/ZN (MUX2NUD1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/dividend_reg_14__15_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/dividend_reg_14__15_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_1/EUOut_A4_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  spu_instr[49] (in)                                      0.00       0.10 r
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 r
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.01       0.11 f
  u_spu_sm_top/U12/ZN (INVD12BWP30P140)                   0.02       0.13 r
  u_spu_sm_top/u_spu_sm_block_1/sm_input_scale[1] (spu_sm_block_14)     0.00     0.13 r
  u_spu_sm_top/u_spu_sm_block_1/U66/ZN (INVD3BWP30P140)     0.02     0.15 f
  u_spu_sm_top/u_spu_sm_block_1/U306/ZN (ND2OPTIBD2BWP30P140)     0.03     0.17 r
  u_spu_sm_top/u_spu_sm_block_1/U102/ZN (INVD4BWP30P140)     0.03     0.20 f
  u_spu_sm_top/u_spu_sm_block_1/U266/ZN (AOI22D0BWP30P140)     0.04     0.24 r
  u_spu_sm_top/u_spu_sm_block_1/U95/ZN (ND2D1BWP30P140)     0.02     0.25 f
  u_spu_sm_top/u_spu_sm_block_1/U59/ZN (AOI22D1BWP30P140)     0.03     0.28 r
  u_spu_sm_top/u_spu_sm_block_1/U58/ZN (NR2D3BWP30P140)     0.02     0.30 f
  u_spu_sm_top/u_spu_sm_block_1/U701/ZN (IND2D1BWP30P140)     0.04     0.34 f
  u_spu_sm_top/u_spu_sm_block_1/U708/CO (FA1D1BWP30P140)     0.04     0.38 f
  u_spu_sm_top/u_spu_sm_block_1/U74/ZN (OAI21D1BWP30P140)     0.02     0.40 r
  u_spu_sm_top/u_spu_sm_block_1/U13/ZN (ND2D1BWP30P140)     0.02     0.41 f
  u_spu_sm_top/u_spu_sm_block_1/U715/CO (FA1D1BWP30P140)     0.04     0.45 f
  u_spu_sm_top/u_spu_sm_block_1/U22/ZN (ND2D0BWP30P140)     0.01     0.47 r
  u_spu_sm_top/u_spu_sm_block_1/U9/ZN (ND2D1BWP30P140)     0.02      0.48 f
  u_spu_sm_top/u_spu_sm_block_1/U719/S (FA1D1BWP30P140)     0.09     0.57 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/dataIn[5] (spu_sm_expu_235)     0.00     0.57 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/dataIn[5] (spu_sm_expu_mul_235)     0.00     0.57 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U3/ZN (INVD1BWP30P140)     0.02     0.59 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U43/S (FA1D1BWP30P140)     0.08     0.67 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U22/CO (FA1D0BWP30P140)     0.05     0.72 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U23/CO (FA1D0BWP30P140)     0.05     0.78 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U17/CO (FA1D0BWP30P140)     0.05     0.83 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U12/CO (FA1D0BWP30P140)     0.05     0.88 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U13/CO (FA1D0BWP30P140)     0.05     0.93 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U14/CO (FA1D0BWP30P140)     0.05     0.98 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U16/CO (FA1D0BWP30P140)     0.05     1.03 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U49/CO (FA1D1BWP30P140)     0.04     1.07 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.03     1.10 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.03     1.14 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U24/CO (FA1D0BWP30P140)     0.05     1.18 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.22 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U18/CO (FA1D0BWP30P140)     0.05     1.27 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U53/S (FA1D1BWP30P140)     0.06     1.33 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul/dataOut[14] (spu_sm_expu_mul_235)     0.00     1.33 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/U8/ZN (NR3D0BWP30P140)     0.02     1.35 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/U7/ZN (ND2OPTIBD2BWP30P140)     0.03     1.38 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/U3/ZN (NR2OPTPAD1BWP30P140)     0.02     1.40 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/U13/ZN (AOI22D0BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/U12/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/dataOut[2] (spu_sm_expu_235)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_1/EUOut_A4_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_1/EUOut_A4_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_8/quotient_out_3_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out_reg_0_/CP (DFCNQD4BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out_reg_0_/Q (DFCNQD4BWP30P140)     0.07     0.07 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out[0] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_7)     0.00     0.07 r
  u_spu_ln_top/u_spu_ln_block_8/U224/ZN (INVD1BWP30P140)     0.03     0.11 f
  u_spu_ln_top/u_spu_ln_block_8/U422/CO (HA1D0BWP30P140)     0.04     0.14 f
  u_spu_ln_top/u_spu_ln_block_8/U2690/CO (FA1D1BWP30P140)     0.04     0.18 f
  u_spu_ln_top/u_spu_ln_block_8/U2723/CO (FA1D1BWP30P140)     0.04     0.22 f
  u_spu_ln_top/u_spu_ln_block_8/U472/CO (FA1D1BWP30P140)     0.04     0.26 f
  u_spu_ln_top/u_spu_ln_block_8/U2688/S (FA1D1BWP30P140)     0.10     0.36 r
  u_spu_ln_top/u_spu_ln_block_8/U2689/ZN (INVD1BWP30P140)     0.06     0.41 f
  u_spu_ln_top/u_spu_ln_block_8/U473/ZN (MUX2ND0BWP30P140)     0.05     0.46 r
  u_spu_ln_top/u_spu_ln_block_8/U2735/ZN (NR2D1BWP30P140)     0.04     0.50 f
  u_spu_ln_top/u_spu_ln_block_8/U635/Z (AO22D0BWP30P140)     0.05     0.55 f
  u_spu_ln_top/u_spu_ln_block_8/U634/ZN (AOI221D0BWP30P140)     0.04     0.58 r
  u_spu_ln_top/u_spu_ln_block_8/U2816/ZN (MUX2ND0BWP30P140)     0.04     0.62 r
  u_spu_ln_top/u_spu_ln_block_8/U2828/CO (FA1D1BWP30P140)     0.04     0.66 r
  u_spu_ln_top/u_spu_ln_block_8/U946/CO (FA1D0BWP30P140)     0.05     0.71 r
  u_spu_ln_top/u_spu_ln_block_8/U1543/S (FA1D0BWP30P140)     0.08     0.79 f
  u_spu_ln_top/u_spu_ln_block_8/U2846/CO (FA1D1BWP30P140)     0.05     0.84 f
  u_spu_ln_top/u_spu_ln_block_8/U2847/CO (FA1D1BWP30P140)     0.04     0.88 f
  u_spu_ln_top/u_spu_ln_block_8/U95/CO (FA1D1BWP30P140)     0.04     0.92 f
  u_spu_ln_top/u_spu_ln_block_8/U1793/CO (FA1OPTCD1BWP30P140)     0.03     0.95 f
  u_spu_ln_top/u_spu_ln_block_8/U1804/CO (FA1OPTCD1BWP30P140)     0.03     0.97 f
  u_spu_ln_top/u_spu_ln_block_8/U4/CO (FA1D2BWP30P140)     0.04      1.01 f
  u_spu_ln_top/u_spu_ln_block_8/U1812/CO (FA1OPTCD2BWP30P140)     0.02     1.04 f
  u_spu_ln_top/u_spu_ln_block_8/U1811/CO (FA1OPTCD2BWP30P140)     0.02     1.06 f
  u_spu_ln_top/u_spu_ln_block_8/U1826/CO (FA1OPTCD2BWP30P140)     0.02     1.08 f
  u_spu_ln_top/u_spu_ln_block_8/U1789/CO (FA1OPTCD1BWP30P140)     0.03     1.11 f
  u_spu_ln_top/u_spu_ln_block_8/U127/CO (FA1D1BWP30P140)     0.04     1.15 f
  u_spu_ln_top/u_spu_ln_block_8/U2829/ZN (MAOI222D1BWP30P140)     0.03     1.18 r
  u_spu_ln_top/u_spu_ln_block_8/U2832/ZN (MAOI222D1BWP30P140)     0.03     1.21 f
  u_spu_ln_top/u_spu_ln_block_8/U1785/ZN (OAI22D1BWP30P140)     0.02     1.23 r
  u_spu_ln_top/u_spu_ln_block_8/U1784/ZN (MAOI222D1BWP30P140)     0.03     1.25 f
  u_spu_ln_top/u_spu_ln_block_8/U2835/ZN (MAOI222D1BWP30P140)     0.03     1.29 r
  u_spu_ln_top/u_spu_ln_block_8/U874/ZN (OAI22D1BWP30P140)     0.02     1.31 f
  u_spu_ln_top/u_spu_ln_block_8/U872/ZN (OAI22D1BWP30P140)     0.02     1.33 r
  u_spu_ln_top/u_spu_ln_block_8/U2839/ZN (MAOI222D1BWP30P140)     0.03     1.35 f
  u_spu_ln_top/u_spu_ln_block_8/U117/ZN (OAI22D1BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_8/U1783/ZN (MAOI222D1BWP30P140)     0.03     1.40 f
  u_spu_ln_top/u_spu_ln_block_8/U2841/ZN (MAOI222D1BWP30P140)     0.03     1.44 r
  u_spu_ln_top/u_spu_ln_block_8/quotient_out_3_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_8/quotient_out_3_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[30]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/dividend_reg_14__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[30] (in)                                      0.00       0.10 f
  U1112/ZN (ND2D8BWP30P140)                               0.03       0.13 r
  U1101/ZN (INVD1BWP30P140)                               0.01       0.14 f
  U1100/ZN (ND2OPTIBD2BWP30P140)                          0.01       0.15 r
  U1083/ZN (NR3D1BWP30P140)                               0.01       0.16 f
  U1098/ZN (XNR2OPTND4BWP30P140)                          0.02       0.18 f
  u_spu_ln_top/ln_channel_number[7] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.18 f
  u_spu_ln_top/U54/ZN (INVD6BWP30P140)                    0.02       0.20 r
  u_spu_ln_top/U66/ZN (INVD15BWP30P140)                   0.01       0.21 f
  u_spu_ln_top/u_spu_ln_block_0/ln_channel_number[7] (spu_ln_block_15)     0.00     0.21 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/data1[7] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_15)     0.00     0.21 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U165/ZN (NR2D1BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1371/ZN (ND3OPTPAD2BWP30P140)     0.02     0.25 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U335/ZN (ND2OPTIBD2BWP30P140)     0.02     0.27 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U154/ZN (INVD2BWP30P140)     0.01     0.28 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U147/ZN (NR2OPTPAD1BWP30P140)     0.01     0.29 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U772/ZN (ND2OPTIBD2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U323/ZN (NR2OPTPAD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U851/ZN (XNR2OPTND4BWP30P140)     0.02     0.33 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U143/ZN (ND2OPTIBD2BWP30P140)     0.02     0.35 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U968/ZN (ND2OPTIBD6BWP30P140)     0.02     0.37 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U765/ZN (OAI21D2BWP30P140)     0.02     0.38 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U956/ZN (ND3OPTPAD2BWP30P140)     0.01     0.40 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U927/ZN (ND2OPTPAD4BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U538/ZN (XNR2UD1BWP30P140)     0.02     0.43 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1025/ZN (NR2OPTPAD2BWP30P140)     0.01     0.44 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U138/ZN (ND2OPTIBD2BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U949/ZN (XNR2OPTND2BWP30P140)     0.02     0.47 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U754/ZN (NR2OPTPAD1BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U130/ZN (NR2OPTPAD1BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U420/ZN (ND2OPTPAD2BWP30P140)     0.01     0.51 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U750/ZN (ND2OPTIBD4BWP30P140)     0.01     0.52 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U528/ZN (ND2OPTPAD6BWP30P140)     0.01     0.53 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U173/ZN (ND2D1BWP30P140)     0.01     0.55 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U410/ZN (NR2D2BWP30P140)     0.02     0.56 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U839/ZN (XNR2OPTND4BWP30P140)     0.02     0.59 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U118/ZN (NR2OPTPAD1BWP30P140)     0.01     0.60 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U838/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.61 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U520/ZN (ND2OPTIBD4BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U238/ZN (INR2D8BWP30P140)     0.02     0.64 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U193/Z (AN2D1BWP30P140)     0.03     0.68 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U829/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U712/ZN (ND3D2BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U827/ZN (ND3OPTPAD2BWP30P140)     0.01     0.71 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U706/ZN (ND2OPTIBD4BWP30P140)     0.01     0.72 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U100/ZN (ND2OPTPAD8BWP30P140)     0.02     0.74 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1014/ZN (MUX2NOPTD4BWP30P140)     0.02     0.77 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U95/ZN (ND2D2BWP30P140)     0.02     0.78 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U696/ZN (ND2OPTIBD4BWP30P140)     0.01     0.79 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U87/ZN (NR2D1P5BWP30P140)     0.01     0.81 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1132/ZN (ND2OPTPAD1BWP30P140)     0.02     0.82 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1131/ZN (ND3OPTPAD2BWP30P140)     0.01     0.84 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U684/ZN (XNR2UD1BWP30P140)     0.02     0.86 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1091/ZN (MUX2NOPTD2BWP30P140)     0.03     0.88 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1117/ZN (ND2OPTIBD2BWP30P140)     0.01     0.90 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1116/ZN (ND2OPTPAD2BWP30P140)     0.01     0.91 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U668/ZN (ND2D2BWP30P140)     0.01     0.92 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1066/ZN (ND2OPTPAD4BWP30P140)     0.01     0.93 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U921/ZN (NR2D4BWP30P140)     0.02     0.94 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1067/ZN (ND2OPTIBD12BWP30P140)     0.02     0.96 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U894/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U176/ZN (ND2D0BWP30P140)     0.02     1.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U179/ZN (ND2D0BWP30P140)     0.02     1.02 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U645/ZN (XNR2UD0BWP30P140)     0.02     1.04 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U181/ZN (INVD0BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1112/ZN (INVD1BWP30P140)     0.01     1.07 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1039/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U45/ZN (ND2D3BWP30P140)     0.02     1.11 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1034/ZN (ND3OPTPAD1BWP30P140)     0.02     1.13 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1033/ZN (ND3OPTPAD2BWP30P140)     0.01     1.14 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U800/ZN (NR3OPTPAD2BWP30P140)     0.01     1.15 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1035/ZN (NR2OPTPAD2BWP30P140)     0.01     1.16 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1378/ZN (INR2D16BWP30P140)     0.02     1.19 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U31/ZN (MUX2NOPTD4BWP30P140)     0.02     1.20 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U30/ZN (INR2D2BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U953/ZN (OAI21OPTREPBD2BWP30P140)     0.01     1.24 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U23/ZN (ND2OPTIBD2BWP30P140)     0.01     1.25 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U361/ZN (ND2OPTIBD4BWP30P140)     0.02     1.26 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U603/ZN (ND2OPTIBD2BWP30P140)     0.01     1.28 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U602/ZN (ND2OPTPAD2BWP30P140)     0.01     1.28 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U599/Z (XOR2UD1BWP30P140)     0.02     1.30 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U995/ZN (MUX2NOPTD2BWP30P140)     0.02     1.33 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U14/ZN (INVD1BWP30P140)     0.01     1.34 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U588/ZN (ND2D2BWP30P140)     0.01     1.35 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U803/ZN (ND2OPTIBD4BWP30P140)     0.01     1.37 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U867/ZN (NR2D4BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U846/ZN (ND2OPTPAD4BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U845/ZN (ND2OPTIBD6BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1006/ZN (ND2OPTPAD2BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1651/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U942/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/dividend_reg_14__25_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/dividend_reg_14__25_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/quotient_out_2_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out_reg_0_/CP (DFCNQD2BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out_reg_0_/Q (DFCNQD2BWP30P140)     0.08     0.08 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out[0] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_9)     0.00     0.08 r
  u_spu_ln_top/u_spu_ln_block_6/U269/ZN (INVD2BWP30P140)     0.02     0.11 f
  u_spu_ln_top/u_spu_ln_block_6/U393/CO (HA1D0BWP30P140)     0.03     0.14 f
  u_spu_ln_top/u_spu_ln_block_6/U2430/CO (FA1D1BWP30P140)     0.04     0.18 f
  u_spu_ln_top/u_spu_ln_block_6/U22/CO (FA1D1BWP30P140)     0.04     0.21 f
  u_spu_ln_top/u_spu_ln_block_6/U2468/CO (FA1D1BWP30P140)     0.04     0.25 f
  u_spu_ln_top/u_spu_ln_block_6/U2428/S (FA1D1BWP30P140)     0.10     0.35 r
  u_spu_ln_top/u_spu_ln_block_6/U2429/ZN (INVD1BWP30P140)     0.06     0.41 f
  u_spu_ln_top/u_spu_ln_block_6/U18/ZN (MUX2ND0BWP30P140)     0.05     0.46 r
  u_spu_ln_top/u_spu_ln_block_6/U2482/ZN (NR2D1BWP30P140)     0.01     0.47 f
  u_spu_ln_top/u_spu_ln_block_6/U12/Z (BUFFD3BWP30P140)     0.03     0.50 f
  u_spu_ln_top/u_spu_ln_block_6/U1475/Z (AO22D0BWP30P140)     0.04     0.54 f
  u_spu_ln_top/u_spu_ln_block_6/U1474/ZN (AOI221D0BWP30P140)     0.04     0.57 r
  u_spu_ln_top/u_spu_ln_block_6/U2561/ZN (MUX2ND0BWP30P140)     0.04     0.61 r
  u_spu_ln_top/u_spu_ln_block_6/U1473/CO (FA1D0BWP30P140)     0.05     0.67 r
  u_spu_ln_top/u_spu_ln_block_6/U2567/CO (FA1D1BWP30P140)     0.04     0.70 r
  u_spu_ln_top/u_spu_ln_block_6/U1476/S (FA1D0BWP30P140)     0.08     0.78 f
  u_spu_ln_top/u_spu_ln_block_6/U1625/CO (FA1D0BWP30P140)     0.05     0.83 f
  u_spu_ln_top/u_spu_ln_block_6/U1627/CO (FA1D0BWP30P140)     0.05     0.88 f
  u_spu_ln_top/u_spu_ln_block_6/U1628/CO (FA1D0BWP30P140)     0.05     0.93 f
  u_spu_ln_top/u_spu_ln_block_6/U33/CO (FA1D1BWP30P140)     0.04     0.97 f
  u_spu_ln_top/u_spu_ln_block_6/U1629/CO (FA1D1BWP30P140)     0.04     1.01 f
  u_spu_ln_top/u_spu_ln_block_6/U5/CO (FA1D1BWP30P140)     0.04      1.05 f
  u_spu_ln_top/u_spu_ln_block_6/U1630/CO (FA1D1BWP30P140)     0.04     1.09 f
  u_spu_ln_top/u_spu_ln_block_6/U29/CO (FA1D2BWP30P140)     0.04     1.12 f
  u_spu_ln_top/u_spu_ln_block_6/U1631/CO (FA1D1BWP30P140)     0.04     1.16 f
  u_spu_ln_top/u_spu_ln_block_6/U30/CO (FA1D2BWP30P140)     0.04     1.20 f
  u_spu_ln_top/u_spu_ln_block_6/U1632/CO (FA1OPTCD1BWP30P140)     0.02     1.23 f
  u_spu_ln_top/u_spu_ln_block_6/U32/ZN (OAI22D1BWP30P140)     0.02     1.24 r
  u_spu_ln_top/u_spu_ln_block_6/U2582/ZN (MAOI222D0BWP30P140)     0.03     1.27 f
  u_spu_ln_top/u_spu_ln_block_6/U87/ZN (OAI22D1BWP30P140)     0.02     1.29 r
  u_spu_ln_top/u_spu_ln_block_6/U27/ZN (OAI22OPTPBD1BWP30P140)     0.02     1.31 f
  u_spu_ln_top/u_spu_ln_block_6/U271/ZN (MOAI22D1BWP30P140)     0.02     1.33 r
  u_spu_ln_top/u_spu_ln_block_6/U25/ZN (OAI22OPTPBD1BWP30P140)     0.02     1.34 f
  u_spu_ln_top/u_spu_ln_block_6/U146/ZN (OAI22D1BWP30P140)     0.02     1.36 r
  u_spu_ln_top/u_spu_ln_block_6/U26/ZN (OAI22OPTPBD1BWP30P140)     0.02     1.38 f
  u_spu_ln_top/u_spu_ln_block_6/U141/ZN (OAI22D1BWP30P140)     0.02     1.40 r
  u_spu_ln_top/u_spu_ln_block_6/U28/ZN (OAI22OPTPBD1BWP30P140)     0.02     1.42 f
  u_spu_ln_top/u_spu_ln_block_6/U138/ZN (OAI22D1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_6/quotient_out_2_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_6/quotient_out_2_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_12/x_square_sum_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/dividend_reg_14__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_12/x_square_sum_reg_16_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_12/x_square_sum_reg_16_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/data0[16] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_3)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U688/ZN (NR2D1BWP30P140)     0.02     0.11 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U470/ZN (INR2D1BWP30P140)     0.03     0.13 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U466/ZN (ND2D0BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1403/ZN (INVD0BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U680/ZN (ND2OPTIBD2BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1298/ZN (XNR2UD1BWP30P140)     0.02     0.20 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U675/ZN (MUX2NOPTD2BWP30P140)     0.02     0.22 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U672/Z (AN2D2BWP30P140)     0.02     0.25 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1407/ZN (INVD0BWP30P140)     0.01     0.26 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U447/ZN (INR2D2BWP30P140)     0.02     0.28 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U443/ZN (ND2OPTPAD2BWP30P140)     0.01     0.29 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U438/ZN (NR3OPTPAD2BWP30P140)     0.02     0.31 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U762/ZN (XNR2OPTND4BWP30P140)     0.02     0.33 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U434/ZN (INVD3BWP30P140)     0.01     0.34 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U432/ZN (ND2D3BWP30P140)     0.01     0.35 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U431/ZN (ND2OPTIBD2BWP30P140)     0.01     0.36 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U748/ZN (INR2D4BWP30P140)     0.01     0.37 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U430/ZN (ND2OPTIBD4BWP30P140)     0.01     0.39 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U782/ZN (XNR2OPTND4BWP30P140)     0.02     0.41 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U927/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.42 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U702/ZN (NR2OPTPAD2BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U701/ZN (ND2OPTIBD6BWP30P140)     0.01     0.45 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U120/ZN (ND2OPTIBD4BWP30P140)     0.01     0.46 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1285/ZN (INVD1BWP30P140)     0.01     0.47 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1301/ZN (ND2OPTIBD2BWP30P140)     0.01     0.48 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U841/ZN (ND2D1BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U840/ZN (NR2OPTPAD1BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U838/ZN (NR2D4BWP30P140)     0.02     0.52 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U733/ZN (ND3OPTPAD2BWP30P140)     0.02     0.54 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U884/ZN (INVD2BWP30P140)     0.01     0.55 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U883/ZN (NR2OPTPAD2BWP30P140)     0.01     0.56 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U882/ZN (ND2OPTIBD6BWP30P140)     0.01     0.57 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U964/ZN (OAI211OPTREPBD2BWP30P140)     0.02     0.59 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U632/ZN (ND2OPTPAD2BWP30P140)     0.01     0.60 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U99/ZN (INVD1BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U713/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.62 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U625/ZN (OAI21D2BWP30P140)     0.02     0.64 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U623/ZN (MUX2NOPTD2BWP30P140)     0.02     0.66 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U618/ZN (INR2D1BWP30P140)     0.02     0.68 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U89/ZN (NR2OPTPAD1BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U324/ZN (ND2OPTIBD2BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U704/ZN (ND2D4BWP30P140)     0.01     0.72 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U606/ZN (ND2D1BWP30P140)     0.01     0.73 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U835/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.74 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U598/ZN (XNR2UD1BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U592/ZN (INR2D2BWP30P140)     0.02     0.78 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1016/ZN (INVD2BWP30P140)     0.01     0.79 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1015/ZN (IOA21D2BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U396/ZN (NR2OPTPAD1BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U579/ZN (ND2OPTIBD2BWP30P140)     0.01     0.81 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U578/ZN (NR2D2BWP30P140)     0.01     0.82 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U721/ZN (ND2OPTPAD4BWP30P140)     0.01     0.83 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1233/ZN (ND2OPTPAD12BWP30P140)     0.02     0.85 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1066/ZN (MUX2NOPTD4BWP30P140)     0.02     0.87 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U75/ZN (NR2D2BWP30P140)     0.02     0.89 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U567/ZN (INR2D2BWP30P140)     0.01     0.90 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U563/ZN (ND2OPTIBD2BWP30P140)     0.01     0.91 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U302/ZN (ND2OPTPAD2BWP30P140)     0.01     0.92 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U560/ZN (ND2OPTIBD2BWP30P140)     0.01     0.93 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U980/ZN (ND2OPTPAD2BWP30P140)     0.01     0.94 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U943/ZN (XNR2OPTND2BWP30P140)     0.02     0.96 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U773/ZN (MUX2NOPTD4BWP30P140)     0.02     0.99 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U771/ZN (AOI211OPTREPBD2BWP30P140)     0.01     1.00 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U65/ZN (NR3D1BWP30P140)     0.02     1.02 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U833/ZN (ND2OPTIBD2BWP30P140)     0.01     1.03 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U535/ZN (ND2OPTPAD2BWP30P140)     0.01     1.04 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U917/ZN (INR2D8BWP30P140)     0.03     1.07 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U891/ZN (MUX2NOPTD4BWP30P140)     0.02     1.08 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U49/ZN (ND2D3BWP30P140)     0.01     1.10 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U41/ZN (ND2D1BWP30P140)     0.01     1.11 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U374/ZN (ND2OPTIBD2BWP30P140)     0.01     1.12 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1009/ZN (AOI21D4BWP30P140)     0.03     1.15 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U36/ZN (OAI21D1P5BWP30P140)     0.02     1.17 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U512/ZN (XNR2OPTND2BWP30P140)     0.02     1.19 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1030/ZN (MUX2NOPTD4BWP30P140)     0.02     1.21 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1029/ZN (INR2D4BWP30P140)     0.01     1.23 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U28/ZN (AOI21D2BWP30P140)     0.02     1.25 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1027/ZN (OAI211OPTREPBD2BWP30P140)     0.03     1.27 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1247/ZN (ND2OPTPAD4BWP30P140)     0.01     1.29 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U722/ZN (NR2OPTIBD12BWP30P140)     0.01     1.30 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U963/ZN (MUX2NOPTD2BWP30P140)     0.02     1.32 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1258/ZN (ND2OPTIBD4BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U1289/ZN (ND3OPTPAD2BWP30P140)     0.02     1.36 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U182/ZN (ND2OPTIBD4BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U18/ZN (ND2OPTIBD2BWP30P140)     0.01     1.38 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U352/ZN (INVD1BWP30P140)     0.01     1.39 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U8/ZN (ND2OPTIBD2BWP30P140)     0.01     1.40 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U287/ZN (ND2D1BWP30P140)     0.01     1.41 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U348/ZN (MUX2NUD1BWP30P140)     0.01     1.43 f
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/U471/ZN (NR2D1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/dividend_reg_14__24_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum/dividend_reg_14__24_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/x_square_sum_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/dividend_reg_14__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/x_square_sum_reg_1_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/x_square_sum_reg_1_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/data0[1] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_9)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1369/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1545/ZN (ND2D1BWP30P140)     0.01     0.12 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U831/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1452/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U828/ZN (NR2D2BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U284/ZN (ND2OPTPAD1BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1558/Z (XOR2UD1BWP30P140)     0.02     0.21 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U185/ZN (MUX2NOPTD2BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U582/ZN (INVD2BWP30P140)     0.01     0.24 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U983/ZN (ND3OPTPAD2BWP30P140)     0.01     0.26 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U129/ZN (ND2D3BWP30P140)     0.02     0.27 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U362/ZN (XNR2OPTND2BWP30P140)     0.02     0.30 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U571/ZN (ND2OPTIBD4BWP30P140)     0.02     0.31 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U122/ZN (ND2D1BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U564/ZN (INR2D1BWP30P140)     0.02     0.35 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1002/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.36 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U794/ZN (ND2OPTPAD4BWP30P140)     0.02     0.37 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U875/ZN (OAI21D2BWP30P140)     0.02     0.39 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U874/ZN (ND2OPTIBD4BWP30P140)     0.01     0.40 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U785/ZN (ND2D3BWP30P140)     0.01     0.41 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U114/ZN (INVD1BWP30P140)     0.01     0.42 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U111/ZN (NR2D1BWP30P140)     0.02     0.44 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U542/ZN (ND2OPTIBD4BWP30P140)     0.02     0.45 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U108/ZN (NR2D1BWP30P140)     0.01     0.47 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U536/ZN (INVD1BWP30P140)     0.01     0.48 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U772/ZN (ND2OPTIBD2BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U104/ZN (ND2D3BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U531/ZN (ND2OPTIBD2BWP30P140)     0.01     0.51 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U334/ZN (XNR2UD1BWP30P140)     0.02     0.53 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U768/ZN (NR2OPTPAD2BWP30P140)     0.01     0.54 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U963/ZN (ND2OPTIBD4BWP30P140)     0.01     0.55 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U100/ZN (XNR2OPTND4BWP30P140)     0.02     0.57 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U766/ZN (INR2D4BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U862/ZN (NR2OPTPAD2BWP30P140)     0.01     0.60 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U755/ZN (ND2OPTPAD2BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1064/ZN (INR2D4BWP30P140)     0.01     0.62 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U512/ZN (NR2OPTPAD1BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U511/ZN (INVD1BWP30P140)     0.01     0.64 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U92/ZN (ND2OPTIBD2BWP30P140)     0.01     0.66 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U736/ZN (NR2D2BWP30P140)     0.01     0.67 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1050/ZN (NR2OPTPAD2BWP30P140)     0.01     0.68 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U733/ZN (ND2D2BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U311/ZN (ND3D2BWP30P140)     0.02     0.70 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1114/ZN (ND3OPTPAD2BWP30P140)     0.01     0.72 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U500/ZN (ND2OPTIBD4BWP30P140)     0.01     0.73 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1113/ZN (ND2OPTPAD8BWP30P140)     0.01     0.74 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U727/ZN (INVD6BWP30P140)     0.01     0.75 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U927/ZN (MUX2NOPTD4BWP30P140)     0.02     0.77 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U307/ZN (ND2OPTIBD6BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U488/Z (AN2D2BWP30P140)     0.03     0.81 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1181/ZN (ND2OPTIBD2BWP30P140)     0.01     0.82 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1375/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.84 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U301/ZN (XNR2UD1BWP30P140)     0.02     0.86 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1650/ZN (INVD1BWP30P140)     0.01     0.88 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U885/ZN (AOI22D1BWP30P140)     0.02     0.90 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U884/ZN (OAI21D2BWP30P140)     0.02     0.92 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U883/ZN (NR2OPTPAD4BWP30P140)     0.02     0.94 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U298/ZN (ND2OPTIBD12BWP30P140)     0.02     0.95 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U681/ZN (INVD6BWP30P140)     0.01     0.97 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U44/ZN (INVD1BWP30P140)     0.01     0.98 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1092/ZN (MUX2ND0BWP30P140)     0.03     1.00 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U665/ZN (INVD0BWP30P140)     0.02     1.03 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U293/ZN (INR2D1BWP30P140)     0.01     1.04 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U658/ZN (INVD0BWP30P140)     0.01     1.05 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1677/ZN (NR2D0BWP30P140)     0.01     1.06 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U454/ZN (AOI22D1BWP30P140)     0.02     1.08 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U966/ZN (AOI22D2BWP30P140)     0.02     1.10 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1085/ZN (NR2D1BWP30P140)     0.02     1.12 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1212/ZN (ND2D1BWP30P140)     0.02     1.14 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1211/ZN (NR2OPTPAD2BWP30P140)     0.02     1.15 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U430/ZN (ND2OPTIBD4BWP30P140)     0.02     1.17 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1196/ZN (INR2D16BWP30P140)     0.02     1.19 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1017/ZN (MUX2NOPTD4BWP30P140)     0.02     1.21 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1143/ZN (INR2D1BWP30P140)     0.01     1.22 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1174/ZN (NR2D1BWP30P140)     0.02     1.24 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1173/ZN (ND2D2BWP30P140)     0.02     1.26 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U889/ZN (ND2OPTIBD4BWP30P140)     0.01     1.27 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U404/ZN (AOI21D2BWP30P140)     0.01     1.28 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1413/Z (XOR2OPTND2BWP30P140)     0.02     1.31 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U19/ZN (MUX2NOPTD2BWP30P140)     0.03     1.33 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U971/ZN (INR2D4BWP30P140)     0.01     1.34 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U383/ZN (ND2OPTIBD2BWP30P140)     0.01     1.35 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U189/ZN (ND2D2BWP30P140)     0.01     1.37 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U379/ZN (NR2OPTPAD2BWP30P140)     0.01     1.38 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U596/ZN (ND2OPTIBD4BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U592/ZN (ND2OPTPAD4BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U186/ZN (ND2OPTPAD2BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U372/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1376/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/dividend_reg_14__27_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/dividend_reg_14__27_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_0/EUOut_B0_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U13/ZN (INVD4BWP30P140)                    0.01       0.13 f
  u_spu_sm_top/u_spu_sm_block_0/sm_input_scale[1] (spu_sm_block_15)     0.00     0.13 f
  u_spu_sm_top/u_spu_sm_block_0/U47/ZN (INVD3BWP30P140)     0.01     0.14 r
  u_spu_sm_top/u_spu_sm_block_0/U45/ZN (INVD3BWP30P140)     0.02     0.16 f
  u_spu_sm_top/u_spu_sm_block_0/U482/ZN (ND2D3BWP30P140)     0.02     0.18 r
  u_spu_sm_top/u_spu_sm_block_0/U23/ZN (INVD8BWP30P140)     0.01     0.19 f
  u_spu_sm_top/u_spu_sm_block_0/U330/ZN (AOI222D0BWP30P140)     0.07     0.26 r
  u_spu_sm_top/u_spu_sm_block_0/U174/ZN (AOI221D0BWP30P140)     0.04     0.30 f
  u_spu_sm_top/u_spu_sm_block_0/U406/ZN (AOI211D1BWP30P140)     0.05     0.35 r
  u_spu_sm_top/u_spu_sm_block_0/U502/CO (FA1D1BWP30P140)     0.04     0.39 r
  u_spu_sm_top/u_spu_sm_block_0/U507/S (FA1D1BWP30P140)     0.08     0.46 f
  u_spu_sm_top/u_spu_sm_block_0/U537/CO (FA1D1BWP30P140)     0.05     0.52 f
  u_spu_sm_top/u_spu_sm_block_0/U538/CO (FA1D1BWP30P140)     0.04     0.55 f
  u_spu_sm_top/u_spu_sm_block_0/U539/CO (FA1D1BWP30P140)     0.04     0.59 f
  u_spu_sm_top/u_spu_sm_block_0/U540/CO (FA1D1BWP30P140)     0.04     0.63 f
  u_spu_sm_top/u_spu_sm_block_0/U541/CO (FA1D1BWP30P140)     0.04     0.67 f
  u_spu_sm_top/u_spu_sm_block_0/U542/CO (FA1D1BWP30P140)     0.04     0.71 f
  u_spu_sm_top/u_spu_sm_block_0/U543/CO (FA1D1BWP30P140)     0.04     0.75 f
  u_spu_sm_top/u_spu_sm_block_0/U544/CO (FA1D1BWP30P140)     0.04     0.79 f
  u_spu_sm_top/u_spu_sm_block_0/U545/CO (FA1D1BWP30P140)     0.04     0.83 f
  u_spu_sm_top/u_spu_sm_block_0/U546/CO (FA1D1BWP30P140)     0.04     0.86 f
  u_spu_sm_top/u_spu_sm_block_0/U547/CO (FA1D1BWP30P140)     0.04     0.90 f
  u_spu_sm_top/u_spu_sm_block_0/U551/CO (FA1D1BWP30P140)     0.04     0.94 f
  u_spu_sm_top/u_spu_sm_block_0/U552/CO (FA1D1BWP30P140)     0.04     0.98 f
  u_spu_sm_top/u_spu_sm_block_0/U361/Z (XOR3UD1BWP30P140)     0.06     1.04 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/dataIn[15] (spu_sm_expu_247)     0.00     1.04 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/u_spu_sm_expu_mul/dataIn[15] (spu_sm_expu_mul_247)     0.00     1.04 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U8/ZN (INVD1BWP30P140)     0.02     1.06 r
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U9/S (FA1D0BWP30P140)     0.08     1.14 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.05     1.19 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.04     1.23 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.27 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U53/CO (FA1D1BWP30P140)     0.04     1.30 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/u_spu_sm_expu_mul/U40/Z (XOR2UD1BWP30P140)     0.03     1.34 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_247)     0.00     1.34 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/U5/ZN (NR4D1BWP30P140)     0.02     1.36 r
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/U3/ZN (ND2OPTPAD2BWP30P140)     0.02     1.38 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/U15/ZN (NR2D1BWP30P140)     0.02     1.40 r
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/U59/ZN (AOI22D1BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/U4/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/dataOut[2] (spu_sm_expu_247)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_0/EUOut_B0_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_0/EUOut_B0_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/quotient_out_0_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out_reg_2_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out_reg_2_/Q (DFCNQD1BWP30P140)     0.08     0.08 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out[2] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_13)     0.00     0.08 r
  u_spu_ln_top/u_spu_ln_block_2/U241/ZN (INVD1BWP30P140)     0.03     0.12 f
  u_spu_ln_top/u_spu_ln_block_2/U1587/S (FA1D1BWP30P140)     0.12     0.24 r
  u_spu_ln_top/u_spu_ln_block_2/U242/ZN (INVD1BWP30P140)     0.06     0.29 f
  u_spu_ln_top/u_spu_ln_block_2/U2170/ZN (MOAI22D0BWP30P140)     0.05     0.35 f
  u_spu_ln_top/u_spu_ln_block_2/U2182/ZN (NR2D1BWP30P140)     0.06     0.41 r
  u_spu_ln_top/u_spu_ln_block_2/U1590/Z (AO22D0BWP30P140)     0.04     0.45 r
  u_spu_ln_top/u_spu_ln_block_2/U1589/ZN (AOI221D0BWP30P140)     0.02     0.47 f
  u_spu_ln_top/u_spu_ln_block_2/U2228/ZN (MUX2ND0BWP30P140)     0.04     0.50 r
  u_spu_ln_top/u_spu_ln_block_2/U1588/CO (HA1D0BWP30P140)     0.04     0.54 r
  u_spu_ln_top/u_spu_ln_block_2/U188/CO (HA1D0BWP30P140)     0.03     0.58 r
  u_spu_ln_top/u_spu_ln_block_2/U113/CO (HA1D0BWP30P140)     0.04     0.61 r
  u_spu_ln_top/u_spu_ln_block_2/U2248/CO (FA1D1BWP30P140)     0.04     0.65 r
  u_spu_ln_top/u_spu_ln_block_2/U2234/CO (FA1D1BWP30P140)     0.03     0.68 r
  u_spu_ln_top/u_spu_ln_block_2/U1592/S (FA1D0BWP30P140)     0.08     0.76 f
  u_spu_ln_top/u_spu_ln_block_2/U1696/CO (FA1D0BWP30P140)     0.05     0.82 f
  u_spu_ln_top/u_spu_ln_block_2/U1697/CO (FA1D1BWP30P140)     0.04     0.86 f
  u_spu_ln_top/u_spu_ln_block_2/U1698/CO (FA1D0BWP30P140)     0.05     0.90 f
  u_spu_ln_top/u_spu_ln_block_2/U1699/CO (FA1D1BWP30P140)     0.04     0.94 f
  u_spu_ln_top/u_spu_ln_block_2/U1700/CO (FA1D1BWP30P140)     0.04     0.98 f
  u_spu_ln_top/u_spu_ln_block_2/U1701/CO (FA1D1BWP30P140)     0.04     1.02 f
  u_spu_ln_top/u_spu_ln_block_2/U1702/CO (FA1D1BWP30P140)     0.04     1.06 f
  u_spu_ln_top/u_spu_ln_block_2/U1703/CO (FA1D1BWP30P140)     0.04     1.10 f
  u_spu_ln_top/u_spu_ln_block_2/U1704/CO (FA1D1BWP30P140)     0.04     1.14 f
  u_spu_ln_top/u_spu_ln_block_2/U1705/CO (FA1OPTCD1BWP30P140)     0.03     1.16 f
  u_spu_ln_top/u_spu_ln_block_2/U134/CO (FA1D1BWP30P140)     0.03     1.20 f
  u_spu_ln_top/u_spu_ln_block_2/U96/ZN (OAI22D0BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_2/U94/ZN (MAOI222D0BWP30P140)     0.03     1.25 f
  u_spu_ln_top/u_spu_ln_block_2/U91/ZN (AOI21D0BWP30P140)     0.03     1.28 r
  u_spu_ln_top/u_spu_ln_block_2/U128/ZN (IAO21D1BWP30P140)     0.01     1.29 f
  u_spu_ln_top/u_spu_ln_block_2/U36/ZN (AOI22D0BWP30P140)     0.02     1.31 r
  u_spu_ln_top/u_spu_ln_block_2/U63/ZN (AOI21D0BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_2/U33/ZN (OAI22D0BWP30P140)     0.02     1.35 r
  u_spu_ln_top/u_spu_ln_block_2/U31/ZN (OAI22D0BWP30P140)     0.02     1.37 f
  u_spu_ln_top/u_spu_ln_block_2/U29/ZN (OAI22D0BWP30P140)     0.02     1.39 r
  u_spu_ln_top/u_spu_ln_block_2/U56/ZN (OAI22D0BWP30P140)     0.02     1.41 f
  u_spu_ln_top/u_spu_ln_block_2/U82/ZN (OAI22D0BWP30P140)     0.03     1.44 r
  u_spu_ln_top/u_spu_ln_block_2/quotient_out_0_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_2/quotient_out_0_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/quotient_out_1_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out_reg_0_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out_reg_0_/Q (DFCNQD1BWP30P140)     0.08     0.08 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum/div_data_out[0] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_13)     0.00     0.08 r
  u_spu_ln_top/u_spu_ln_block_2/U2261/ZN (INVD1BWP30P140)     0.03     0.11 f
  u_spu_ln_top/u_spu_ln_block_2/U2336/CO (HA1D1BWP30P140)     0.03     0.14 f
  u_spu_ln_top/u_spu_ln_block_2/U1563/CO (FA1D1BWP30P140)     0.04     0.17 f
  u_spu_ln_top/u_spu_ln_block_2/U1339/CO (FA1D1BWP30P140)     0.04     0.21 f
  u_spu_ln_top/u_spu_ln_block_2/U420/CO (FA1D1BWP30P140)     0.04     0.25 f
  u_spu_ln_top/u_spu_ln_block_2/U1745/CO (FA1OPTCD1BWP30P140)     0.03     0.28 f
  u_spu_ln_top/u_spu_ln_block_2/U2278/CO (FA1D1BWP30P140)     0.04     0.32 f
  u_spu_ln_top/u_spu_ln_block_2/U554/CO (FA1D1BWP30P140)     0.04     0.36 f
  u_spu_ln_top/u_spu_ln_block_2/U2264/S (FA1D1BWP30P140)     0.09     0.45 f
  u_spu_ln_top/u_spu_ln_block_2/U2265/ZN (INVD1BWP30P140)     0.06     0.51 r
  u_spu_ln_top/u_spu_ln_block_2/U2266/ZN (AOI22D1BWP30P140)     0.07     0.58 f
  u_spu_ln_top/u_spu_ln_block_2/U2267/ZN (AOI221D0BWP30P140)     0.14     0.73 r
  u_spu_ln_top/u_spu_ln_block_2/U2393/ZN (AOI22D1BWP30P140)     0.04     0.76 f
  u_spu_ln_top/u_spu_ln_block_2/U2394/ZN (MUX2ND0BWP30P140)     0.05     0.81 f
  u_spu_ln_top/u_spu_ln_block_2/U2401/CO (FA1D1BWP30P140)     0.06     0.87 f
  u_spu_ln_top/u_spu_ln_block_2/U2396/S (FA1D1BWP30P140)     0.07     0.94 r
  u_spu_ln_top/u_spu_ln_block_2/U1742/CO (FA1OPTCD1BWP30P140)     0.05     0.99 r
  u_spu_ln_top/u_spu_ln_block_2/U1788/CO (FA1OPTCD1BWP30P140)     0.03     1.03 r
  u_spu_ln_top/u_spu_ln_block_2/U1741/CO (FA1OPTCD2BWP30P140)     0.03     1.05 r
  u_spu_ln_top/u_spu_ln_block_2/U1797/CO (FA1OPTCD2BWP30P140)     0.02     1.08 r
  u_spu_ln_top/u_spu_ln_block_2/U1796/CO (FA1OPTCD2BWP30P140)     0.02     1.10 r
  u_spu_ln_top/u_spu_ln_block_2/U1805/CO (FA1OPTCD2BWP30P140)     0.02     1.12 r
  u_spu_ln_top/u_spu_ln_block_2/U138/CO (FA1OPTCD1BWP30P140)     0.03     1.15 r
  u_spu_ln_top/u_spu_ln_block_2/U133/CO (FA1OPTCD1BWP30P140)     0.03     1.18 r
  u_spu_ln_top/u_spu_ln_block_2/U302/ZN (OAI22D1BWP30P140)     0.02     1.20 f
  u_spu_ln_top/u_spu_ln_block_2/U2429/ZN (MAOI222D0BWP30P140)     0.03     1.23 r
  u_spu_ln_top/u_spu_ln_block_2/U1740/ZN (OAI22D1BWP30P140)     0.02     1.25 f
  u_spu_ln_top/u_spu_ln_block_2/U1739/ZN (MAOI222D1BWP30P140)     0.03     1.28 r
  u_spu_ln_top/u_spu_ln_block_2/U310/ZN (OAI22D1BWP30P140)     0.02     1.30 f
  u_spu_ln_top/u_spu_ln_block_2/U306/ZN (OAI22D1BWP30P140)     0.02     1.32 r
  u_spu_ln_top/u_spu_ln_block_2/U305/ZN (OAI22D1BWP30P140)     0.02     1.34 f
  u_spu_ln_top/u_spu_ln_block_2/U304/ZN (MAOI222D1BWP30P140)     0.03     1.37 r
  u_spu_ln_top/u_spu_ln_block_2/U2437/ZN (MAOI222D1BWP30P140)     0.03     1.40 f
  u_spu_ln_top/u_spu_ln_block_2/U2439/ZN (MAOI222D1BWP30P140)     0.03     1.43 r
  u_spu_ln_top/u_spu_ln_block_2/U2440/ZN (MAOI222D1BWP30P140)     0.03     1.46 f
  u_spu_ln_top/u_spu_ln_block_2/quotient_out_1_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.46 f
  data arrival time                                                  1.46

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_2/quotient_out_1_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                      0.00       1.46
  data required time                                                 1.46
  --------------------------------------------------------------------------
  data required time                                                 1.46
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/x_square_sum_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/dividend_reg_14__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/x_square_sum_reg_4_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/x_square_sum_reg_4_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/data0[4] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_12)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1269/ZN (INVD0BWP30P140)     0.02     0.10 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1451/ZN (ND2D1BWP30P140)     0.01     0.12 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1452/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U466/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U342/ZN (NR2D3BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1346/ZN (ND2OPTIBD2BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U751/ZN (XNR2UD1BWP30P140)     0.02     0.20 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U748/ZN (MUX2NOPTD2BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1261/Z (AN2D0BWP30P140)     0.03     0.26 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U745/ZN (NR2D1BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U809/ZN (IAO21D2BWP30P140)     0.01     0.29 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U442/ZN (ND2OPTPAD2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U440/ZN (ND2OPTIBD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U992/ZN (INR2D4BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U321/ZN (INR2D4BWP30P140)     0.01     0.33 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U131/ZN (NR2D1P5BWP30P140)     0.01     0.34 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U932/ZN (INR2D4BWP30P140)     0.01     0.35 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U892/ZN (OAI21D4BWP30P140)     0.01     0.37 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U782/ZN (NR2OPTPAD2BWP30P140)     0.02     0.38 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U781/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U434/ZN (ND2OPTIBD4BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U558/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U725/ZN (ND2OPTIBD6BWP30P140)     0.02     0.44 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U724/ZN (ND2OPTPAD6BWP30P140)     0.01     0.45 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U722/ZN (ND2OPTIBD2BWP30P140)     0.01     0.46 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U924/ZN (INR2D4BWP30P140)     0.02     0.48 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U999/ZN (NR2D3BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U998/ZN (ND2OPTIBD4BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U545/ZN (ND2OPTIBD4BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U120/ZN (ND2OPTIBD8BWP30P140)     0.01     0.53 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U425/ZN (ND2OPTIBD4BWP30P140)     0.01     0.54 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U247/ZN (NR2OPTPAD1BWP30P140)     0.01     0.55 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U245/ZN (INVD1BWP30P140)     0.01     0.56 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U814/ZN (ND2OPTIBD4BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U99/ZN (INR2D1BWP30P140)     0.02     0.60 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U707/ZN (AOI21D2BWP30P140)     0.01     0.61 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U408/ZN (ND2D3BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U933/ZN (XNR2OPTND4BWP30P140)     0.02     0.65 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U851/ZN (MUX2NOPTD4BWP30P140)     0.02     0.66 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U700/ZN (INR2D2BWP30P140)     0.01     0.68 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1281/ZN (NR2OPTPAD2BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1280/ZN (AOI21D4BWP30P140)     0.02     0.70 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1279/ZN (ND2OPTPAD4BWP30P140)     0.02     0.72 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U689/ZN (ND2OPTPAD12BWP30P140)     0.02     0.74 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U232/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U85/ZN (ND2D2BWP30P140)     0.01     0.77 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U974/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.78 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U684/ZN (NR3D1BWP30P140)     0.01     0.80 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U864/ZN (ND3OPTPAD2BWP30P140)     0.02     0.82 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U862/ZN (OAI21D6BWP30P140)     0.02     0.84 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U898/Z (BUFFD4BWP30P140)     0.02     0.85 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1002/ZN (MUX2NOPTD4BWP30P140)     0.02     0.87 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U76/ZN (ND2D3BWP30P140)     0.02     0.89 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U380/ZN (ND2OPTIBD2BWP30P140)     0.01     0.90 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U508/ZN (ND2D2BWP30P140)     0.01     0.92 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U507/ZN (NR2D3BWP30P140)     0.01     0.93 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U212/ZN (NR2OPTPAD4BWP30P140)     0.01     0.94 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1306/ZN (ND2D16BWP30P140)     0.01     0.95 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U65/ZN (INR2D2BWP30P140)     0.01     0.96 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U502/ZN (INVD2BWP30P140)     0.01     0.97 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U497/ZN (ND2OPTIBD2BWP30P140)     0.01     0.98 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U496/ZN (ND2OPTIBD2BWP30P140)     0.01     0.99 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U660/ZN (ND2OPTIBD2BWP30P140)     0.01     1.00 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U938/ZN (AOI21OPTREPBD2BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U658/ZN (ND2OPTPAD2BWP30P140)     0.01     1.03 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U49/ZN (ND2OPTIBD4BWP30P140)     0.01     1.04 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U846/ZN (ND2OPTPAD4BWP30P140)     0.01     1.05 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U880/ZN (NR2OPTIBD12BWP30P140)     0.02     1.07 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U774/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U44/ZN (ND2D2BWP30P140)     0.02     1.11 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U945/ZN (ND2D3BWP30P140)     0.01     1.12 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U944/ZN (NR3D1BWP30P140)     0.01     1.13 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U940/ZN (OAI21D2BWP30P140)     0.01     1.15 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1007/ZN (ND2OPTIBD4BWP30P140)     0.01     1.16 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U768/Z (BUFFD4BWP30P140)     0.02     1.18 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U820/ZN (MUX2NOPTD4BWP30P140)     0.02     1.20 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U807/ZN (INVD1BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U806/ZN (OAI211OPTREPBD2BWP30P140)     0.02     1.24 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U805/ZN (ND3OPTPAD2BWP30P140)     0.01     1.25 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U804/ZN (ND2OPTIBD4BWP30P140)     0.01     1.27 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1295/ZN (NR2D8BWP30P140)     0.02     1.29 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1000/ZN (MUX2NOPTD2BWP30P140)     0.02     1.31 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U16/ZN (ND2OPTIBD2BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U182/ZN (ND2OPTIBD4BWP30P140)     0.01     1.34 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U785/ZN (INVD1BWP30P140)     0.01     1.35 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U784/ZN (AOI21OPTREPBD1BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U783/ZN (ND2OPTIBD4BWP30P140)     0.01     1.38 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U598/ZN (ND2OPTPAD2BWP30P140)     0.01     1.39 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U860/ZN (ND2OPTPAD1BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1653/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/U1654/ZN (NR2D1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/dividend_reg_14__26_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum/dividend_reg_14__26_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_10/x_square_sum_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/dividend_reg_14__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_10/x_square_sum_reg_17_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_10/x_square_sum_reg_17_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/data0[17] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_5)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1464/ZN (INVD1BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1340/ZN (ND2D1BWP30P140)     0.02     0.11 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1470/ZN (NR2D1BWP30P140)     0.02     0.14 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1339/ZN (ND2OPTIBD2BWP30P140)     0.01     0.15 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U821/ZN (INVD0BWP30P140)     0.01     0.16 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1147/ZN (ND2OPTIBD2BWP30P140)     0.01     0.17 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U444/ZN (XNR2UD1BWP30P140)     0.02     0.19 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U605/ZN (MUX2NOPTD2BWP30P140)     0.03     0.22 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1224/ZN (NR2D0BWP30P140)     0.03     0.24 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U863/ZN (AOI21D1BWP30P140)     0.02     0.26 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1107/ZN (INVD1BWP30P140)     0.01     0.27 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1009/ZN (NR2OPTPAD2BWP30P140)     0.01     0.28 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1110/ZN (INVD1BWP30P140)     0.01     0.29 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U907/ZN (OAI21D2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1108/ZN (NR2OPTPAD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U894/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.33 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U419/ZN (NR2OPTPAD1BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1048/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.36 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U838/ZN (ND2OPTPAD4BWP30P140)     0.01     0.37 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1159/ZN (INVD2BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1158/ZN (ND2OPTIBD2BWP30P140)     0.01     0.39 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U790/ZN (ND2D2BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1011/ZN (ND3OPTPAD2BWP30P140)     0.02     0.42 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U785/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U410/ZN (INVD2BWP30P140)     0.01     0.44 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U408/ZN (ND2OPTIBD2BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U780/ZN (ND2OPTPAD2BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1142/ZN (ND3OPTPAD2BWP30P140)     0.02     0.48 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U404/ZN (ND2OPTIBD2BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U918/ZN (ND2OPTPAD2BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U917/ZN (INVD4BWP30P140)     0.01     0.51 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U898/ZN (ND2OPTPAD4BWP30P140)     0.01     0.52 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U915/ZN (ND2OPTPAD8BWP30P140)     0.01     0.54 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U176/Z (AN2D2BWP30P140)     0.02     0.56 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U774/ZN (AOI21D2BWP30P140)     0.01     0.57 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1004/ZN (AOI21OPTREPBD1BWP30P140)     0.02     0.59 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U888/ZN (ND2OPTIBD4BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U160/ZN (INVD1BWP30P140)     0.01     0.62 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U764/ZN (ND2OPTIBD2BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U761/ZN (NR2OPTPAD1BWP30P140)     0.01     0.64 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1030/ZN (INVD2BWP30P140)     0.01     0.65 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U759/ZN (ND2OPTPAD2BWP30P140)     0.01     0.66 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U140/ZN (NR2D1BWP30P140)     0.01     0.66 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U753/ZN (NR2OPTPAD1BWP30P140)     0.01     0.68 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U127/ZN (ND2D1BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U272/ZN (ND3D2BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1032/ZN (ND3OPTPAD2BWP30P140)     0.01     0.71 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1031/ZN (ND2OPTPAD4BWP30P140)     0.02     0.73 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U878/ZN (ND2OPTPAD16BWP30P140)     0.01     0.74 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U992/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U103/ZN (ND2D3BWP30P140)     0.01     0.78 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U740/ZN (ND2OPTIBD2BWP30P140)     0.01     0.79 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U100/ZN (NR2D2BWP30P140)     0.02     0.81 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U551/ZN (AOI21OPTREPBD1BWP30P140)     0.02     0.82 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U725/ZN (ND2OPTPAD2BWP30P140)     0.01     0.83 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1044/ZN (XNR2OPTND2BWP30P140)     0.02     0.85 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U549/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U919/ZN (ND2D0BWP30P140)     0.02     0.90 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U717/ZN (OAI21D0BWP30P140)     0.02     0.92 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U906/ZN (AOI21OPTREPBD1BWP30P140)     0.02     0.94 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U388/ZN (OAI211D1BWP30P140)     0.03     0.97 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U263/ZN (ND2D1BWP30P140)     0.02     0.98 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U702/ZN (INVD1BWP30P140)     0.01     0.99 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U386/ZN (NR2OPTPAD1BWP30P140)     0.01     1.00 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U687/ZN (ND2OPTPAD2BWP30P140)     0.01     1.01 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U913/ZN (NR2OPTPAD1BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U911/ZN (ND3OPTPAD2BWP30P140)     0.02     1.04 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U909/ZN (NR2OPTIBD6BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U872/ZN (NR2OPTPAD8BWP30P140)     0.01     1.07 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U867/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U51/ZN (ND2OPTIBD2BWP30P140)     0.02     1.11 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U936/ZN (ND2OPTPAD1BWP30P140)     0.01     1.12 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1176/ZN (NR3D1P5BWP30P140)     0.02     1.14 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1054/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.16 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1053/ZN (ND2OPTIBD6BWP30P140)     0.02     1.18 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U939/ZN (INVD9BWP30P140)     0.01     1.19 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1001/ZN (MUX2NOPTD4BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1191/ZN (ND2D1BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U19/ZN (OAI21D2BWP30P140)     0.02     1.25 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U254/ZN (ND2D1BWP30P140)     0.01     1.26 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U375/ZN (ND2D1BWP30P140)     0.01     1.27 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U646/ZN (AOI21OPTREPBD1BWP30P140)     0.02     1.29 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1173/Z (XOR2OPTND2BWP30P140)     0.02     1.31 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U10/ZN (MUX2NOPTD2BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U230/ZN (INR2D1BWP30P140)     0.02     1.36 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1355/ZN (NR2OPTPAD2BWP30P140)     0.01     1.37 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1317/Z (AN2D0BWP30P140)     0.02     1.39 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1160/ZN (AOI31D2BWP30P140)     0.02     1.41 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U613/ZN (XNR2UD0BWP30P140)     0.01     1.43 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1638/ZN (NR2OPTPAD1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/dividend_reg_14__25_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/dividend_reg_14__25_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[30]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/dividend_reg_14__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  spu_instr[30] (in)                                      0.00       0.10 r
  U1112/ZN (ND2D8BWP30P140)                               0.02       0.12 f
  U1101/ZN (INVD1BWP30P140)                               0.01       0.13 r
  U1100/ZN (ND2OPTIBD2BWP30P140)                          0.01       0.14 f
  U1083/ZN (NR3D1BWP30P140)                               0.02       0.16 r
  U1098/ZN (XNR2OPTND4BWP30P140)                          0.02       0.19 r
  u_spu_ln_top/ln_channel_number[7] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.19 r
  u_spu_ln_top/U54/ZN (INVD6BWP30P140)                    0.02       0.20 f
  u_spu_ln_top/U66/ZN (INVD15BWP30P140)                   0.02       0.22 r
  u_spu_ln_top/u_spu_ln_block_6/ln_channel_number[7] (spu_ln_block_9)     0.00     0.22 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/data1[7] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_9)     0.00     0.22 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U146/ZN (ND2OPTIBD2BWP30P140)     0.01     0.23 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U138/ZN (INVD1BWP30P140)     0.01     0.24 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U580/ZN (ND2OPTIBD2BWP30P140)     0.01     0.25 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U975/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.27 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U897/ZN (ND2OPTIBD4BWP30P140)     0.01     0.28 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U127/ZN (NR2D2BWP30P140)     0.02     0.30 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U571/ZN (ND2OPTIBD4BWP30P140)     0.01     0.31 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U122/ZN (ND2D1BWP30P140)     0.01     0.32 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U564/ZN (INR2D1BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1002/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.36 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U794/ZN (ND2OPTPAD4BWP30P140)     0.01     0.37 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U793/ZN (AOI21D2BWP30P140)     0.01     0.39 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U936/ZN (ND2OPTIBD4BWP30P140)     0.01     0.40 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1100/ZN (NR2D2BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U786/ZN (NR2OPTPAD1BWP30P140)     0.01     0.42 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U113/ZN (ND2D1BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U545/ZN (NR2OPTPAD1BWP30P140)     0.01     0.44 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U781/ZN (ND2OPTIBD2BWP30P140)     0.02     0.46 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U891/ZN (XNR2OPTND4BWP30P140)     0.02     0.48 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U336/ZN (NR2D3BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U774/ZN (NR2D3BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U933/ZN (ND2OPTIBD4BWP30P140)     0.01     0.51 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U937/ZN (ND2OPTIBD4BWP30P140)     0.01     0.52 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U769/ZN (ND2OPTPAD6BWP30P140)     0.01     0.54 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U102/ZN (ND2OPTIBD2BWP30P140)     0.01     0.55 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U965/ZN (ND2D3BWP30P140)     0.01     0.56 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1122/ZN (AOI21D1BWP30P140)     0.01     0.57 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U324/ZN (AOI21OPTREPBD1BWP30P140)     0.02     0.59 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U759/ZN (ND2OPTIBD2BWP30P140)     0.02     0.60 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U754/ZN (ND2D2BWP30P140)     0.01     0.61 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U745/ZN (ND2OPTIBD4BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U861/ZN (INR2D8BWP30P140)     0.02     0.65 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1163/ZN (INVD2BWP30P140)     0.01     0.65 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U740/ZN (ND2OPTIBD2BWP30P140)     0.01     0.67 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U506/ZN (INVD1BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U734/ZN (INR2D2BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U85/Z (AN2D1BWP30P140)     0.03     0.71 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U310/ZN (OAI21D1BWP30P140)     0.02     0.73 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U996/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.74 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U728/ZN (XNR2UD1BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1099/ZN (ND2D1BWP30P140)     0.02     0.78 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U495/ZN (INVD0BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1408/ZN (NR2D1BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U713/ZN (ND2OPTIBD2BWP30P140)     0.01     0.81 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U478/ZN (NR2D2BWP30P140)     0.01     0.82 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U477/ZN (ND2OPTIBD4BWP30P140)     0.01     0.83 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U877/ZN (ND2OPTPAD12BWP30P140)     0.02     0.85 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U868/ZN (MUX2NOPTD4BWP30P140)     0.02     0.87 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U66/ZN (INR2D2BWP30P140)     0.02     0.90 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U62/ZN (NR2D1P5BWP30P140)     0.01     0.91 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U881/ZN (AOI21OPTREPBD2BWP30P140)     0.02     0.93 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U879/ZN (ND2OPTPAD4BWP30P140)     0.01     0.94 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U298/ZN (ND2OPTIBD12BWP30P140)     0.02     0.95 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1137/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U47/ZN (MOAI22D4BWP30P140)     0.02     1.00 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U42/ZN (NR2D1BWP30P140)     0.02     1.02 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U40/ZN (INVD1BWP30P140)     0.01     1.03 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1067/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.04 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1065/ZN (NR2OPTIBD6BWP30P140)     0.01     1.06 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U842/ZN (NR2OPTIBD12BWP30P140)     0.02     1.08 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U450/ZN (MUX2NOPTD4BWP30P140)     0.02     1.10 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U448/ZN (INR2D2BWP30P140)     0.02     1.12 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U440/ZN (NR3D1P5BWP30P140)     0.01     1.13 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U30/ZN (NR2D2BWP30P140)     0.02     1.15 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1034/ZN (AOI21OPTREPBD2BWP30P140)     0.02     1.16 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1196/ZN (INR2D16BWP30P140)     0.03     1.19 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U427/ZN (MUX2NOPTD4BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U923/ZN (INR2D2BWP30P140)     0.02     1.23 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1176/ZN (OAI21OPTREPBD2BWP30P140)     0.01     1.24 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1173/ZN (ND2D2BWP30P140)     0.01     1.25 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U889/ZN (ND2OPTIBD4BWP30P140)     0.01     1.27 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U404/ZN (AOI21D2BWP30P140)     0.02     1.28 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1413/Z (XOR2OPTND2BWP30P140)     0.02     1.31 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U19/ZN (MUX2NOPTD2BWP30P140)     0.03     1.33 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U971/ZN (INR2D4BWP30P140)     0.02     1.35 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1416/ZN (OAI21OPTREPBD1BWP30P140)     0.02     1.37 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1402/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.39 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1389/ZN (NR2D3BWP30P140)     0.01     1.40 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1377/ZN (ND2D8BWP30P140)     0.01     1.41 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/U1451/ZN (MUX2ND0BWP30P140)     0.03     1.44 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/dividend_reg_14__15_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum/dividend_reg_14__15_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_addertree/dataOut_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_11/lnF_reg_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_addertree/dataOut_reg_21_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_addertree/dataOut_reg_21_/Q (DFCNQD1BWP30P140)     0.08     0.08 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_addertree/dataOut[21] (spu_sm_addertree_4)     0.00     0.08 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/dataIn[21] (spu_sm_lnu_4)     0.00     0.08 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/u_spu_sm_lnu_lod/dataIn[12] (spu_sm_lnu_lod_4)     0.00     0.08 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/u_spu_sm_lnu_lod/U15/ZN (NR3D0BWP30P140)     0.02     0.11 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/u_spu_sm_lnu_lod/U3/Z (AN2D1BWP30P140)     0.02     0.13 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/u_spu_sm_lnu_lod/U10/ZN (AOI21D1BWP30P140)     0.02     0.15 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/u_spu_sm_lnu_lod/U9/ZN (OAI21D1BWP30P140)     0.02     0.17 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/u_spu_sm_lnu_lod/U25/ZN (AOI221D1BWP30P140)     0.04     0.21 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/u_spu_sm_lnu_lod/U8/ZN (OAI31D1BWP30P140)     0.03     0.23 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/u_spu_sm_lnu_lod/dataOut[0] (spu_sm_lnu_lod_4)     0.00     0.23 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U62/Z (BUFFD4BWP30P140)     0.03     0.26 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U3/ZN (NR2D2BWP30P140)     0.02     0.28 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U40/ZN (INVD2BWP30P140)     0.02     0.31 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U346/ZN (NR2D0BWP30P140)     0.02     0.33 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U347/ZN (NR4D0BWP30P140)     0.02     0.35 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U370/ZN (OAI211D0BWP30P140)     0.03     0.38 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U371/ZN (OAI211D1BWP30P140)     0.05     0.43 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U385/ZN (INVD0BWP30P140)     0.04     0.47 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U387/CO (HA1D1BWP30P140)     0.03     0.49 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U389/S (FA1D1BWP30P140)     0.06     0.55 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U390/ZN (INVD0BWP30P140)     0.02     0.57 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U148/ZN (MAOI222D0BWP30P140)     0.03     0.60 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U147/ZN (MAOI222D0BWP30P140)     0.05     0.64 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U396/ZN (MAOI222D1BWP30P140)     0.03     0.67 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U397/ZN (MAOI222D1BWP30P140)     0.03     0.71 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U176/ZN (MAOI222D0BWP30P140)     0.04     0.75 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U87/CO (FA1OPTCD1BWP30P140)     0.04     0.79 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U177/CO (FA1D1BWP30P140)     0.04     0.82 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U178/CO (FA1D0BWP30P140)     0.05     0.87 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U179/CO (FA1D1BWP30P140)     0.04     0.91 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U180/CO (FA1D0BWP30P140)     0.05     0.96 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U181/CO (FA1D1BWP30P140)     0.04     1.00 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U182/CO (FA1D0BWP30P140)     0.05     1.05 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U84/CO (FA1OPTCD2BWP30P140)     0.03     1.08 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U183/CO (FA1D0BWP30P140)     0.05     1.12 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U184/CO (FA1D1BWP30P140)     0.04     1.16 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U185/CO (FA1D0BWP30P140)     0.05     1.21 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U85/CO (FA1OPTCD2BWP30P140)     0.03     1.24 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U186/CO (FA1D0BWP30P140)     0.05     1.28 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U187/CO (FA1D1BWP30P140)     0.04     1.32 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U188/CO (FA1D0BWP30P140)     0.04     1.37 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U31/ZN (NR2D1BWP30P140)     0.01     1.38 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U30/ZN (NR2D1BWP30P140)     0.01     1.39 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U13/ZN (OAI22D1BWP30P140)     0.01     1.40 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U12/ZN (ND2OPTPAD1BWP30P140)     0.01     1.42 f
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/U11/ZN (ND2D1BWP30P140)     0.01     1.43 r
  u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/dataOut[15] (spu_sm_lnu_4)     0.00     1.43 r
  u_spu_sm_top/u_spu_sm_block_11/lnF_reg_reg_15_/D (EDFQD1BWP30P140)     0.00     1.43 r
  data arrival time                                                  1.43

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_11/lnF_reg_reg_15_/CP (EDFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.03       1.43
  data required time                                                 1.43
  --------------------------------------------------------------------------
  data required time                                                 1.43
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_7/EUOut_A2_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U13/ZN (INVD4BWP30P140)                    0.01       0.13 f
  u_spu_sm_top/u_spu_sm_block_7/sm_input_scale[1] (spu_sm_block_8)     0.00     0.13 f
  u_spu_sm_top/u_spu_sm_block_7/U54/ZN (INVD3BWP30P140)     0.02     0.14 r
  u_spu_sm_top/u_spu_sm_block_7/U37/ZN (INVD3BWP30P140)     0.02     0.16 f
  u_spu_sm_top/u_spu_sm_block_7/U91/ZN (INR2D4BWP30P140)     0.03     0.20 f
  u_spu_sm_top/u_spu_sm_block_7/U143/ZN (INVD2BWP30P140)     0.02     0.21 r
  u_spu_sm_top/u_spu_sm_block_7/U484/ZN (NR3D0BWP30P140)     0.02     0.23 f
  u_spu_sm_top/u_spu_sm_block_7/U485/ZN (INR2D1BWP30P140)     0.04     0.27 f
  u_spu_sm_top/u_spu_sm_block_7/U139/ZN (INVD2BWP30P140)     0.01     0.28 r
  u_spu_sm_top/u_spu_sm_block_7/U138/ZN (OAI22OPTPBD2BWP30P140)     0.04     0.33 f
  u_spu_sm_top/u_spu_sm_block_7/U610/CO (FA1D1BWP30P140)     0.06     0.39 f
  u_spu_sm_top/u_spu_sm_block_7/U615/CO (FA1D1BWP30P140)     0.04     0.43 f
  u_spu_sm_top/u_spu_sm_block_7/U617/CO (FA1D1BWP30P140)     0.04     0.47 f
  u_spu_sm_top/u_spu_sm_block_7/U619/CO (FA1D1BWP30P140)     0.04     0.51 f
  u_spu_sm_top/u_spu_sm_block_7/U43/ZN (IOA21D1BWP30P140)     0.01     0.52 r
  u_spu_sm_top/u_spu_sm_block_7/U33/ZN (ND2D1BWP30P140)     0.02     0.53 f
  u_spu_sm_top/u_spu_sm_block_7/U623/S (FA1D1BWP30P140)     0.08     0.61 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/dataIn[6] (spu_sm_expu_141)     0.00     0.61 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/dataIn[6] (spu_sm_expu_mul_141)     0.00     0.61 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U4/ZN (INVD0BWP30P140)     0.03     0.64 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U17/S (FA1D0BWP30P140)     0.08     0.72 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U22/CO (FA1D0BWP30P140)     0.05     0.78 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U46/CO (FA1D1BWP30P140)     0.04     0.82 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U13/CO (FA1D0BWP30P140)     0.05     0.87 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U14/CO (FA1D0BWP30P140)     0.05     0.92 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U15/CO (FA1D0BWP30P140)     0.05     0.97 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U18/CO (FA1D0BWP30P140)     0.05     1.02 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U47/CO (FA1D1BWP30P140)     0.04     1.06 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U48/CO (FA1D1BWP30P140)     0.04     1.09 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U49/CO (FA1D1BWP30P140)     0.04     1.13 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.04     1.17 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.04     1.21 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.25 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U53/CO (FA1D1BWP30P140)     0.04     1.28 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U45/Z (XOR2UD1BWP30P140)     0.03     1.31 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_141)     0.00     1.31 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/U5/ZN (NR3D0BWP30P140)     0.03     1.34 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/U4/ZN (ND2OPTIBD2BWP30P140)     0.03     1.36 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/U3/ZN (NR2D0BWP30P140)     0.03     1.39 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/U14/ZN (AOI22D0BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/U13/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/dataOut[2] (spu_sm_expu_141)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_7/EUOut_A2_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_7/EUOut_A2_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_11/x_square_sum_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/dividend_reg_14__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_11/x_square_sum_reg_5_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_11/x_square_sum_reg_5_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/data0[5] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_4)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1047/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1046/ZN (ND2D1BWP30P140)     0.01     0.12 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1492/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1139/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1405/ZN (NR2OPTPAD2BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U355/ZN (ND2OPTIBD2BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U444/ZN (XNR2OPTND2BWP30P140)     0.02     0.19 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U844/ZN (MUX2NOPTD4BWP30P140)     0.02     0.21 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U148/ZN (NR2D2BWP30P140)     0.01     0.23 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U591/ZN (AOI21D2BWP30P140)     0.02     0.24 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U285/ZN (ND2OPTPAD2BWP30P140)     0.01     0.26 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U283/ZN (INVD2BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U613/Z (XOR2OPTND2BWP30P140)     0.02     0.29 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U612/ZN (ND2OPTIBD4BWP30P140)     0.02     0.30 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U136/ZN (ND2D1BWP30P140)     0.01     0.31 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U572/ZN (ND2D1BWP30P140)     0.01     0.32 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U748/ZN (NR2OPTPAD1BWP30P140)     0.01     0.33 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U747/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.35 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U849/ZN (ND2OPTIBD6BWP30P140)     0.01     0.36 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U644/ZN (INR2D4BWP30P140)     0.01     0.37 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U801/ZN (ND2D1BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U564/ZN (ND2D1BWP30P140)     0.01     0.40 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U807/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U806/ZN (NR2OPTPAD2BWP30P140)     0.01     0.42 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U552/ZN (ND2OPTIBD4BWP30P140)     0.02     0.44 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U618/ZN (ND2OPTIBD4BWP30P140)     0.02     0.45 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U551/ZN (OAI21D2BWP30P140)     0.02     0.47 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U876/ZN (INR2D4BWP30P140)     0.01     0.48 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U123/ZN (ND2D1BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1005/ZN (INVD1BWP30P140)     0.01     0.51 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U820/ZN (NR2OPTPAD2BWP30P140)     0.01     0.52 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U544/ZN (ND2OPTPAD2BWP30P140)     0.01     0.53 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U119/ZN (NR2OPTPAD1BWP30P140)     0.01     0.54 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U819/ZN (NR2OPTPAD2BWP30P140)     0.01     0.55 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U926/ZN (INR2D4BWP30P140)     0.01     0.56 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U696/ZN (ND2OPTIBD4BWP30P140)     0.01     0.57 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U694/ZN (OAI211OPTREPBD2BWP30P140)     0.02     0.59 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U693/ZN (ND2OPTIBD4BWP30P140)     0.02     0.61 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U943/ZN (INVD1BWP30P140)     0.01     0.62 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U526/ZN (ND2D1BWP30P140)     0.01     0.62 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1548/ZN (OAI21D1BWP30P140)     0.01     0.64 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1549/ZN (AOI21D1BWP30P140)     0.02     0.66 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U519/ZN (OAI21D1BWP30P140)     0.02     0.68 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1029/ZN (ND3D2BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1028/ZN (ND3OPTPAD2BWP30P140)     0.01     0.71 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1027/ZN (ND2D4BWP30P140)     0.01     0.72 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U515/ZN (ND2OPTPAD6BWP30P140)     0.02     0.74 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U639/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U638/ZN (ND2OPTIBD4BWP30P140)     0.02     0.78 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U85/Z (AN2D1BWP30P140)     0.03     0.81 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U83/ZN (OAI21D2BWP30P140)     0.02     0.83 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U402/ZN (ND2OPTPAD2BWP30P140)     0.01     0.84 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1312/ZN (XNR2OPTND2BWP30P140)     0.02     0.86 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U990/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1065/ZN (AOI22D1BWP30P140)     0.02     0.90 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U505/ZN (NR2D1BWP30P140)     0.01     0.91 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1289/ZN (NR2OPTPAD2BWP30P140)     0.01     0.93 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1090/ZN (ND2OPTIBD6BWP30P140)     0.02     0.94 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1286/ZN (INR2D16BWP30P140)     0.02     0.96 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U755/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U59/ZN (INR2D2BWP30P140)     0.01     0.99 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U848/ZN (IND2D2BWP30P140)     0.02     1.01 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U53/ZN (NR2OPTPAD1BWP30P140)     0.01     1.03 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U492/ZN (ND2OPTIBD2BWP30P140)     0.01     1.04 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U651/ZN (NR2D4BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U650/ZN (NR2OPTPAD8BWP30P140)     0.02     1.08 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1038/ZN (MUX2NOPTD4BWP30P140)     0.02     1.10 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U39/ZN (ND2OPTIBD6BWP30P140)     0.01     1.11 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U37/ZN (ND2OPTIBD2BWP30P140)     0.02     1.13 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U729/ZN (NR3OPTPAD2BWP30P140)     0.02     1.15 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U728/ZN (NR2OPTPAD2BWP30P140)     0.01     1.16 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U817/ZN (ND2OPTIBD6BWP30P140)     0.02     1.18 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U851/Z (BUFFD12BWP30P140)     0.02     1.20 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U896/ZN (MUX2NOPTD4BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U310/ZN (INR2D2BWP30P140)     0.01     1.23 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1050/ZN (INVD2BWP30P140)     0.01     1.24 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1135/ZN (ND2OPTIBD4BWP30P140)     0.01     1.25 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U461/ZN (NR2D1BWP30P140)     0.02     1.26 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1202/ZN (ND2D2BWP30P140)     0.01     1.28 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1049/ZN (ND2OPTIBD2BWP30P140)     0.02     1.29 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U301/ZN (AOI21D1BWP30P140)     0.02     1.31 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U366/ZN (XNR2UD1BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U12/ZN (ND2D1BWP30P140)     0.02     1.36 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1381/ZN (INVD1BWP30P140)     0.01     1.36 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U293/ZN (NR2D1BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1056/ZN (INR2D4BWP30P140)     0.03     1.41 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1055/ZN (ND2OPTPAD4BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1054/ZN (XNR2OPTND4BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/U1340/ZN (NR2OPTPAD2BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/dividend_reg_14__27_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum/dividend_reg_14__27_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_0/x_square_sum_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/dividend_reg_14__22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_0/x_square_sum_reg_1_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_0/x_square_sum_reg_1_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/data0[1] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_15)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1293/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1478/ZN (ND2D1BWP30P140)     0.01     0.12 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U791/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U340/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1107/ZN (NR2OPTPAD2BWP30P140)     0.02     0.17 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U785/ZN (ND2D1BWP30P140)     0.01     0.18 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U783/ZN (XNR2UD0BWP30P140)     0.02     0.20 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1184/ZN (MUX2NUD1BWP30P140)     0.03     0.22 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1110/ZN (NR2OPTPAD1BWP30P140)     0.02     0.24 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1109/ZN (NR2OPTPAD1BWP30P140)     0.01     0.25 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U153/ZN (AOI21OPTREPBD1BWP30P140)     0.02     0.27 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U151/ZN (ND2D0BWP30P140)     0.02     0.28 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U436/ZN (INVD1BWP30P140)     0.01     0.29 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U771/ZN (AOI21D2BWP30P140)     0.02     0.31 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U320/ZN (ND2OPTPAD2BWP30P140)     0.02     0.32 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U542/ZN (XNR2UD1BWP30P140)     0.02     0.35 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U768/ZN (ND2OPTIBD2BWP30P140)     0.02     0.36 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U909/ZN (OAI21D2BWP30P140)     0.02     0.38 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U908/ZN (ND3D2BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U907/ZN (ND2OPTIBD4BWP30P140)     0.01     0.42 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U281/ZN (NR2D3BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U958/ZN (ND2OPTIBD6BWP30P140)     0.01     0.44 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U269/ZN (ND2OPTIBD4BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U536/ZN (ND2OPTIBD2BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U810/ZN (INR2D4BWP30P140)     0.02     0.48 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U129/ZN (NR2D0BWP30P140)     0.01     0.49 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U529/ZN (ND2D0BWP30P140)     0.01     0.51 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U748/ZN (ND2D1BWP30P140)     0.01     0.52 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1168/ZN (NR2OPTPAD1BWP30P140)     0.02     0.53 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U840/ZN (ND2OPTIBD4BWP30P140)     0.01     0.55 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U820/ZN (XNR2OPTND4BWP30P140)     0.02     0.57 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U126/ZN (ND2D3BWP30P140)     0.01     0.58 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U405/ZN (ND2OPTIBD2BWP30P140)     0.01     0.59 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U403/ZN (INVD1BWP30P140)     0.01     0.60 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U739/ZN (ND2OPTPAD2BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U848/ZN (INR2D4BWP30P140)     0.01     0.63 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U821/ZN (INVD2BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U236/ZN (INR2D2BWP30P140)     0.02     0.65 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U729/ZN (INVD2BWP30P140)     0.01     0.66 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U514/ZN (ND2OPTIBD2BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U717/ZN (OAI21D2BWP30P140)     0.01     0.68 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U712/ZN (ND3D2BWP30P140)     0.02     0.70 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U827/ZN (ND3OPTPAD2BWP30P140)     0.01     0.71 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U706/ZN (ND2OPTIBD4BWP30P140)     0.01     0.73 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U100/ZN (ND2OPTPAD8BWP30P140)     0.02     0.74 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U811/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U88/ZN (ND2D1BWP30P140)     0.03     0.79 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1297/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.81 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U923/ZN (AOI21D1BWP30P140)     0.02     0.82 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U85/ZN (OAI21D1P5BWP30P140)     0.02     0.84 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1115/ZN (XNR2UD1BWP30P140)     0.02     0.86 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U501/ZN (ND2OPTIBD2BWP30P140)     0.02     0.88 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U219/ZN (ND2D1BWP30P140)     0.01     0.89 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1304/ZN (ND2D0BWP30P140)     0.02     0.91 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U670/ZN (INVD0BWP30P140)     0.02     0.93 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U216/ZN (INR2D1BWP30P140)     0.01     0.94 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U214/ZN (INVD0BWP30P140)     0.02     0.95 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U378/ZN (ND3D2BWP30P140)     0.02     0.97 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U654/ZN (ND2OPTIBD2BWP30P140)     0.01     0.99 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U478/ZN (IND2D1BWP30P140)     0.01     1.00 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U373/ZN (ND2D1BWP30P140)     0.01     1.01 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U644/ZN (INR2D1BWP30P140)     0.01     1.02 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1278/ZN (INVD0BWP30P140)     0.02     1.03 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U929/Z (AN2D0BWP30P140)     0.03     1.06 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U209/ZN (INR2D2BWP30P140)     0.02     1.08 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U48/ZN (INR2D1BWP30P140)     0.01     1.09 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U628/ZN (NR2D1BWP30P140)     0.01     1.11 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U626/ZN (INR2D2BWP30P140)     0.02     1.13 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1036/ZN (OAI21OPTREPBD2BWP30P140)     0.01     1.14 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1035/ZN (NR2OPTPAD2BWP30P140)     0.02     1.16 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1378/ZN (INR2D16BWP30P140)     0.03     1.19 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U620/ZN (MUX2NOPTD4BWP30P140)     0.02     1.21 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U964/ZN (ND2OPTIBD2BWP30P140)     0.01     1.23 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U24/ZN (ND2D0BWP30P140)     0.01     1.24 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1301/ZN (ND2D1BWP30P140)     0.02     1.25 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1261/Z (AO21D4BWP30P140)     0.03     1.29 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U939/ZN (ND2OPTPAD12BWP30P140)     0.02     1.30 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U930/ZN (MUX2NOPTD6BWP30P140)     0.02     1.32 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U594/ZN (ND2OPTIBD4BWP30P140)     0.01     1.34 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U13/ZN (AOI21D2BWP30P140)     0.02     1.36 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U856/ZN (ND3D2BWP30P140)     0.02     1.38 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U343/ZN (ND3D2BWP30P140)     0.01     1.39 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U571/ZN (ND2OPTIBD2BWP30P140)     0.01     1.40 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U2903/Z (XOR2UD1BWP30P140)     0.02     1.42 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U2904/ZN (MUX2NUD1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/dividend_reg_14__22_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/dividend_reg_14__22_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_8/quotient_out_5_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out_reg_1_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out_reg_1_/Q (DFCNQD1BWP30P140)     0.08     0.08 f
  u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum/div_data_out[1] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_7)     0.00     0.08 f
  u_spu_ln_top/u_spu_ln_block_8/U1767/ZN (INVD1BWP30P140)     0.03     0.12 r
  u_spu_ln_top/u_spu_ln_block_8/U421/CO (HA1D0BWP30P140)     0.04     0.15 r
  u_spu_ln_top/u_spu_ln_block_8/U1803/CO (FA1D2BWP30P140)     0.03     0.18 r
  u_spu_ln_top/u_spu_ln_block_8/U3059/CO (FA1D1BWP30P140)     0.03     0.22 r
  u_spu_ln_top/u_spu_ln_block_8/U3057/CO (FA1D1BWP30P140)     0.04     0.25 r
  u_spu_ln_top/u_spu_ln_block_8/U1483/CO (FA1OPTCD1BWP30P140)     0.03     0.28 r
  u_spu_ln_top/u_spu_ln_block_8/U1315/CO (FA1D0BWP30P140)     0.05     0.33 r
  u_spu_ln_top/u_spu_ln_block_8/U3029/CO (FA1D1BWP30P140)     0.04     0.37 r
  u_spu_ln_top/u_spu_ln_block_8/U10/S (FA1D2BWP30P140)     0.09      0.46 f
  u_spu_ln_top/u_spu_ln_block_8/U1862/ZN (INVD1BWP30P140)     0.05     0.51 r
  u_spu_ln_top/u_spu_ln_block_8/U3030/ZN (MUX2ND0BWP30P140)     0.03     0.55 f
  u_spu_ln_top/u_spu_ln_block_8/U3042/ZN (NR2D0BWP30P140)     0.10     0.65 r
  u_spu_ln_top/u_spu_ln_block_8/U105/Z (AO22D0BWP30P140)     0.04     0.69 r
  u_spu_ln_top/u_spu_ln_block_8/U259/ZN (AOI21D0BWP30P140)     0.02     0.70 f
  u_spu_ln_top/u_spu_ln_block_8/U3154/ZN (MUX2ND0BWP30P140)     0.05     0.75 f
  u_spu_ln_top/u_spu_ln_block_8/U3182/CO (FA1D1BWP30P140)     0.06     0.81 f
  u_spu_ln_top/u_spu_ln_block_8/U3183/CO (FA1D1BWP30P140)     0.04     0.84 f
  u_spu_ln_top/u_spu_ln_block_8/U3184/CO (FA1D1BWP30P140)     0.04     0.88 f
  u_spu_ln_top/u_spu_ln_block_8/U3185/CO (FA1D1BWP30P140)     0.04     0.92 f
  u_spu_ln_top/u_spu_ln_block_8/U3186/CO (FA1D1BWP30P140)     0.04     0.96 f
  u_spu_ln_top/u_spu_ln_block_8/U3187/CO (FA1D1BWP30P140)     0.04     1.00 f
  u_spu_ln_top/u_spu_ln_block_8/U135/CO (FA1OPTCD1BWP30P140)     0.03     1.03 f
  u_spu_ln_top/u_spu_ln_block_8/U3188/CO (FA1D1BWP30P140)     0.04     1.07 f
  u_spu_ln_top/u_spu_ln_block_8/U133/CO (FA1OPTCD1BWP30P140)     0.03     1.09 f
  u_spu_ln_top/u_spu_ln_block_8/U1794/CO (FA1OPTCD1BWP30P140)     0.03     1.12 f
  u_spu_ln_top/u_spu_ln_block_8/U1778/CO (FA1OPTCD1BWP30P140)     0.03     1.15 f
  u_spu_ln_top/u_spu_ln_block_8/U1827/CO (FA1OPTCD1BWP30P140)     0.02     1.18 f
  u_spu_ln_top/u_spu_ln_block_8/U282/ZN (OAI22D0BWP30P140)     0.02     1.20 r
  u_spu_ln_top/u_spu_ln_block_8/U278/ZN (OAI22D0BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_8/U277/ZN (OAI22D0BWP30P140)     0.02     1.24 r
  u_spu_ln_top/u_spu_ln_block_8/U276/ZN (MAOI222D0BWP30P140)     0.03     1.27 f
  u_spu_ln_top/u_spu_ln_block_8/U3173/ZN (MAOI222D0BWP30P140)     0.04     1.31 r
  u_spu_ln_top/u_spu_ln_block_8/U3175/ZN (MAOI222D0BWP30P140)     0.03     1.35 f
  u_spu_ln_top/u_spu_ln_block_8/U1777/ZN (OAI22D1BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_8/U83/ZN (AOI21D0BWP30P140)     0.02     1.39 f
  u_spu_ln_top/u_spu_ln_block_8/U273/ZN (MOAI22D1BWP30P140)     0.02     1.40 r
  u_spu_ln_top/u_spu_ln_block_8/U54/ZN (AOI21D0BWP30P140)     0.02     1.42 f
  u_spu_ln_top/u_spu_ln_block_8/U268/ZN (MOAI22D1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_8/quotient_out_5_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_8/quotient_out_5_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_10/x_square_sum_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/dividend_reg_14__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_10/x_square_sum_reg_17_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_10/x_square_sum_reg_17_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/data0[17] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_5)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1464/ZN (INVD1BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1340/ZN (ND2D1BWP30P140)     0.02     0.11 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1470/ZN (NR2D1BWP30P140)     0.02     0.14 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1339/ZN (ND2OPTIBD2BWP30P140)     0.01     0.15 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U821/ZN (INVD0BWP30P140)     0.01     0.16 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1147/ZN (ND2OPTIBD2BWP30P140)     0.01     0.17 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U444/ZN (XNR2UD1BWP30P140)     0.02     0.19 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U605/ZN (MUX2NOPTD2BWP30P140)     0.03     0.22 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1224/ZN (NR2D0BWP30P140)     0.03     0.24 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U863/ZN (AOI21D1BWP30P140)     0.02     0.26 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1107/ZN (INVD1BWP30P140)     0.01     0.27 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1009/ZN (NR2OPTPAD2BWP30P140)     0.01     0.28 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1110/ZN (INVD1BWP30P140)     0.01     0.29 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U907/ZN (OAI21D2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1108/ZN (NR2OPTPAD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U894/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.33 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U419/ZN (NR2OPTPAD1BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1048/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.36 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U838/ZN (ND2OPTPAD4BWP30P140)     0.01     0.37 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1159/ZN (INVD2BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1158/ZN (ND2OPTIBD2BWP30P140)     0.01     0.39 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U790/ZN (ND2D2BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1011/ZN (ND3OPTPAD2BWP30P140)     0.02     0.42 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U785/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U410/ZN (INVD2BWP30P140)     0.01     0.44 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U408/ZN (ND2OPTIBD2BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U780/ZN (ND2OPTPAD2BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1142/ZN (ND3OPTPAD2BWP30P140)     0.02     0.48 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U404/ZN (ND2OPTIBD2BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U918/ZN (ND2OPTPAD2BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U917/ZN (INVD4BWP30P140)     0.01     0.51 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U898/ZN (ND2OPTPAD4BWP30P140)     0.01     0.52 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U915/ZN (ND2OPTPAD8BWP30P140)     0.01     0.54 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U176/Z (AN2D2BWP30P140)     0.02     0.56 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U774/ZN (AOI21D2BWP30P140)     0.01     0.57 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1004/ZN (AOI21OPTREPBD1BWP30P140)     0.02     0.59 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U888/ZN (ND2OPTIBD4BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U160/ZN (INVD1BWP30P140)     0.01     0.62 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U764/ZN (ND2OPTIBD2BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U761/ZN (NR2OPTPAD1BWP30P140)     0.01     0.64 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1030/ZN (INVD2BWP30P140)     0.01     0.65 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U759/ZN (ND2OPTPAD2BWP30P140)     0.01     0.66 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U140/ZN (NR2D1BWP30P140)     0.01     0.66 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U753/ZN (NR2OPTPAD1BWP30P140)     0.01     0.68 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U127/ZN (ND2D1BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U272/ZN (ND3D2BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1032/ZN (ND3OPTPAD2BWP30P140)     0.01     0.71 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1031/ZN (ND2OPTPAD4BWP30P140)     0.02     0.73 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U878/ZN (ND2OPTPAD16BWP30P140)     0.01     0.74 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U992/ZN (MUX2NOPTD4BWP30P140)     0.02     0.76 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U103/ZN (ND2D3BWP30P140)     0.01     0.78 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U740/ZN (ND2OPTIBD2BWP30P140)     0.01     0.79 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U100/ZN (NR2D2BWP30P140)     0.02     0.81 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U551/ZN (AOI21OPTREPBD1BWP30P140)     0.02     0.82 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U725/ZN (ND2OPTPAD2BWP30P140)     0.01     0.83 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1044/ZN (XNR2OPTND2BWP30P140)     0.02     0.85 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U549/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U921/ZN (AOI22D2BWP30P140)     0.02     0.90 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1036/ZN (OAI21D2BWP30P140)     0.02     0.92 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1035/ZN (AOI21OPTREPBD2BWP30P140)     0.02     0.93 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1034/ZN (ND2OPTIBD6BWP30P140)     0.02     0.95 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U704/ZN (INVD12BWP30P140)     0.01     0.96 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U77/ZN (NR2D1BWP30P140)     0.01     0.97 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U996/ZN (INVD1BWP30P140)     0.01     0.98 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U72/ZN (ND2OPTIBD2BWP30P140)     0.01     0.99 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U66/ZN (INVD0BWP30P140)     0.01     1.01 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U261/ZN (ND2D1BWP30P140)     0.01     1.02 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U678/ZN (OAI21D2BWP30P140)     0.02     1.04 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U909/ZN (NR2OPTIBD6BWP30P140)     0.01     1.06 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U842/ZN (INR2D8BWP30P140)     0.01     1.07 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U53/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U47/ZN (ND2OPTIBD4BWP30P140)     0.02     1.11 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U905/ZN (INVD3BWP30P140)     0.02     1.12 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U968/ZN (OAI21OPTREPBD4BWP30P140)     0.01     1.13 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U663/ZN (AOI21D1BWP30P140)     0.02     1.15 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1137/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.17 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U661/ZN (XNR2OPTND2BWP30P140)     0.02     1.19 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U37/ZN (NR2D1BWP30P140)     0.02     1.21 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U32/ZN (INVD0BWP30P140)     0.01     1.22 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U28/ZN (ND2OPTIBD2BWP30P140)     0.01     1.23 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U253/ZN (ND2OPTPAD2BWP30P140)     0.01     1.25 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1072/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.27 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1071/ZN (AOI21OPTREPBD4BWP30P140)     0.01     1.28 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1070/ZN (ND2OPTPAD8BWP30P140)     0.02     1.30 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U945/ZN (MUX2NOPTD4BWP30P140)     0.02     1.32 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U11/ZN (ND2D3BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U466/ZN (ND2D2BWP30P140)     0.01     1.35 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U464/ZN (ND2OPTPAD2BWP30P140)     0.02     1.36 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U889/ZN (AOI21OPTREPBD2BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U450/ZN (ND2OPTIBD4BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U449/ZN (ND2OPTIBD4BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U446/ZN (ND2OPTIBD4BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1162/ZN (XNR2OPTND4BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/U1161/ZN (NR2OPTPAD2BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/dividend_reg_14__26_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum/dividend_reg_14__26_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[32]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/dividend_reg_14__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  spu_instr[32] (in)                                      0.00       0.10 r
  U1067/ZN (INVD12BWP30P140)                              0.01       0.11 f
  U1097/ZN (NR2OPTPAD2BWP30P140)                          0.01       0.12 r
  U1096/ZN (IND2D2BWP30P140)                              0.01       0.13 f
  U1075/ZN (NR2OPTPAD1BWP30P140)                          0.01       0.14 r
  U1087/ZN (ND3D2BWP30P140)                               0.02       0.16 f
  U1104/ZN (ND3OPTPAD4BWP30P140)                          0.02       0.18 r
  U3264/ZN (INVD12BWP30P140)                              0.01       0.19 f
  u_spu_ln_top/ln_channel_number[8] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.19 f
  u_spu_ln_top/u_spu_ln_block_15/ln_channel_number[8] (spu_ln_block_0)     0.00     0.19 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/data1[8] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_0)     0.00     0.19 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1027/ZN (INVD0BWP30P140)     0.01     0.21 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U786/ZN (INVD0BWP30P140)     0.01     0.22 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U982/ZN (NR3OPTPAD2BWP30P140)     0.01     0.23 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1026/ZN (ND3D2BWP30P140)     0.02     0.25 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U778/ZN (ND2D3BWP30P140)     0.01     0.26 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U876/ZN (ND2OPTIBD4BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U575/ZN (INVD1BWP30P140)     0.01     0.28 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U112/ZN (ND2D1BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U571/ZN (OAI21D2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U570/ZN (ND2OPTPAD2BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U989/ZN (AOI21OPTREPBD2BWP30P140)     0.01     0.34 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U567/ZN (OAI21D2BWP30P140)     0.02     0.35 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U566/ZN (ND2D3BWP30P140)     0.01     0.37 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U854/ZN (NR2OPTPAD2BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U863/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U862/ZN (OAI21D8BWP30P140)     0.02     0.41 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U103/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U767/ZN (ND2OPTIBD8BWP30P140)     0.01     0.44 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U921/ZN (ND2OPTIBD4BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U97/ZN (NR2D1BWP30P140)     0.01     0.47 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U920/ZN (NR2OPTPAD1BWP30P140)     0.01     0.48 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U554/ZN (ND2OPTIBD4BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U761/ZN (ND3OPTPAD4BWP30P140)     0.02     0.51 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U756/ZN (ND2OPTIBD6BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U370/ZN (ND2OPTPAD6BWP30P140)     0.01     0.53 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U369/ZN (INVD3BWP30P140)     0.01     0.54 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U367/ZN (OAI22D1BWP30P140)     0.02     0.56 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1084/ZN (AOI21OPTREPBD2BWP30P140)     0.02     0.58 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U86/ZN (ND2OPTIBD2BWP30P140)     0.02     0.59 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U899/ZN (ND3OPTPAD2BWP30P140)     0.02     0.61 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U898/ZN (ND2D4BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U883/ZN (INVD3BWP30P140)     0.01     0.64 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U740/ZN (ND2OPTPAD6BWP30P140)     0.01     0.65 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U820/ZN (INR2D1BWP30P140)     0.01     0.66 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U180/ZN (NR2OPTPAD1BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U336/ZN (ND2OPTIBD2BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U521/ZN (ND2OPTIBD2BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U331/ZN (INVD1BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U520/ZN (ND2OPTIBD2BWP30P140)     0.01     0.71 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U733/ZN (ND2OPTIBD4BWP30P140)     0.01     0.73 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U732/ZN (XNR2OPTND2BWP30P140)     0.02     0.75 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U869/ZN (MUX2NOPTD4BWP30P140)     0.02     0.77 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U515/ZN (ND2D6BWP30P140)     0.01     0.78 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U65/Z (AN2D2BWP30P140)     0.03     0.81 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U508/ZN (ND2D2BWP30P140)     0.01     0.82 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U922/ZN (OAI21OPTREPBD1BWP30P140)     0.02     0.84 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U504/ZN (XNR2OPTND2BWP30P140)     0.02     0.87 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U314/ZN (MUX2NOPTD2BWP30P140)     0.02     0.89 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U841/ZN (INR2D4BWP30P140)     0.02     0.91 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U837/ZN (IND2D2BWP30P140)     0.02     0.93 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U703/ZN (NR2OPTPAD2BWP30P140)     0.01     0.93 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1267/ZN (ND2OPTPAD4BWP30P140)     0.01     0.94 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U699/ZN (ND2OPTIBD16BWP30P140)     0.02     0.96 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1289/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U32/ZN (INVD1BWP30P140)     0.02     1.01 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U905/ZN (OAI211OPTREPBD2BWP30P140)     0.02     1.03 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U904/ZN (ND3OPTPAD2BWP30P140)     0.02     1.05 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1297/ZN (NR2OPTIBD6BWP30P140)     0.01     1.06 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U464/ZN (NR2OPTD12BWP30P140)     0.02     1.08 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U31/ZN (INVD1BWP30P140)     0.01     1.09 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U981/ZN (OAI21OPTREPBD1BWP30P140)     0.02     1.11 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U830/ZN (INR2D1BWP30P140)     0.01     1.12 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U829/ZN (NR2OPTPAD2BWP30P140)     0.01     1.14 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U826/ZN (OAI21OPTREPBD2BWP30P140)     0.01     1.15 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U650/ZN (NR2D4BWP30P140)     0.02     1.17 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U915/ZN (ND2OPTIBD12BWP30P140)     0.02     1.18 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U446/ZN (INVD6BWP30P140)     0.01     1.19 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1330/ZN (MUX2NOPTD4BWP30P140)     0.02     1.21 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1319/ZN (ND2OPTPAD2BWP30P140)     0.01     1.22 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U436/ZN (ND2OPTIBD2BWP30P140)     0.01     1.24 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U634/ZN (ND2OPTIBD2BWP30P140)     0.01     1.25 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1282/ZN (ND2OPTIBD4BWP30P140)     0.02     1.27 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U428/ZN (ND3D2BWP30P140)     0.01     1.28 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U629/ZN (ND2OPTIBD2BWP30P140)     0.01     1.29 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U627/ZN (XNR2OPTND2BWP30P140)     0.02     1.31 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1214/ZN (MUX2NOPTD4BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U415/ZN (INVD1BWP30P140)     0.02     1.35 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U275/ZN (ND2D2BWP30P140)     0.01     1.36 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U273/ZN (INVD2BWP30P140)     0.01     1.37 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1022/ZN (NR2OPTPAD2BWP30P140)     0.01     1.38 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U608/ZN (INVD0BWP30P140)     0.01     1.39 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1087/ZN (NR2D1BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1064/ZN (ND2OPTPAD2BWP30P140)     0.01     1.42 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U601/ZN (XNR2UD1BWP30P140)     0.01     1.43 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U598/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/dividend_reg_14__26_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/dividend_reg_14__26_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_15/u_mean_x_sum/div_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_15/quotient_out_4_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_sum/div_data_out_reg_1_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_sum/div_data_out_reg_1_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_sum/div_data_out[1] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_0)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_15/U1648/ZN (INVD1BWP30P140)     0.03     0.11 r
  u_spu_ln_top/u_spu_ln_block_15/U297/CO (HA1D0BWP30P140)     0.03     0.15 r
  u_spu_ln_top/u_spu_ln_block_15/U139/CO (FA1D1BWP30P140)     0.03     0.18 r
  u_spu_ln_top/u_spu_ln_block_15/U1288/CO (FA1D1BWP30P140)     0.03     0.22 r
  u_spu_ln_top/u_spu_ln_block_15/U344/CO (FA1D0BWP30P140)     0.05     0.27 r
  u_spu_ln_top/u_spu_ln_block_15/U2752/S (FA1D1BWP30P140)     0.09     0.36 f
  u_spu_ln_top/u_spu_ln_block_15/U2753/ZN (INVD1BWP30P140)     0.06     0.42 r
  u_spu_ln_top/u_spu_ln_block_15/U2790/ZN (MUX2ND0BWP30P140)     0.03     0.45 f
  u_spu_ln_top/u_spu_ln_block_15/U2803/ZN (NR2D0BWP30P140)     0.10     0.55 r
  u_spu_ln_top/u_spu_ln_block_15/U1758/Z (AO22D0BWP30P140)     0.05     0.60 r
  u_spu_ln_top/u_spu_ln_block_15/U684/ZN (AOI221D0BWP30P140)     0.02     0.62 f
  u_spu_ln_top/u_spu_ln_block_15/U2859/ZN (MUX2ND0BWP30P140)     0.05     0.67 f
  u_spu_ln_top/u_spu_ln_block_15/U1292/CO (HA1D0BWP30P140)     0.04     0.70 f
  u_spu_ln_top/u_spu_ln_block_15/U2871/CO (FA1D1BWP30P140)     0.05     0.75 f
  u_spu_ln_top/u_spu_ln_block_15/U486/S (FA1D0BWP30P140)     0.08     0.83 r
  u_spu_ln_top/u_spu_ln_block_15/U2872/S (FA1D1BWP30P140)     0.07     0.90 f
  u_spu_ln_top/u_spu_ln_block_15/U2917/CO (FA1D1BWP30P140)     0.05     0.95 f
  u_spu_ln_top/u_spu_ln_block_15/U2918/CO (FA1D1BWP30P140)     0.04     0.99 f
  u_spu_ln_top/u_spu_ln_block_15/U1692/CO (FA1OPTCD1BWP30P140)     0.03     1.01 f
  u_spu_ln_top/u_spu_ln_block_15/U2919/CO (FA1D1BWP30P140)     0.04     1.05 f
  u_spu_ln_top/u_spu_ln_block_15/U97/CO (FA1OPTCD1BWP30P140)     0.03     1.08 f
  u_spu_ln_top/u_spu_ln_block_15/U74/CO (FA1OPTCD1BWP30P140)     0.03     1.11 f
  u_spu_ln_top/u_spu_ln_block_15/U3/CO (FA1OPTCD1BWP30P140)     0.03     1.14 f
  u_spu_ln_top/u_spu_ln_block_15/U1707/CO (FA1OPTCD2BWP30P140)     0.02     1.17 f
  u_spu_ln_top/u_spu_ln_block_15/U1713/CO (FA1OPTCD1BWP30P140)     0.02     1.19 f
  u_spu_ln_top/u_spu_ln_block_15/U245/ZN (OAI22D0BWP30P140)     0.02     1.21 r
  u_spu_ln_top/u_spu_ln_block_15/U2900/ZN (MAOI222D0BWP30P140)     0.03     1.24 f
  u_spu_ln_top/u_spu_ln_block_15/U1674/ZN (OAI22D0BWP30P140)     0.02     1.26 r
  u_spu_ln_top/u_spu_ln_block_15/U256/ZN (AOI21D0BWP30P140)     0.02     1.28 f
  u_spu_ln_top/u_spu_ln_block_15/U52/ZN (OAI22D0BWP30P140)     0.02     1.30 r
  u_spu_ln_top/u_spu_ln_block_15/U251/ZN (OAI21D0BWP30P140)     0.02     1.32 f
  u_spu_ln_top/u_spu_ln_block_15/U247/ZN (MOAI22D1BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_15/U147/ZN (OAI22D0BWP30P140)     0.02     1.36 f
  u_spu_ln_top/u_spu_ln_block_15/U1671/ZN (OAI22D1BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_15/U2908/ZN (MAOI222D1BWP30P140)     0.03     1.40 f
  u_spu_ln_top/u_spu_ln_block_15/U2909/ZN (MAOI222D1BWP30P140)     0.03     1.44 r
  u_spu_ln_top/u_spu_ln_block_15/quotient_out_4_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_15/quotient_out_4_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_7/EUOut_A3_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U13/ZN (INVD4BWP30P140)                    0.01       0.13 f
  u_spu_sm_top/u_spu_sm_block_7/sm_input_scale[1] (spu_sm_block_8)     0.00     0.13 f
  u_spu_sm_top/u_spu_sm_block_7/U54/ZN (INVD3BWP30P140)     0.02     0.14 r
  u_spu_sm_top/u_spu_sm_block_7/U37/ZN (INVD3BWP30P140)     0.02     0.16 f
  u_spu_sm_top/u_spu_sm_block_7/U91/ZN (INR2D4BWP30P140)     0.03     0.20 f
  u_spu_sm_top/u_spu_sm_block_7/U143/ZN (INVD2BWP30P140)     0.02     0.21 r
  u_spu_sm_top/u_spu_sm_block_7/U484/ZN (NR3D0BWP30P140)     0.02     0.23 f
  u_spu_sm_top/u_spu_sm_block_7/U485/ZN (INR2D1BWP30P140)     0.04     0.27 f
  u_spu_sm_top/u_spu_sm_block_7/U139/ZN (INVD2BWP30P140)     0.01     0.28 r
  u_spu_sm_top/u_spu_sm_block_7/U138/ZN (OAI22OPTPBD2BWP30P140)     0.04     0.33 f
  u_spu_sm_top/u_spu_sm_block_7/U658/CO (FA1D1BWP30P140)     0.06     0.39 f
  u_spu_sm_top/u_spu_sm_block_7/U663/CO (FA1D1BWP30P140)     0.04     0.43 f
  u_spu_sm_top/u_spu_sm_block_7/U665/CO (FA1D1BWP30P140)     0.04     0.47 f
  u_spu_sm_top/u_spu_sm_block_7/U667/CO (FA1D1BWP30P140)     0.04     0.51 f
  u_spu_sm_top/u_spu_sm_block_7/U44/ZN (IOA21D1BWP30P140)     0.01     0.52 r
  u_spu_sm_top/u_spu_sm_block_7/U31/ZN (ND2D1BWP30P140)     0.02     0.53 f
  u_spu_sm_top/u_spu_sm_block_7/U671/S (FA1D1BWP30P140)     0.08     0.61 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/dataIn[6] (spu_sm_expu_140)     0.00     0.61 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/dataIn[6] (spu_sm_expu_mul_140)     0.00     0.61 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/U5/ZN (INVD0BWP30P140)     0.03     0.64 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/U20/S (FA1D0BWP30P140)     0.08     0.72 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/U25/CO (FA1D0BWP30P140)     0.05     0.78 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/U46/CO (FA1D1BWP30P140)     0.04     0.82 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/U16/CO (FA1D0BWP30P140)     0.05     0.87 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/U17/CO (FA1D0BWP30P140)     0.05     0.92 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/U18/CO (FA1D0BWP30P140)     0.05     0.97 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/U21/CO (FA1D0BWP30P140)     0.05     1.02 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/U47/CO (FA1D1BWP30P140)     0.04     1.06 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/U48/CO (FA1D1BWP30P140)     0.04     1.09 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/U49/CO (FA1D1BWP30P140)     0.04     1.13 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.04     1.17 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.04     1.21 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.25 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/U53/CO (FA1D1BWP30P140)     0.04     1.28 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/U45/Z (XOR2UD1BWP30P140)     0.03     1.31 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_140)     0.00     1.31 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/U5/ZN (NR3D0BWP30P140)     0.03     1.34 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/U4/ZN (ND2OPTIBD2BWP30P140)     0.03     1.36 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/U3/ZN (NR2D0BWP30P140)     0.03     1.39 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/U14/ZN (AOI22D0BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/U13/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/dataOut[2] (spu_sm_expu_140)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_7/EUOut_A3_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_7/EUOut_A3_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_7/EUOut_A4_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U13/ZN (INVD4BWP30P140)                    0.01       0.13 f
  u_spu_sm_top/u_spu_sm_block_7/sm_input_scale[1] (spu_sm_block_8)     0.00     0.13 f
  u_spu_sm_top/u_spu_sm_block_7/U54/ZN (INVD3BWP30P140)     0.02     0.14 r
  u_spu_sm_top/u_spu_sm_block_7/U37/ZN (INVD3BWP30P140)     0.02     0.16 f
  u_spu_sm_top/u_spu_sm_block_7/U91/ZN (INR2D4BWP30P140)     0.03     0.20 f
  u_spu_sm_top/u_spu_sm_block_7/U143/ZN (INVD2BWP30P140)     0.02     0.21 r
  u_spu_sm_top/u_spu_sm_block_7/U484/ZN (NR3D0BWP30P140)     0.02     0.23 f
  u_spu_sm_top/u_spu_sm_block_7/U485/ZN (INR2D1BWP30P140)     0.04     0.27 f
  u_spu_sm_top/u_spu_sm_block_7/U139/ZN (INVD2BWP30P140)     0.01     0.28 r
  u_spu_sm_top/u_spu_sm_block_7/U138/ZN (OAI22OPTPBD2BWP30P140)     0.04     0.33 f
  u_spu_sm_top/u_spu_sm_block_7/U708/CO (FA1D1BWP30P140)     0.06     0.39 f
  u_spu_sm_top/u_spu_sm_block_7/U713/CO (FA1D1BWP30P140)     0.04     0.43 f
  u_spu_sm_top/u_spu_sm_block_7/U715/CO (FA1D1BWP30P140)     0.04     0.47 f
  u_spu_sm_top/u_spu_sm_block_7/U717/CO (FA1D1BWP30P140)     0.04     0.51 f
  u_spu_sm_top/u_spu_sm_block_7/U96/ZN (IOA21D1BWP30P140)     0.01     0.52 r
  u_spu_sm_top/u_spu_sm_block_7/U32/ZN (ND2D1BWP30P140)     0.02     0.53 f
  u_spu_sm_top/u_spu_sm_block_7/U721/S (FA1D1BWP30P140)     0.08     0.61 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/dataIn[6] (spu_sm_expu_139)     0.00     0.61 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/dataIn[6] (spu_sm_expu_mul_139)     0.00     0.61 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U5/ZN (INVD0BWP30P140)     0.03     0.64 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U18/S (FA1D0BWP30P140)     0.08     0.72 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U23/CO (FA1D0BWP30P140)     0.05     0.78 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U46/CO (FA1D1BWP30P140)     0.04     0.82 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U14/CO (FA1D0BWP30P140)     0.05     0.87 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U15/CO (FA1D0BWP30P140)     0.05     0.92 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U16/CO (FA1D0BWP30P140)     0.05     0.97 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U19/CO (FA1D0BWP30P140)     0.05     1.02 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U47/CO (FA1D1BWP30P140)     0.04     1.06 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U48/CO (FA1D1BWP30P140)     0.04     1.09 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U49/CO (FA1D1BWP30P140)     0.04     1.13 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.04     1.17 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.04     1.21 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.25 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U53/CO (FA1D1BWP30P140)     0.04     1.28 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/U45/Z (XOR2UD1BWP30P140)     0.03     1.31 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_139)     0.00     1.31 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/U5/ZN (NR3D0BWP30P140)     0.03     1.34 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/U4/ZN (ND2OPTIBD2BWP30P140)     0.03     1.36 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/U3/ZN (NR2D0BWP30P140)     0.03     1.39 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/U14/ZN (AOI22D0BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/U13/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/dataOut[2] (spu_sm_expu_139)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_7/EUOut_A4_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_7/EUOut_A4_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[32]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/dividend_reg_14__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  spu_instr[32] (in)                                      0.00       0.10 r
  U1067/ZN (INVD12BWP30P140)                              0.01       0.11 f
  U1097/ZN (NR2OPTPAD2BWP30P140)                          0.01       0.12 r
  U1096/ZN (IND2D2BWP30P140)                              0.01       0.13 f
  U1075/ZN (NR2OPTPAD1BWP30P140)                          0.01       0.14 r
  U1087/ZN (ND3D2BWP30P140)                               0.02       0.16 f
  U1104/ZN (ND3OPTPAD4BWP30P140)                          0.02       0.18 r
  U3264/ZN (INVD12BWP30P140)                              0.01       0.19 f
  u_spu_ln_top/ln_channel_number[8] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.19 f
  u_spu_ln_top/u_spu_ln_block_15/ln_channel_number[8] (spu_ln_block_0)     0.00     0.19 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/data1[8] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_0)     0.00     0.19 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1027/ZN (INVD0BWP30P140)     0.01     0.21 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U786/ZN (INVD0BWP30P140)     0.01     0.22 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U982/ZN (NR3OPTPAD2BWP30P140)     0.01     0.23 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1026/ZN (ND3D2BWP30P140)     0.02     0.25 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U778/ZN (ND2D3BWP30P140)     0.01     0.26 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U876/ZN (ND2OPTIBD4BWP30P140)     0.01     0.27 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U575/ZN (INVD1BWP30P140)     0.01     0.28 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U112/ZN (ND2D1BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U571/ZN (OAI21D2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U570/ZN (ND2OPTPAD2BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U989/ZN (AOI21OPTREPBD2BWP30P140)     0.01     0.34 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U567/ZN (OAI21D2BWP30P140)     0.02     0.35 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U566/ZN (ND2D3BWP30P140)     0.01     0.37 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U854/ZN (NR2OPTPAD2BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U863/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U862/ZN (OAI21D8BWP30P140)     0.02     0.41 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U103/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U767/ZN (ND2OPTIBD8BWP30P140)     0.01     0.44 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U921/ZN (ND2OPTIBD4BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U97/ZN (NR2D1BWP30P140)     0.01     0.47 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U920/ZN (NR2OPTPAD1BWP30P140)     0.01     0.48 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U554/ZN (ND2OPTIBD4BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U761/ZN (ND3OPTPAD4BWP30P140)     0.02     0.51 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U756/ZN (ND2OPTIBD6BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U370/ZN (ND2OPTPAD6BWP30P140)     0.01     0.53 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U369/ZN (INVD3BWP30P140)     0.01     0.54 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U367/ZN (OAI22D1BWP30P140)     0.02     0.56 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1084/ZN (AOI21OPTREPBD2BWP30P140)     0.02     0.58 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U86/ZN (ND2OPTIBD2BWP30P140)     0.02     0.59 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U899/ZN (ND3OPTPAD2BWP30P140)     0.02     0.61 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U898/ZN (ND2D4BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U883/ZN (INVD3BWP30P140)     0.01     0.64 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U740/ZN (ND2OPTPAD6BWP30P140)     0.01     0.65 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U820/ZN (INR2D1BWP30P140)     0.01     0.66 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U180/ZN (NR2OPTPAD1BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U336/ZN (ND2OPTIBD2BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U521/ZN (ND2OPTIBD2BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U331/ZN (INVD1BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U520/ZN (ND2OPTIBD2BWP30P140)     0.01     0.71 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U733/ZN (ND2OPTIBD4BWP30P140)     0.01     0.73 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U732/ZN (XNR2OPTND2BWP30P140)     0.02     0.75 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U869/ZN (MUX2NOPTD4BWP30P140)     0.02     0.77 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U515/ZN (ND2D6BWP30P140)     0.01     0.78 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U65/Z (AN2D2BWP30P140)     0.03     0.81 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U508/ZN (ND2D2BWP30P140)     0.01     0.82 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U922/ZN (OAI21OPTREPBD1BWP30P140)     0.02     0.84 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U504/ZN (XNR2OPTND2BWP30P140)     0.02     0.87 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U314/ZN (MUX2NOPTD2BWP30P140)     0.02     0.89 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U841/ZN (INR2D4BWP30P140)     0.02     0.91 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U837/ZN (IND2D2BWP30P140)     0.02     0.93 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U703/ZN (NR2OPTPAD2BWP30P140)     0.01     0.93 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1267/ZN (ND2OPTPAD4BWP30P140)     0.01     0.94 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U699/ZN (ND2OPTIBD16BWP30P140)     0.02     0.96 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1289/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U32/ZN (INVD1BWP30P140)     0.02     1.01 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U905/ZN (OAI211OPTREPBD2BWP30P140)     0.02     1.03 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U904/ZN (ND3OPTPAD2BWP30P140)     0.02     1.05 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1297/ZN (NR2OPTIBD6BWP30P140)     0.01     1.06 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U464/ZN (NR2OPTD12BWP30P140)     0.02     1.08 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U31/ZN (INVD1BWP30P140)     0.01     1.09 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U981/ZN (OAI21OPTREPBD1BWP30P140)     0.02     1.11 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U830/ZN (INR2D1BWP30P140)     0.01     1.12 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U829/ZN (NR2OPTPAD2BWP30P140)     0.01     1.14 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U826/ZN (OAI21OPTREPBD2BWP30P140)     0.01     1.15 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U650/ZN (NR2D4BWP30P140)     0.02     1.17 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U915/ZN (ND2OPTIBD12BWP30P140)     0.02     1.18 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U446/ZN (INVD6BWP30P140)     0.01     1.19 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1330/ZN (MUX2NOPTD4BWP30P140)     0.02     1.21 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1319/ZN (ND2OPTPAD2BWP30P140)     0.01     1.22 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U436/ZN (ND2OPTIBD2BWP30P140)     0.01     1.24 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U634/ZN (ND2OPTIBD2BWP30P140)     0.01     1.25 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1282/ZN (ND2OPTIBD4BWP30P140)     0.02     1.27 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U892/ZN (ND3OPTPAD2BWP30P140)     0.01     1.28 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U891/ZN (ND2OPTIBD4BWP30P140)     0.01     1.29 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1292/ZN (XNR2OPTND2BWP30P140)     0.02     1.31 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U11/ZN (MUX2NOPTD2BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U419/ZN (ND2OPTIBD2BWP30P140)     0.02     1.35 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1106/ZN (ND3OPTPAD2BWP30P140)     0.01     1.37 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U144/ZN (NR2D1BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U1069/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.40 f
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U272/ZN (ND2OPTIBD6BWP30P140)     0.02     1.42 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/U150/ZN (MUX2NUD1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/dividend_reg_14__15_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum/dividend_reg_14__15_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_14/quotient_out_2_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out_reg_0_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out_reg_0_/Q (DFCNQD1BWP30P140)     0.08     0.08 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out[0] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_1)     0.00     0.08 r
  u_spu_ln_top/u_spu_ln_block_14/U209/ZN (INVD2BWP30P140)     0.03     0.11 f
  u_spu_ln_top/u_spu_ln_block_14/U2511/CO (HA1D1BWP30P140)     0.03     0.14 f
  u_spu_ln_top/u_spu_ln_block_14/U1412/CO (FA1D1BWP30P140)     0.04     0.18 f
  u_spu_ln_top/u_spu_ln_block_14/U2485/CO (FA1D1BWP30P140)     0.04     0.21 f
  u_spu_ln_top/u_spu_ln_block_14/U2483/CO (FA1D1BWP30P140)     0.04     0.25 f
  u_spu_ln_top/u_spu_ln_block_14/U16/S (FA1D2BWP30P140)     0.10     0.35 r
  u_spu_ln_top/u_spu_ln_block_14/U1701/ZN (INVD2BWP30P140)     0.03     0.38 f
  u_spu_ln_top/u_spu_ln_block_14/U2484/ZN (MUX2ND0BWP30P140)     0.04     0.42 r
  u_spu_ln_top/u_spu_ln_block_14/U2489/ZN (INR2D1BWP30P140)     0.07     0.49 r
  u_spu_ln_top/u_spu_ln_block_14/U883/ZN (AOI222D0BWP30P140)     0.04     0.54 f
  u_spu_ln_top/u_spu_ln_block_14/U2591/ZN (MUX2ND0BWP30P140)     0.05     0.59 f
  u_spu_ln_top/u_spu_ln_block_14/U2613/CO (FA1D1BWP30P140)     0.06     0.64 f
  u_spu_ln_top/u_spu_ln_block_14/U1541/CO (FA1D0BWP30P140)     0.05     0.69 f
  u_spu_ln_top/u_spu_ln_block_14/U2614/CO (FA1D1BWP30P140)     0.05     0.74 f
  u_spu_ln_top/u_spu_ln_block_14/U2615/CO (FA1D1BWP30P140)     0.04     0.78 f
  u_spu_ln_top/u_spu_ln_block_14/U1542/CO (FA1D0BWP30P140)     0.05     0.83 f
  u_spu_ln_top/u_spu_ln_block_14/U1544/CO (FA1D1BWP30P140)     0.04     0.87 f
  u_spu_ln_top/u_spu_ln_block_14/U54/CO (FA1D2BWP30P140)     0.04     0.91 f
  u_spu_ln_top/u_spu_ln_block_14/U53/CO (FA1OPTCD1BWP30P140)     0.03     0.94 f
  u_spu_ln_top/u_spu_ln_block_14/U1630/CO (FA1OPTCD1BWP30P140)     0.03     0.96 f
  u_spu_ln_top/u_spu_ln_block_14/U2616/CO (FA1D1BWP30P140)     0.04     1.00 f
  u_spu_ln_top/u_spu_ln_block_14/U2617/CO (FA1D1BWP30P140)     0.04     1.04 f
  u_spu_ln_top/u_spu_ln_block_14/U2618/CO (FA1D1BWP30P140)     0.04     1.08 f
  u_spu_ln_top/u_spu_ln_block_14/U2619/CO (FA1D1BWP30P140)     0.04     1.12 f
  u_spu_ln_top/u_spu_ln_block_14/U2620/CO (FA1D1BWP30P140)     0.04     1.16 f
  u_spu_ln_top/u_spu_ln_block_14/U1773/CO (FA1OPTCD1BWP30P140)     0.02     1.18 f
  u_spu_ln_top/u_spu_ln_block_14/U1611/ZN (OAI22D0BWP30P140)     0.02     1.20 r
  u_spu_ln_top/u_spu_ln_block_14/U314/ZN (OAI22D0BWP30P140)     0.02     1.22 f
  u_spu_ln_top/u_spu_ln_block_14/U313/ZN (OAI22D1BWP30P140)     0.02     1.24 r
  u_spu_ln_top/u_spu_ln_block_14/U309/ZN (OAI22D1BWP30P140)     0.02     1.26 f
  u_spu_ln_top/u_spu_ln_block_14/U308/ZN (OAI22D1BWP30P140)     0.02     1.28 r
  u_spu_ln_top/u_spu_ln_block_14/U2604/ZN (MAOI222D1BWP30P140)     0.03     1.30 f
  u_spu_ln_top/u_spu_ln_block_14/U2605/ZN (MAOI222D1BWP30P140)     0.03     1.34 r
  u_spu_ln_top/u_spu_ln_block_14/U34/ZN (OAI22D0BWP30P140)     0.02     1.36 f
  u_spu_ln_top/u_spu_ln_block_14/U1612/ZN (OAI22D1BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_14/U2609/ZN (MAOI222D1BWP30P140)     0.03     1.41 f
  u_spu_ln_top/u_spu_ln_block_14/U2610/ZN (MAOI222D1BWP30P140)     0.03     1.44 r
  u_spu_ln_top/u_spu_ln_block_14/quotient_out_2_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_14/quotient_out_2_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_5/u_mean_x_sum/div_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_5/quotient_out_0_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_5/u_mean_x_sum/div_data_out_reg_1_/CP (DFCNQD4BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_5/u_mean_x_sum/div_data_out_reg_1_/Q (DFCNQD4BWP30P140)     0.07     0.07 f
  u_spu_ln_top/u_spu_ln_block_5/u_mean_x_sum/div_data_out[1] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_10)     0.00     0.07 f
  u_spu_ln_top/u_spu_ln_block_5/U3488/ZN (INVD0BWP30P140)     0.03     0.10 r
  u_spu_ln_top/u_spu_ln_block_5/U2343/CO (HA1D1BWP30P140)     0.03     0.13 r
  u_spu_ln_top/u_spu_ln_block_5/U2280/CO (FA1D1BWP30P140)     0.03     0.16 r
  u_spu_ln_top/u_spu_ln_block_5/U1911/CO (FA1OPTCD1BWP30P140)     0.03     0.19 r
  u_spu_ln_top/u_spu_ln_block_5/U733/CO (FA1D0BWP30P140)     0.05     0.24 r
  u_spu_ln_top/u_spu_ln_block_5/U2278/S (FA1D1BWP30P140)     0.09     0.34 f
  u_spu_ln_top/u_spu_ln_block_5/U2279/ZN (INVD0BWP30P140)     0.10     0.43 r
  u_spu_ln_top/u_spu_ln_block_5/U2319/ZN (MUX2ND0BWP30P140)     0.04     0.47 f
  u_spu_ln_top/u_spu_ln_block_5/U1763/ZN (NR2D0BWP30P140)     0.10     0.58 r
  u_spu_ln_top/u_spu_ln_block_5/U1944/Z (AO22D0BWP30P140)     0.05     0.62 r
  u_spu_ln_top/u_spu_ln_block_5/U1019/ZN (AOI221D0BWP30P140)     0.02     0.64 f
  u_spu_ln_top/u_spu_ln_block_5/U2393/ZN (MUX2ND0BWP30P140)     0.05     0.69 f
  u_spu_ln_top/u_spu_ln_block_5/U1563/CO (HA1D0BWP30P140)     0.04     0.73 f
  u_spu_ln_top/u_spu_ln_block_5/U2404/CO (FA1D1BWP30P140)     0.05     0.77 f
  u_spu_ln_top/u_spu_ln_block_5/U8/S (FA1D1BWP30P140)     0.07       0.84 r
  u_spu_ln_top/u_spu_ln_block_5/U7/CO (FA1D1BWP30P140)     0.04      0.88 r
  u_spu_ln_top/u_spu_ln_block_5/U2399/S (FA1D1BWP30P140)     0.07     0.94 f
  u_spu_ln_top/u_spu_ln_block_5/U140/CO (FA1OPTCD1BWP30P140)     0.04     0.99 f
  u_spu_ln_top/u_spu_ln_block_5/U2447/CO (FA1D1BWP30P140)     0.04     1.03 f
  u_spu_ln_top/u_spu_ln_block_5/U2448/CO (FA1D1BWP30P140)     0.04     1.07 f
  u_spu_ln_top/u_spu_ln_block_5/U1913/CO (FA1OPTCD1BWP30P140)     0.03     1.09 f
  u_spu_ln_top/u_spu_ln_block_5/U2449/CO (FA1D1BWP30P140)     0.04     1.13 f
  u_spu_ln_top/u_spu_ln_block_5/U1921/CO (FA1OPTCD2BWP30P140)     0.02     1.16 f
  u_spu_ln_top/u_spu_ln_block_5/U1920/CO (FA1OPTCD2BWP30P140)     0.02     1.18 f
  u_spu_ln_top/u_spu_ln_block_5/U1962/CO (FA1OPTCD1BWP30P140)     0.02     1.20 f
  u_spu_ln_top/u_spu_ln_block_5/U286/ZN (NR2D0BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_5/U284/ZN (NR2D0BWP30P140)     0.01     1.23 f
  u_spu_ln_top/u_spu_ln_block_5/U280/ZN (OAI22D0BWP30P140)     0.02     1.25 r
  u_spu_ln_top/u_spu_ln_block_5/U2433/ZN (MAOI222D0BWP30P140)     0.03     1.28 f
  u_spu_ln_top/u_spu_ln_block_5/U2434/ZN (MAOI222D0BWP30P140)     0.04     1.32 r
  u_spu_ln_top/u_spu_ln_block_5/U278/ZN (IND2D1BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_5/U276/ZN (AOI21D1BWP30P140)     0.01     1.36 f
  u_spu_ln_top/u_spu_ln_block_5/U272/ZN (OAI22D1BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_5/U1893/ZN (MAOI222D1BWP30P140)     0.03     1.40 f
  u_spu_ln_top/u_spu_ln_block_5/U2440/ZN (MAOI222D0BWP30P140)     0.04     1.44 r
  u_spu_ln_top/u_spu_ln_block_5/quotient_out_0_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_5/quotient_out_0_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_14/quotient_out_0_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out_reg_1_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out_reg_1_/Q (DFCNQD1BWP30P140)     0.08     0.08 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum/div_data_out[1] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_1)     0.00     0.08 r
  u_spu_ln_top/u_spu_ln_block_14/U2257/ZN (INVD1BWP30P140)     0.03     0.11 f
  u_spu_ln_top/u_spu_ln_block_14/U2159/CO (HA1D1BWP30P140)     0.03     0.14 f
  u_spu_ln_top/u_spu_ln_block_14/U2091/CO (FA1D1BWP30P140)     0.04     0.17 f
  u_spu_ln_top/u_spu_ln_block_14/U2134/CO (FA1D1BWP30P140)     0.04     0.21 f
  u_spu_ln_top/u_spu_ln_block_14/U2132/CO (FA1D1BWP30P140)     0.04     0.25 f
  u_spu_ln_top/u_spu_ln_block_14/U1464/S (FA1D1BWP30P140)     0.10     0.35 r
  u_spu_ln_top/u_spu_ln_block_14/U1700/ZN (INVD2BWP30P140)     0.04     0.39 f
  u_spu_ln_top/u_spu_ln_block_14/U2133/ZN (MUX2ND0BWP30P140)     0.04     0.43 r
  u_spu_ln_top/u_spu_ln_block_14/U2139/ZN (INR2D1BWP30P140)     0.07     0.50 r
  u_spu_ln_top/u_spu_ln_block_14/U1551/ZN (AOI222D0BWP30P140)     0.04     0.54 f
  u_spu_ln_top/u_spu_ln_block_14/U2237/ZN (MUX2ND0BWP30P140)     0.05     0.59 f
  u_spu_ln_top/u_spu_ln_block_14/U1550/CO (FA1D0BWP30P140)     0.06     0.65 f
  u_spu_ln_top/u_spu_ln_block_14/U2254/CO (FA1D1BWP30P140)     0.04     0.70 f
  u_spu_ln_top/u_spu_ln_block_14/U2255/CO (FA1D1BWP30P140)     0.05     0.74 f
  u_spu_ln_top/u_spu_ln_block_14/U1621/CO (FA1OPTCD1BWP30P140)     0.03     0.77 f
  u_spu_ln_top/u_spu_ln_block_14/U1552/CO (FA1D0BWP30P140)     0.05     0.82 f
  u_spu_ln_top/u_spu_ln_block_14/U5/CO (FA1D1BWP30P140)     0.04     0.86 f
  u_spu_ln_top/u_spu_ln_block_14/U1554/CO (FA1D0BWP30P140)     0.05     0.91 f
  u_spu_ln_top/u_spu_ln_block_14/U1555/CO (FA1D0BWP30P140)     0.05     0.96 f
  u_spu_ln_top/u_spu_ln_block_14/U1556/CO (FA1D0BWP30P140)     0.05     1.01 f
  u_spu_ln_top/u_spu_ln_block_14/U1557/CO (FA1D0BWP30P140)     0.05     1.06 f
  u_spu_ln_top/u_spu_ln_block_14/U353/CO (FA1OPTCD1BWP30P140)     0.03     1.09 f
  u_spu_ln_top/u_spu_ln_block_14/U1558/CO (FA1D1BWP30P140)     0.04     1.13 f
  u_spu_ln_top/u_spu_ln_block_14/U1559/CO (FA1D1BWP30P140)     0.04     1.16 f
  u_spu_ln_top/u_spu_ln_block_14/U1560/CO (FA1D1BWP30P140)     0.04     1.20 f
  u_spu_ln_top/u_spu_ln_block_14/U1561/CO (FA1OPTCD1BWP30P140)     0.02     1.23 f
  u_spu_ln_top/u_spu_ln_block_14/U215/ZN (OAI22D1BWP30P140)     0.01     1.24 r
  u_spu_ln_top/u_spu_ln_block_14/U213/ZN (AOI21D0BWP30P140)     0.02     1.26 f
  u_spu_ln_top/u_spu_ln_block_14/U212/ZN (OAI22D1BWP30P140)     0.02     1.28 r
  u_spu_ln_top/u_spu_ln_block_14/U1606/ZN (MAOI222D1BWP30P140)     0.03     1.31 f
  u_spu_ln_top/u_spu_ln_block_14/U349/ZN (OAI22D1BWP30P140)     0.02     1.33 r
  u_spu_ln_top/u_spu_ln_block_14/U345/ZN (OAI22D1BWP30P140)     0.02     1.35 f
  u_spu_ln_top/u_spu_ln_block_14/U344/ZN (OAI22D1BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_14/U223/ZN (OAI22D1BWP30P140)     0.02     1.39 f
  u_spu_ln_top/u_spu_ln_block_14/U221/ZN (MOAI22D1BWP30P140)     0.02     1.40 r
  u_spu_ln_top/u_spu_ln_block_14/U218/ZN (OAI21D1BWP30P140)     0.02     1.42 f
  u_spu_ln_top/u_spu_ln_block_14/U217/ZN (OAI21D1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_14/quotient_out_0_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_14/quotient_out_0_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_2/x_square_sum_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/dividend_reg_14__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_2/x_square_sum_reg_1_/CP (DFCNQD2BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_2/x_square_sum_reg_1_/Q (DFCNQD2BWP30P140)     0.08     0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/data0[1] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_13)     0.00     0.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1513/ZN (INVD0BWP30P140)     0.01     0.10 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U526/ZN (ND2D1BWP30P140)     0.01     0.11 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U524/ZN (NR2D1BWP30P140)     0.02     0.13 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U522/ZN (ND2D1BWP30P140)     0.02     0.15 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1430/ZN (NR2OPTPAD2BWP30P140)     0.02     0.16 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U625/ZN (ND2D0BWP30P140)     0.02     0.18 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U817/ZN (XNR2UD0BWP30P140)     0.02     0.21 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U815/ZN (MUX2NOPTD2BWP30P140)     0.03     0.23 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U337/ZN (INR2D1BWP30P140)     0.02     0.25 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1322/ZN (INVD0BWP30P140)     0.01     0.26 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U325/Z (AO21D1BWP30P140)     0.03     0.29 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U321/ZN (NR2OPTPAD1BWP30P140)     0.02     0.31 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U842/ZN (NR2OPTPAD2BWP30P140)     0.01     0.32 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U491/ZN (AOI21OPTREPBD2BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U839/ZN (ND2OPTPAD2BWP30P140)     0.02     0.35 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U290/ZN (ND2OPTPAD2BWP30P140)     0.02     0.37 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U488/ZN (NR2OPTPAD2BWP30P140)     0.01     0.38 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U838/ZN (XNR2OPTND4BWP30P140)     0.02     0.40 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U837/ZN (OAI21D6BWP30P140)     0.02     0.41 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U938/ZN (ND2OPTIBD4BWP30P140)     0.01     0.43 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U253/ZN (ND2OPTPAD6BWP30P140)     0.01     0.44 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U478/ZN (ND2OPTPAD4BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1011/ZN (ND2OPTIBD2BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U791/ZN (INR2D4BWP30P140)     0.02     0.48 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U97/ZN (INVD1BWP30P140)     0.01     0.49 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U96/ZN (ND2D1BWP30P140)     0.01     0.50 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U230/ZN (ND2D1BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U784/ZN (AOI21D2BWP30P140)     0.02     0.53 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U876/ZN (ND2OPTIBD4BWP30P140)     0.01     0.54 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U875/ZN (XNR2OPTND4BWP30P140)     0.02     0.56 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U87/ZN (ND2D2BWP30P140)     0.01     0.57 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U886/ZN (INVD2BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1557/ZN (INVD0BWP30P140)     0.01     0.59 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1241/ZN (ND2D1BWP30P140)     0.01     0.61 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U209/Z (XOR2UD1BWP30P140)     0.04     0.64 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U872/ZN (MUX2NOPTD2BWP30P140)     0.03     0.67 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1078/ZN (INR2D1BWP30P140)     0.01     0.68 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U759/ZN (INVD1BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U585/ZN (ND2OPTIBD2BWP30P140)     0.01     0.70 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U205/ZN (NR2OPTPAD1BWP30P140)     0.01     0.71 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U204/ZN (NR2OPTPAD1BWP30P140)     0.01     0.72 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U752/ZN (AOI21D2BWP30P140)     0.02     0.74 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U751/ZN (XNR2OPTND2BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U750/ZN (INR2D2BWP30P140)     0.01     0.78 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U584/ZN (NR2OPTPAD1BWP30P140)     0.02     0.79 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1029/ZN (ND2OPTIBD4BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1028/ZN (AOI21D4BWP30P140)     0.02     0.82 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U992/ZN (AOI21D6BWP30P140)     0.02     0.84 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U965/Z (BUFFD8BWP30P140)     0.02     0.86 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U953/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U950/ZN (INVD2BWP30P140)     0.01     0.89 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U416/ZN (ND2OPTIBD4BWP30P140)     0.01     0.90 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U907/ZN (INR2D1BWP30P140)     0.02     0.92 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1159/ZN (INVD2BWP30P140)     0.01     0.93 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1158/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.95 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U410/ZN (XNR2UD1BWP30P140)     0.02     0.97 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U572/ZN (INVD2BWP30P140)     0.01     0.98 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U404/ZN (ND2OPTIBD2BWP30P140)     0.01     0.99 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1061/ZN (ND3OPTPAD2BWP30P140)     0.01     1.00 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1167/ZN (ND2OPTIBD2BWP30P140)     0.02     1.02 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U705/ZN (NR2OPTPAD1BWP30P140)     0.02     1.03 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U394/ZN (ND2OPTIBD2BWP30P140)     0.01     1.05 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1139/ZN (NR2D4BWP30P140)     0.02     1.07 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U979/ZN (INR2D8BWP30P140)     0.01     1.08 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1092/ZN (MUX2NOPTD2BWP30P140)     0.02     1.10 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U36/ZN (ND2D3BWP30P140)     0.02     1.12 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U35/ZN (ND2D1BWP30P140)     0.01     1.13 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1064/ZN (INVD2BWP30P140)     0.01     1.14 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1062/ZN (AOI21D6BWP30P140)     0.01     1.16 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1091/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.18 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U678/ZN (ND2D2BWP30P140)     0.02     1.19 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U674/ZN (ND2OPTIBD2BWP30P140)     0.01     1.20 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1349/ZN (XNR2UD1BWP30P140)     0.01     1.22 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1348/ZN (NR3D0BWP30P140)     0.02     1.24 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U978/ZN (NR2OPTPAD1BWP30P140)     0.01     1.25 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1051/ZN (NR2OPTPAD1BWP30P140)     0.01     1.26 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U658/ZN (INR2D6BWP30P140)     0.03     1.29 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1049/ZN (ND2OPTPAD12BWP30P140)     0.02     1.31 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1160/ZN (MUX2NOPTD4BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U13/ZN (INVD1BWP30P140)     0.01     1.34 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U12/ZN (ND2D1BWP30P140)     0.02     1.36 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U533/ZN (ND2OPTIBD2BWP30P140)     0.02     1.37 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U643/ZN (NR2OPTPAD2BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U529/ZN (ND2OPTPAD2BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U879/ZN (ND2OPTPAD4BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U968/ZN (ND2OPTIBD2BWP30P140)     0.01     1.42 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1655/ZN (XNR2UD1BWP30P140)     0.01     1.43 f
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/U1368/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/dividend_reg_14__26_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum/dividend_reg_14__26_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_7/EUOut_B7_reg_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U13/ZN (INVD4BWP30P140)                    0.01       0.13 f
  u_spu_sm_top/u_spu_sm_block_7/sm_input_scale[1] (spu_sm_block_8)     0.00     0.13 f
  u_spu_sm_top/u_spu_sm_block_7/U54/ZN (INVD3BWP30P140)     0.02     0.14 r
  u_spu_sm_top/u_spu_sm_block_7/U37/ZN (INVD3BWP30P140)     0.02     0.16 f
  u_spu_sm_top/u_spu_sm_block_7/U91/ZN (INR2D4BWP30P140)     0.03     0.20 f
  u_spu_sm_top/u_spu_sm_block_7/U143/ZN (INVD2BWP30P140)     0.02     0.21 r
  u_spu_sm_top/u_spu_sm_block_7/U484/ZN (NR3D0BWP30P140)     0.02     0.23 f
  u_spu_sm_top/u_spu_sm_block_7/U485/ZN (INR2D1BWP30P140)     0.04     0.27 f
  u_spu_sm_top/u_spu_sm_block_7/U139/ZN (INVD2BWP30P140)     0.01     0.28 r
  u_spu_sm_top/u_spu_sm_block_7/U138/ZN (OAI22OPTPBD2BWP30P140)     0.04     0.33 f
  u_spu_sm_top/u_spu_sm_block_7/U852/CO (FA1D1BWP30P140)     0.06     0.39 f
  u_spu_sm_top/u_spu_sm_block_7/U857/CO (FA1D1BWP30P140)     0.04     0.43 f
  u_spu_sm_top/u_spu_sm_block_7/U859/CO (FA1D1BWP30P140)     0.04     0.47 f
  u_spu_sm_top/u_spu_sm_block_7/U861/CO (FA1D1BWP30P140)     0.04     0.51 f
  u_spu_sm_top/u_spu_sm_block_7/U864/CO (FA1D1BWP30P140)     0.04     0.55 f
  u_spu_sm_top/u_spu_sm_block_7/U866/CO (FA1D1BWP30P140)     0.04     0.59 f
  u_spu_sm_top/u_spu_sm_block_7/U868/CO (FA1D1BWP30P140)     0.04     0.62 f
  u_spu_sm_top/u_spu_sm_block_7/U870/CO (FA1D1BWP30P140)     0.04     0.66 f
  u_spu_sm_top/u_spu_sm_block_7/U871/CO (FA1D1BWP30P140)     0.04     0.70 f
  u_spu_sm_top/u_spu_sm_block_7/U872/CO (FA1D1BWP30P140)     0.04     0.74 f
  u_spu_sm_top/u_spu_sm_block_7/U873/S (FA1D1BWP30P140)     0.08     0.83 r
  u_spu_sm_top/u_spu_sm_block_7/U885/S (FA1D1BWP30P140)     0.08     0.90 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/dataIn[11] (spu_sm_expu_128)     0.00     0.90 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/u_spu_sm_expu_mul/dataIn[11] (spu_sm_expu_mul_128)     0.00     0.90 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/u_spu_sm_expu_mul/U17/ZN (INVD1BWP30P140)     0.02     0.92 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/u_spu_sm_expu_mul/U20/S (FA1D1BWP30P140)     0.07     0.99 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/u_spu_sm_expu_mul/U46/CO (FA1D1BWP30P140)     0.05     1.04 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/u_spu_sm_expu_mul/U47/CO (FA1D1BWP30P140)     0.04     1.08 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/u_spu_sm_expu_mul/U48/CO (FA1D1BWP30P140)     0.04     1.12 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/u_spu_sm_expu_mul/U49/CO (FA1D1BWP30P140)     0.04     1.15 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.04     1.19 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.04     1.23 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.27 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/u_spu_sm_expu_mul/U53/CO (FA1D1BWP30P140)     0.04     1.30 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/u_spu_sm_expu_mul/U39/Z (XOR2UD1BWP30P140)     0.03     1.33 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_128)     0.00     1.33 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/U8/ZN (NR4D1BWP30P140)     0.02     1.36 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/U7/ZN (ND2OPTPAD2BWP30P140)     0.02     1.38 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/U19/ZN (NR2D1BWP30P140)     0.02     1.40 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/U4/ZN (INVD0BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/U5/ZN (NR2D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/dataOut[8] (spu_sm_expu_128)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_7/EUOut_B7_reg_reg_8_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_7/EUOut_B7_reg_reg_8_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[25]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/dividend_reg_14__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[25] (in)                                      0.00       0.10 f
  U1114/ZN (INVD15BWP30P140)                              0.02       0.12 r
  U1107/ZN (NR2OPTPAD8BWP30P140)                          0.02       0.13 f
  U1102/ZN (ND2D8BWP30P140)                               0.01       0.14 r
  U1109/Z (XOR2OPTND8BWP30P140)                           0.02       0.16 r
  U1108/ZN (INVD15BWP30P140)                              0.01       0.18 f
  u_spu_ln_top/ln_channel_number[3] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.18 f
  u_spu_ln_top/U16/ZN (INVD12BWP30P140)                   0.01       0.19 r
  u_spu_ln_top/U140/ZN (INVD8BWP30P140)                   0.01       0.20 f
  u_spu_ln_top/u_spu_ln_block_13/ln_channel_number[3] (spu_ln_block_2)     0.00     0.20 f
  u_spu_ln_top/u_spu_ln_block_13/U93/ZN (INVD2BWP30P140)     0.01     0.20 r
  u_spu_ln_top/u_spu_ln_block_13/U66/ZN (INVD2BWP30P140)     0.01     0.22 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/data1[3] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_2)     0.00     0.22 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U132/ZN (XNR2UD1BWP30P140)     0.03     0.24 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1028/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.27 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U463/Z (BUFFD4BWP30P140)     0.03     0.29 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U316/ZN (INVD2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U116/ZN (ND2OPTIBD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U114/ZN (NR3D1P5BWP30P140)     0.01     0.31 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U168/ZN (AOI21D2BWP30P140)     0.02     0.33 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U106/ZN (XNR2UD1BWP30P140)     0.02     0.35 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U294/ZN (ND2OPTPAD2BWP30P140)     0.01     0.37 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U277/ZN (NR2OPTPAD1BWP30P140)     0.01     0.38 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U645/ZN (ND2OPTIBD2BWP30P140)     0.01     0.40 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U775/ZN (ND2OPTIBD4BWP30P140)     0.01     0.41 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U246/ZN (NR2OPTPAD2BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U100/ZN (NR3D2BWP30P140)     0.02     0.43 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U774/ZN (ND2OPTIBD8BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U98/ZN (NR2D2BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U155/ZN (NR2D3BWP30P140)     0.01     0.47 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U636/ZN (ND2OPTIBD4BWP30P140)     0.01     0.48 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U633/ZN (NR2OPTPAD2BWP30P140)     0.01     0.49 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U90/ZN (NR2D2BWP30P140)     0.01     0.50 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U877/ZN (ND2OPTPAD2BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U876/ZN (ND2OPTIBD4BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U874/ZN (ND2OPTPAD6BWP30P140)     0.01     0.54 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U629/ZN (ND2OPTIBD6BWP30P140)     0.01     0.55 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U162/ZN (NR2D3BWP30P140)     0.01     0.56 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U896/ZN (XNR2OPTND4BWP30P140)     0.02     0.58 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U80/ZN (NR2D2BWP30P140)     0.01     0.59 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U615/ZN (ND2OPTIBD2BWP30P140)     0.02     0.61 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U614/ZN (INR2D2BWP30P140)     0.02     0.62 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U892/ZN (INVD2BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U222/ZN (ND3D2BWP30P140)     0.01     0.64 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U425/ZN (ND2OPTIBD2BWP30P140)     0.01     0.65 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U68/ZN (NR2D1BWP30P140)     0.02     0.67 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U415/ZN (NR2OPTPAD1BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U219/ZN (ND2D0BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U588/ZN (ND3D1BWP30P140)     0.02     0.71 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U855/ZN (ND3OPTPAD2BWP30P140)     0.01     0.72 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U902/ZN (ND2OPTPAD4BWP30P140)     0.01     0.73 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U900/ZN (ND2OPTPAD12BWP30P140)     0.01     0.75 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U964/ZN (MUX2NOPTD4BWP30P140)     0.02     0.77 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U863/ZN (ND2D4BWP30P140)     0.01     0.78 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U62/ZN (ND2D1BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U397/ZN (ND2OPTPAD2BWP30P140)     0.02     0.81 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U857/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.83 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U954/ZN (ND2D2BWP30P140)     0.01     0.84 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U884/Z (XOR2OPTND2BWP30P140)     0.02     0.86 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U883/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U915/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.90 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U59/ZN (NR2D1P5BWP30P140)     0.02     0.92 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1067/ZN (ND3OPTPAD2BWP30P140)     0.02     0.94 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U978/ZN (ND2OPTPAD4BWP30P140)     0.01     0.95 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U977/ZN (INR2D16BWP30P140)     0.01     0.96 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U970/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U52/ZN (ND2D2BWP30P140)     0.01     0.99 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U211/ZN (ND2OPTIBD2BWP30P140)     0.02     1.01 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U990/ZN (OAI31D2BWP30P140)     0.03     1.04 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U202/ZN (NR2OPTIBD6BWP30P140)     0.01     1.05 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U44/ZN (NR2D4BWP30P140)     0.02     1.07 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U939/ZN (MUX2NOPTD4BWP30P140)     0.02     1.10 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1212/ZN (INR2D2BWP30P140)     0.01     1.11 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U199/ZN (NR2D1BWP30P140)     0.02     1.12 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U533/ZN (OAI21D2BWP30P140)     0.02     1.15 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1044/ZN (OAI21OPTREPBD4BWP30P140)     0.02     1.17 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U715/ZN (ND2OPTIBD16BWP30P140)     0.02     1.19 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U849/ZN (MUX2NOPTD8BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1160/ZN (NR2D0BWP30P140)     0.02     1.23 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1312/ZN (NR2D1BWP30P140)     0.01     1.25 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1293/ZN (ND3OPTPAD2BWP30P140)     0.01     1.26 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U853/ZN (AOI21D2BWP30P140)     0.01     1.27 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1042/ZN (NR2D4BWP30P140)     0.02     1.29 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U701/Z (BUFFD12BWP30P140)     0.02     1.31 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U997/ZN (MUX2NOPTD4BWP30P140)     0.02     1.33 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U189/ZN (INVD2BWP30P140)     0.01     1.34 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U14/ZN (ND2D1BWP30P140)     0.01     1.35 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U805/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.37 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U488/ZN (NR2OPTPAD2BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U482/ZN (ND2OPTIBD6BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U872/ZN (ND2OPTPAD6BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U904/ZN (ND2OPTPAD4BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1364/ZN (XNR2OPTND2BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1363/ZN (NR2OPTPAD2BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/dividend_reg_14__27_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/dividend_reg_14__27_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_3/EUOut_A2_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U12/ZN (INVD12BWP30P140)                   0.02       0.14 f
  u_spu_sm_top/u_spu_sm_block_3/sm_input_scale[1] (spu_sm_block_12)     0.00     0.14 f
  u_spu_sm_top/u_spu_sm_block_3/U69/ZN (INVD6BWP30P140)     0.01     0.15 r
  u_spu_sm_top/u_spu_sm_block_3/U49/Z (AN2D4BWP30P140)     0.04      0.19 r
  u_spu_sm_top/u_spu_sm_block_3/U97/ZN (INVD2BWP30P140)     0.02     0.21 f
  u_spu_sm_top/u_spu_sm_block_3/U143/ZN (OAI22D1BWP30P140)     0.02     0.23 r
  u_spu_sm_top/u_spu_sm_block_3/U91/ZN (NR2D1BWP30P140)     0.01     0.25 f
  u_spu_sm_top/u_spu_sm_block_3/U155/ZN (AOI22D2BWP30P140)     0.02     0.27 r
  u_spu_sm_top/u_spu_sm_block_3/U36/ZN (OAI22D1BWP30P140)     0.02     0.29 f
  u_spu_sm_top/u_spu_sm_block_3/U35/Z (BUFFD3BWP30P140)     0.04     0.32 f
  u_spu_sm_top/u_spu_sm_block_3/U580/CO (FA1D1BWP30P140)     0.05     0.37 f
  u_spu_sm_top/u_spu_sm_block_3/U586/CO (FA1D1BWP30P140)     0.04     0.41 f
  u_spu_sm_top/u_spu_sm_block_3/U70/ZN (OAI21D1BWP30P140)     0.01     0.43 r
  u_spu_sm_top/u_spu_sm_block_3/U102/ZN (IOA21D1BWP30P140)     0.02     0.45 f
  u_spu_sm_top/u_spu_sm_block_3/U589/CO (FA1D1BWP30P140)     0.04     0.49 f
  u_spu_sm_top/u_spu_sm_block_3/U592/CO (FA1D1BWP30P140)     0.04     0.53 f
  u_spu_sm_top/u_spu_sm_block_3/U594/S (FA1D1BWP30P140)     0.07     0.60 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/dataIn[6] (spu_sm_expu_205)     0.00     0.60 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/dataIn[6] (spu_sm_expu_mul_205)     0.00     0.60 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U44/ZN (INVD0BWP30P140)     0.03     0.63 r
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U18/S (FA1D0BWP30P140)     0.08     0.72 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U25/CO (FA1D0BWP30P140)     0.05     0.77 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U20/CO (FA1D0BWP30P140)     0.05     0.82 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U15/CO (FA1D0BWP30P140)     0.05     0.87 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U16/CO (FA1D0BWP30P140)     0.05     0.92 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U17/CO (FA1D0BWP30P140)     0.05     0.97 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U19/CO (FA1D0BWP30P140)     0.05     1.02 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U54/CO (FA1D1BWP30P140)     0.04     1.06 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U55/CO (FA1D1BWP30P140)     0.04     1.10 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U56/CO (FA1D1BWP30P140)     0.04     1.13 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U26/CO (FA1D0BWP30P140)     0.05     1.18 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U57/CO (FA1D1BWP30P140)     0.04     1.22 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U6/ZN (OAI21D1BWP30P140)     0.01     1.24 r
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U3/ZN (ND2D1BWP30P140)     0.02     1.26 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U58/CO (FA1D1BWP30P140)     0.04     1.29 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/U53/Z (XOR2UD1BWP30P140)     0.03     1.32 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_205)     0.00     1.32 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/U4/ZN (NR3D0BWP30P140)     0.03     1.35 r
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/U5/ZN (ND2OPTIBD2BWP30P140)     0.03     1.37 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/U3/ZN (NR2D1BWP30P140)     0.02     1.40 r
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/U12/ZN (AOI22D0BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/U11/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/dataOut[2] (spu_sm_expu_205)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_3/EUOut_A2_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_3/EUOut_A2_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[25]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/dividend_reg_14__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[25] (in)                                      0.00       0.10 f
  U1114/ZN (INVD15BWP30P140)                              0.02       0.12 r
  U1107/ZN (NR2OPTPAD8BWP30P140)                          0.02       0.13 f
  U1102/ZN (ND2D8BWP30P140)                               0.01       0.14 r
  U1109/Z (XOR2OPTND8BWP30P140)                           0.02       0.16 r
  U1108/ZN (INVD15BWP30P140)                              0.01       0.18 f
  u_spu_ln_top/ln_channel_number[3] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.18 f
  u_spu_ln_top/U16/ZN (INVD12BWP30P140)                   0.01       0.19 r
  u_spu_ln_top/U140/ZN (INVD8BWP30P140)                   0.01       0.20 f
  u_spu_ln_top/u_spu_ln_block_13/ln_channel_number[3] (spu_ln_block_2)     0.00     0.20 f
  u_spu_ln_top/u_spu_ln_block_13/U93/ZN (INVD2BWP30P140)     0.01     0.20 r
  u_spu_ln_top/u_spu_ln_block_13/U66/ZN (INVD2BWP30P140)     0.01     0.22 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/data1[3] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_2)     0.00     0.22 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U132/ZN (XNR2UD1BWP30P140)     0.03     0.24 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1028/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.27 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U463/Z (BUFFD4BWP30P140)     0.03     0.29 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U316/ZN (INVD2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U116/ZN (ND2OPTIBD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U114/ZN (NR3D1P5BWP30P140)     0.01     0.31 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U168/ZN (AOI21D2BWP30P140)     0.02     0.33 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U106/ZN (XNR2UD1BWP30P140)     0.02     0.35 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U294/ZN (ND2OPTPAD2BWP30P140)     0.01     0.37 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U277/ZN (NR2OPTPAD1BWP30P140)     0.01     0.38 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U645/ZN (ND2OPTIBD2BWP30P140)     0.01     0.40 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U775/ZN (ND2OPTIBD4BWP30P140)     0.01     0.41 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U246/ZN (NR2OPTPAD2BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U100/ZN (NR3D2BWP30P140)     0.02     0.43 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U774/ZN (ND2OPTIBD8BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U98/ZN (NR2D2BWP30P140)     0.01     0.46 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U155/ZN (NR2D3BWP30P140)     0.01     0.47 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U636/ZN (ND2OPTIBD4BWP30P140)     0.01     0.48 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U633/ZN (NR2OPTPAD2BWP30P140)     0.01     0.49 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U90/ZN (NR2D2BWP30P140)     0.01     0.50 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U877/ZN (ND2OPTPAD2BWP30P140)     0.01     0.51 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U876/ZN (ND2OPTIBD4BWP30P140)     0.01     0.52 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U874/ZN (ND2OPTPAD6BWP30P140)     0.01     0.54 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U629/ZN (ND2OPTIBD6BWP30P140)     0.01     0.55 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U162/ZN (NR2D3BWP30P140)     0.01     0.56 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U896/ZN (XNR2OPTND4BWP30P140)     0.02     0.58 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U80/ZN (NR2D2BWP30P140)     0.01     0.59 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U615/ZN (ND2OPTIBD2BWP30P140)     0.02     0.61 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U614/ZN (INR2D2BWP30P140)     0.02     0.62 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U892/ZN (INVD2BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U222/ZN (ND3D2BWP30P140)     0.01     0.64 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U425/ZN (ND2OPTIBD2BWP30P140)     0.01     0.65 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U68/ZN (NR2D1BWP30P140)     0.02     0.67 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U415/ZN (NR2OPTPAD1BWP30P140)     0.01     0.67 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U219/ZN (ND2D0BWP30P140)     0.01     0.69 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U588/ZN (ND3D1BWP30P140)     0.02     0.71 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U855/ZN (ND3OPTPAD2BWP30P140)     0.01     0.72 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U902/ZN (ND2OPTPAD4BWP30P140)     0.01     0.73 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U900/ZN (ND2OPTPAD12BWP30P140)     0.01     0.75 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U964/ZN (MUX2NOPTD4BWP30P140)     0.02     0.77 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U863/ZN (ND2D4BWP30P140)     0.01     0.78 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U62/ZN (ND2D1BWP30P140)     0.01     0.79 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U397/ZN (ND2OPTPAD2BWP30P140)     0.02     0.81 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U857/ZN (OAI21OPTREPBD2BWP30P140)     0.02     0.83 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U954/ZN (ND2D2BWP30P140)     0.01     0.84 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U884/Z (XOR2OPTND2BWP30P140)     0.02     0.86 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U883/ZN (MUX2NOPTD4BWP30P140)     0.02     0.88 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U915/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.90 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U59/ZN (NR2D1P5BWP30P140)     0.02     0.92 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1067/ZN (ND3OPTPAD2BWP30P140)     0.02     0.94 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U978/ZN (ND2OPTPAD4BWP30P140)     0.01     0.95 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U977/ZN (INR2D16BWP30P140)     0.01     0.96 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U970/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U52/ZN (ND2D2BWP30P140)     0.01     0.99 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U211/ZN (ND2OPTIBD2BWP30P140)     0.02     1.01 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U990/ZN (OAI31D2BWP30P140)     0.03     1.04 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U202/ZN (NR2OPTIBD6BWP30P140)     0.01     1.05 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U44/ZN (NR2D4BWP30P140)     0.02     1.07 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U939/ZN (MUX2NOPTD4BWP30P140)     0.02     1.10 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1212/ZN (INR2D2BWP30P140)     0.01     1.11 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U199/ZN (NR2D1BWP30P140)     0.02     1.12 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U533/ZN (OAI21D2BWP30P140)     0.02     1.15 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1044/ZN (OAI21OPTREPBD4BWP30P140)     0.02     1.17 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U715/ZN (ND2OPTIBD16BWP30P140)     0.02     1.19 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U849/ZN (MUX2NOPTD8BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U356/ZN (INR2D2BWP30P140)     0.01     1.23 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U514/ZN (INVD1BWP30P140)     0.01     1.24 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U871/ZN (ND3OPTPAD2BWP30P140)     0.01     1.25 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U506/ZN (ND2OPTIBD4BWP30P140)     0.01     1.26 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U347/ZN (ND2D1BWP30P140)     0.01     1.28 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U503/ZN (ND2OPTPAD2BWP30P140)     0.02     1.29 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U698/ZN (XNR2OPTND2BWP30P140)     0.02     1.31 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U910/ZN (MUX2NOPTD4BWP30P140)     0.02     1.33 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U501/ZN (INR2D2BWP30P140)     0.01     1.34 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U693/ZN (INVD2BWP30P140)     0.01     1.35 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U13/ZN (INVD1BWP30P140)     0.01     1.36 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U161/ZN (NR2OPTPAD2BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1369/ZN (INVD1BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1368/ZN (NR2OPTPAD2BWP30P140)     0.02     1.40 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U905/ZN (ND2OPTPAD4BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U334/ZN (XNR2OPTND2BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/U1367/ZN (NR2OPTPAD2BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/dividend_reg_14__26_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum/dividend_reg_14__26_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[30]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/dividend_reg_14__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[30] (in)                                      0.00       0.10 f
  U1112/ZN (ND2D8BWP30P140)                               0.03       0.13 r
  U1101/ZN (INVD1BWP30P140)                               0.01       0.14 f
  U1100/ZN (ND2OPTIBD2BWP30P140)                          0.01       0.15 r
  U1083/ZN (NR3D1BWP30P140)                               0.01       0.16 f
  U1098/ZN (XNR2OPTND4BWP30P140)                          0.02       0.18 f
  u_spu_ln_top/ln_channel_number[7] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.18 f
  u_spu_ln_top/U54/ZN (INVD6BWP30P140)                    0.02       0.20 r
  u_spu_ln_top/U66/ZN (INVD15BWP30P140)                   0.01       0.21 f
  u_spu_ln_top/u_spu_ln_block_0/ln_channel_number[7] (spu_ln_block_15)     0.00     0.21 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/data1[7] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_15)     0.00     0.21 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U165/ZN (NR2D1BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1371/ZN (ND3OPTPAD2BWP30P140)     0.02     0.25 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U335/ZN (ND2OPTIBD2BWP30P140)     0.02     0.27 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U154/ZN (INVD2BWP30P140)     0.01     0.28 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U147/ZN (NR2OPTPAD1BWP30P140)     0.01     0.29 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U772/ZN (ND2OPTIBD2BWP30P140)     0.01     0.30 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U323/ZN (NR2OPTPAD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U851/ZN (XNR2OPTND4BWP30P140)     0.02     0.33 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U143/ZN (ND2OPTIBD2BWP30P140)     0.02     0.35 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U968/ZN (ND2OPTIBD6BWP30P140)     0.02     0.37 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U765/ZN (OAI21D2BWP30P140)     0.02     0.38 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U956/ZN (ND3OPTPAD2BWP30P140)     0.01     0.40 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U927/ZN (ND2OPTPAD4BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U538/ZN (XNR2UD1BWP30P140)     0.02     0.43 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1025/ZN (NR2OPTPAD2BWP30P140)     0.01     0.44 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U138/ZN (ND2OPTIBD2BWP30P140)     0.01     0.45 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U949/ZN (XNR2OPTND2BWP30P140)     0.02     0.47 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U754/ZN (NR2OPTPAD1BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U130/ZN (NR2OPTPAD1BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U420/ZN (ND2OPTPAD2BWP30P140)     0.01     0.51 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U750/ZN (ND2OPTIBD4BWP30P140)     0.01     0.52 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U528/ZN (ND2OPTPAD6BWP30P140)     0.01     0.53 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U173/ZN (ND2D1BWP30P140)     0.01     0.55 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U410/ZN (NR2D2BWP30P140)     0.02     0.56 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U839/ZN (XNR2OPTND4BWP30P140)     0.02     0.59 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U118/ZN (NR2OPTPAD1BWP30P140)     0.01     0.60 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U838/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.61 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U520/ZN (ND2OPTIBD4BWP30P140)     0.01     0.63 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U238/ZN (INR2D8BWP30P140)     0.02     0.64 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U193/Z (AN2D1BWP30P140)     0.03     0.68 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U829/ZN (OAI21OPTREPBD2BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U712/ZN (ND3D2BWP30P140)     0.01     0.70 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U827/ZN (ND3OPTPAD2BWP30P140)     0.01     0.71 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U706/ZN (ND2OPTIBD4BWP30P140)     0.01     0.72 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U100/ZN (ND2OPTPAD8BWP30P140)     0.02     0.74 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1014/ZN (MUX2NOPTD4BWP30P140)     0.02     0.77 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U95/ZN (ND2D2BWP30P140)     0.02     0.78 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U696/ZN (ND2OPTIBD4BWP30P140)     0.01     0.79 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U87/ZN (NR2D1P5BWP30P140)     0.01     0.81 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1132/ZN (ND2OPTPAD1BWP30P140)     0.02     0.82 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1131/ZN (ND3OPTPAD2BWP30P140)     0.01     0.84 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U684/ZN (XNR2UD1BWP30P140)     0.02     0.86 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1091/ZN (MUX2NOPTD2BWP30P140)     0.03     0.88 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1117/ZN (ND2OPTIBD2BWP30P140)     0.01     0.90 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1116/ZN (ND2OPTPAD2BWP30P140)     0.01     0.91 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U668/ZN (ND2D2BWP30P140)     0.01     0.92 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1066/ZN (ND2OPTPAD4BWP30P140)     0.01     0.93 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U921/ZN (NR2D4BWP30P140)     0.02     0.94 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1067/ZN (ND2OPTIBD12BWP30P140)     0.02     0.96 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U894/ZN (MUX2NOPTD4BWP30P140)     0.02     0.98 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U176/ZN (ND2D0BWP30P140)     0.02     1.00 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U179/ZN (ND2D0BWP30P140)     0.02     1.02 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U645/ZN (XNR2UD0BWP30P140)     0.02     1.04 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U181/ZN (INVD0BWP30P140)     0.02     1.06 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1112/ZN (INVD1BWP30P140)     0.01     1.07 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1039/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U45/ZN (ND2D3BWP30P140)     0.02     1.11 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1034/ZN (ND3OPTPAD1BWP30P140)     0.02     1.13 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1033/ZN (ND3OPTPAD2BWP30P140)     0.01     1.14 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U800/ZN (NR3OPTPAD2BWP30P140)     0.01     1.15 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1035/ZN (NR2OPTPAD2BWP30P140)     0.01     1.16 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1378/ZN (INR2D16BWP30P140)     0.02     1.19 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U31/ZN (MUX2NOPTD4BWP30P140)     0.02     1.20 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U30/ZN (INR2D2BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U953/ZN (OAI21OPTREPBD2BWP30P140)     0.01     1.24 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U23/ZN (ND2OPTIBD2BWP30P140)     0.01     1.25 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U361/ZN (ND2OPTIBD4BWP30P140)     0.02     1.26 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U603/ZN (ND2OPTIBD2BWP30P140)     0.01     1.28 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U602/ZN (ND2OPTPAD2BWP30P140)     0.01     1.28 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U599/Z (XOR2UD1BWP30P140)     0.02     1.30 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U995/ZN (MUX2NOPTD2BWP30P140)     0.02     1.33 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U14/ZN (INVD1BWP30P140)     0.01     1.34 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U588/ZN (ND2D2BWP30P140)     0.01     1.35 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U803/ZN (ND2OPTIBD4BWP30P140)     0.01     1.37 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U867/ZN (NR2D4BWP30P140)     0.02     1.38 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U846/ZN (ND2OPTPAD4BWP30P140)     0.01     1.39 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U845/ZN (ND2OPTIBD6BWP30P140)     0.01     1.40 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1007/ZN (ND2OPTPAD2BWP30P140)     0.01     1.41 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U1652/ZN (XNR2UD1BWP30P140)     0.02     1.43 f
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/U924/ZN (NR2OPTPAD1BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/dividend_reg_14__27_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum/dividend_reg_14__27_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[24]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/dividend_reg_14__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  spu_instr[24] (in)                                      0.00       0.10 r
  U1071/ZN (INVD8BWP30P140)                               0.01       0.11 f
  U1107/ZN (NR2OPTPAD8BWP30P140)                          0.02       0.13 r
  U1090/ZN (ND2OPTPAD8BWP30P140)                          0.01       0.14 f
  U1091/ZN (NR3OPTPAD8BWP30P140)                          0.02       0.15 r
  U1113/ZN (XNR2OPTND8BWP30P140)                          0.02       0.17 r
  u_spu_ln_top/ln_channel_number[9] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.17 r
  u_spu_ln_top/U64/ZN (INVD12BWP30P140)                   0.01       0.18 f
  u_spu_ln_top/U5/ZN (INVD8BWP30P140)                     0.01       0.20 r
  u_spu_ln_top/u_spu_ln_block_7/ln_channel_number[9] (spu_ln_block_8)     0.00     0.20 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/data1[9] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_8)     0.00     0.20 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U282/Z (AN2D1BWP30P140)     0.03     0.23 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U206/ZN (ND2OPTIBD2BWP30P140)     0.01     0.24 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U803/ZN (IOA22D4BWP30P140)     0.02     0.26 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U187/ZN (ND2D0BWP30P140)     0.02     0.27 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U750/ZN (OAI21D1BWP30P140)     0.03     0.30 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U917/ZN (XNR2OPTND4BWP30P140)     0.03     0.33 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U807/ZN (ND2D3BWP30P140)     0.02     0.34 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U257/ZN (ND2OPTIBD6BWP30P140)     0.01     0.36 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U856/ZN (NR2OPTPAD4BWP30P140)     0.01     0.37 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U855/ZN (XNR2OPTND4BWP30P140)     0.02     0.39 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U262/ZN (ND3D2BWP30P140)     0.01     0.40 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U361/ZN (ND2OPTIBD2BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U505/ZN (NR2D1BWP30P140)     0.02     0.43 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U844/ZN (ND2OPTIBD2BWP30P140)     0.01     0.44 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U852/ZN (XNR2OPTND2BWP30P140)     0.02     0.47 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U501/ZN (ND2D1BWP30P140)     0.01     0.48 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U336/ZN (INVD1BWP30P140)     0.01     0.49 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U170/ZN (AOI22D1BWP30P140)     0.02     0.50 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U592/ZN (ND2OPTIBD2BWP30P140)     0.01     0.52 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U738/ZN (NR2OPTPAD2BWP30P140)     0.01     0.53 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U736/ZN (ND2OPTIBD4BWP30P140)     0.01     0.54 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U864/ZN (XNR2OPTND4BWP30P140)     0.02     0.56 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U164/ZN (ND2D3BWP30P140)     0.01     0.57 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U151/ZN (ND2D1BWP30P140)     0.01     0.58 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U732/ZN (NR2D1BWP30P140)     0.02     0.60 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U873/ZN (ND3OPTPAD2BWP30P140)     0.02     0.62 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U861/ZN (INR2D8BWP30P140)     0.02     0.64 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U871/ZN (NR2OPTPAD2BWP30P140)     0.01     0.65 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U128/ZN (NR2D1BWP30P140)     0.01     0.66 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U721/ZN (ND2OPTPAD2BWP30P140)     0.01     0.67 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1093/ZN (AOI21D2BWP30P140)     0.01     0.68 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U120/ZN (OAI21D2BWP30P140)     0.02     0.69 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U831/ZN (AOI21D1BWP30P140)     0.02     0.71 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U714/ZN (XNR2UD1BWP30P140)     0.02     0.74 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1041/ZN (MUX2NOPTD2BWP30P140)     0.02     0.76 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U998/Z (AN2D4BWP30P140)     0.03     0.79 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U99/ZN (NR2D1BWP30P140)     0.01     0.80 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U698/ZN (AOI21D2BWP30P140)     0.02     0.81 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U955/ZN (INR2D16BWP30P140)     0.03     0.84 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U96/ZN (OAI22D2BWP30P140)     0.02     0.86 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U487/ZN (ND2D2BWP30P140)     0.01     0.87 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U314/ZN (ND2D1BWP30P140)     0.01     0.88 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U566/ZN (NR2OPTPAD1BWP30P140)     0.01     0.90 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U240/ZN (NR2D2BWP30P140)     0.01     0.91 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U239/ZN (AOI21D6BWP30P140)     0.02     0.93 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U834/ZN (ND2OPTIBD12BWP30P140)     0.02     0.95 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1005/ZN (MUX2NOPTD4BWP30P140)     0.02     0.97 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U70/ZN (ND2D2BWP30P140)     0.01     0.99 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U59/ZN (ND2OPTIBD2BWP30P140)     0.01     1.00 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U925/ZN (NR3OPTPAD2BWP30P140)     0.02     1.02 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U796/ZN (AOI22D4BWP30P140)     0.02     1.04 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U849/ZN (NR2D8BWP30P140)     0.03     1.07 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1033/ZN (MUX2NOPTD4BWP30P140)     0.02     1.09 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U44/ZN (OAI21D1BWP30P140)     0.02     1.10 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U664/ZN (NR2D1BWP30P140)     0.02     1.12 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U995/ZN (NR3D1P5BWP30P140)     0.01     1.13 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U993/ZN (OAI21D4BWP30P140)     0.02     1.15 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U881/ZN (ND2OPTPAD8BWP30P140)     0.02     1.17 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U875/ZN (MUX2NOPTD4BWP30P140)     0.02     1.20 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U28/ZN (INR2D1BWP30P140)     0.02     1.22 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U21/ZN (NR2D1BWP30P140)     0.01     1.23 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U985/ZN (NR2OPTPAD2BWP30P140)     0.01     1.24 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U984/ZN (ND2OPTIBD4BWP30P140)     0.01     1.26 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U260/ZN (ND2OPTIBD2BWP30P140)     0.01     1.27 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U443/ZN (ND2OPTPAD2BWP30P140)     0.01     1.28 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U538/ZN (ND2OPTIBD2BWP30P140)     0.01     1.29 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1356/ZN (ND2D1BWP30P140)     0.01     1.31 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U533/ZN (XNR2UD1BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U626/ZN (NR2D1BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U9/ZN (NR2D0BWP30P140)     0.01     1.35 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U624/ZN (NR3D1BWP30P140)     0.01     1.37 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1117/ZN (OAI21D2BWP30P140)     0.02     1.39 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U5/ZN (NR2D3BWP30P140)     0.02     1.41 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1189/ZN (ND2OPTPAD4BWP30P140)     0.02     1.42 f
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/U1294/ZN (MUX2NUD1BWP30P140)     0.02     1.44 r
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/dividend_reg_14__15_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum/dividend_reg_14__15_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_9/EUOut_A5_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U12/ZN (INVD12BWP30P140)                   0.02       0.14 f
  u_spu_sm_top/u_spu_sm_block_9/sm_input_scale[1] (spu_sm_block_6)     0.00     0.14 f
  u_spu_sm_top/u_spu_sm_block_9/U83/ZN (INVD3BWP30P140)     0.02     0.15 r
  u_spu_sm_top/u_spu_sm_block_9/U81/ZN (ND2D2BWP30P140)     0.02     0.18 f
  u_spu_sm_top/u_spu_sm_block_9/U265/ZN (INVD2BWP30P140)     0.04     0.22 r
  u_spu_sm_top/u_spu_sm_block_9/U888/ZN (AOI22D0BWP30P140)     0.02     0.24 f
  u_spu_sm_top/u_spu_sm_block_9/U572/ZN (ND2D0BWP30P140)     0.02     0.26 r
  u_spu_sm_top/u_spu_sm_block_9/U889/ZN (MAOI22D0BWP30P140)     0.04     0.29 r
  u_spu_sm_top/u_spu_sm_block_9/U890/ZN (AOI21D0BWP30P140)     0.02     0.31 f
  u_spu_sm_top/u_spu_sm_block_9/U128/Z (OA21D0BWP30P140)     0.04     0.35 f
  u_spu_sm_top/u_spu_sm_block_9/U109/ZN (INVD0BWP30P140)     0.01     0.36 r
  u_spu_sm_top/u_spu_sm_block_9/U40/ZN (IOA21D0BWP30P140)     0.03     0.39 r
  u_spu_sm_top/u_spu_sm_block_9/U39/ZN (ND2D1BWP30P140)     0.02     0.40 f
  u_spu_sm_top/u_spu_sm_block_9/U899/CO (FA1D1BWP30P140)     0.04     0.44 f
  u_spu_sm_top/u_spu_sm_block_9/U901/CO (FA1D1BWP30P140)     0.04     0.48 f
  u_spu_sm_top/u_spu_sm_block_9/U904/S (FA1D1BWP30P140)     0.08     0.56 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/dataIn[5] (spu_sm_expu_106)     0.00     0.56 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/dataIn[5] (spu_sm_expu_mul_106)     0.00     0.56 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/U3/ZN (INVD1BWP30P140)     0.02     0.58 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/U42/S (FA1D1BWP30P140)     0.08     0.67 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/U19/CO (FA1D0BWP30P140)     0.05     0.72 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/U20/CO (FA1D0BWP30P140)     0.05     0.77 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/U14/CO (FA1D0BWP30P140)     0.05     0.82 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/U9/CO (FA1D0BWP30P140)     0.05     0.87 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/U10/CO (FA1D0BWP30P140)     0.05     0.93 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/U11/CO (FA1D0BWP30P140)     0.05     0.98 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/U13/CO (FA1D0BWP30P140)     0.05     1.03 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/U49/CO (FA1D1BWP30P140)     0.04     1.06 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.03     1.10 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.03     1.13 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/U21/CO (FA1D0BWP30P140)     0.05     1.18 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.22 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/U15/CO (FA1D0BWP30P140)     0.05     1.27 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/U53/S (FA1D1BWP30P140)     0.06     1.33 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul/dataOut[14] (spu_sm_expu_mul_106)     0.00     1.33 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/U6/ZN (NR3D0BWP30P140)     0.03     1.35 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/U5/ZN (ND2OPTPAD2BWP30P140)     0.02     1.38 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/U4/ZN (NR2D1BWP30P140)     0.02     1.40 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/U12/ZN (AOI22D0BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/U11/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/dataOut[2] (spu_sm_expu_106)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_9/EUOut_A5_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_9/EUOut_A5_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[48]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_15/EUOut_B6_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  spu_instr[48] (in)                                      0.00       0.10 r
  u_spu_sm_top/sm_input_scale[0] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 r
  u_spu_sm_top/U8/ZN (INVD15BWP30P140)                    0.01       0.11 f
  u_spu_sm_top/U34/ZN (INVD15BWP30P140)                   0.02       0.13 r
  u_spu_sm_top/u_spu_sm_block_15/sm_input_scale[0] (spu_sm_block_0)     0.00     0.13 r
  u_spu_sm_top/u_spu_sm_block_15/U92/ZN (INVD2BWP30P140)     0.01     0.14 f
  u_spu_sm_top/u_spu_sm_block_15/U147/ZN (INVD3BWP30P140)     0.01     0.15 r
  u_spu_sm_top/u_spu_sm_block_15/U86/ZN (INVD3BWP30P140)     0.01     0.16 f
  u_spu_sm_top/u_spu_sm_block_15/U410/ZN (ND2OPTIBD4BWP30P140)     0.01     0.17 r
  u_spu_sm_top/u_spu_sm_block_15/U74/ZN (INVD8BWP30P140)     0.01     0.19 f
  u_spu_sm_top/u_spu_sm_block_15/U1062/ZN (AOI222D1BWP30P140)     0.05     0.24 r
  u_spu_sm_top/u_spu_sm_block_15/U1063/ZN (AOI221D0BWP30P140)     0.02     0.26 f
  u_spu_sm_top/u_spu_sm_block_15/U746/ZN (AOI211D0BWP30P140)     0.07     0.33 r
  u_spu_sm_top/u_spu_sm_block_15/U332/CO (FA1D1BWP30P140)     0.04     0.37 r
  u_spu_sm_top/u_spu_sm_block_15/U329/S (FA1D1BWP30P140)     0.08     0.45 f
  u_spu_sm_top/u_spu_sm_block_15/U1101/CO (FA1D1BWP30P140)     0.05     0.50 f
  u_spu_sm_top/u_spu_sm_block_15/U1102/CO (FA1D1BWP30P140)     0.04     0.54 f
  u_spu_sm_top/u_spu_sm_block_15/U65/CO (FA1D1BWP30P140)     0.04     0.58 f
  u_spu_sm_top/u_spu_sm_block_15/U317/CO (FA1D1BWP30P140)     0.04     0.61 f
  u_spu_sm_top/u_spu_sm_block_15/U1103/S (FA1D1BWP30P140)     0.07     0.68 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/dataIn[6] (spu_sm_expu_1)     0.00     0.68 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/dataIn[6] (spu_sm_expu_mul_1)     0.00     0.68 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U41/ZN (INVD0BWP30P140)     0.03     0.71 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U21/S (FA1D0BWP30P140)     0.08     0.79 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U29/CO (FA1D0BWP30P140)     0.05     0.85 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U23/CO (FA1D0BWP30P140)     0.05     0.90 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U11/CO (FA1D1BWP30P140)     0.04     0.94 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U3/CO (FA1D1BWP30P140)     0.04     0.98 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U13/CO (FA1OPTCD1BWP30P140)     0.03     1.01 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U12/CO (FA1D1BWP30P140)     0.04     1.04 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.04     1.08 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.12 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U53/CO (FA1D1BWP30P140)     0.04     1.16 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U30/CO (FA1D0BWP30P140)     0.05     1.20 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U5/CO (FA1D1BWP30P140)     0.04     1.25 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U14/CO (FA1OPTCD1BWP30P140)     0.03     1.28 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/U15/S (FA1OPTCD1BWP30P140)     0.06     1.33 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul/dataOut[14] (spu_sm_expu_mul_1)     0.00     1.33 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/U7/ZN (NR4D1BWP30P140)     0.02     1.36 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/U6/ZN (ND2OPTPAD2BWP30P140)     0.02     1.38 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/U24/ZN (NR2D1BWP30P140)     0.02     1.40 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/U9/ZN (AOI22D1BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/U5/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/dataOut[2] (spu_sm_expu_1)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_15/EUOut_B6_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_15/EUOut_B6_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[32]
              (input port clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/dividend_reg_14__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  spu_instr[32] (in)                                      0.00       0.10 r
  U1067/ZN (INVD12BWP30P140)                              0.01       0.11 f
  U1097/ZN (NR2OPTPAD2BWP30P140)                          0.01       0.12 r
  U1096/ZN (IND2D2BWP30P140)                              0.01       0.13 f
  U1075/ZN (NR2OPTPAD1BWP30P140)                          0.01       0.14 r
  U1087/ZN (ND3D2BWP30P140)                               0.02       0.16 f
  U1104/ZN (ND3OPTPAD4BWP30P140)                          0.02       0.18 r
  U3264/ZN (INVD12BWP30P140)                              0.01       0.19 f
  u_spu_ln_top/ln_channel_number[8] (spu_ln_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.19 f
  u_spu_ln_top/U141/Z (BUFFD12BWP30P140)                  0.02       0.22 f
  u_spu_ln_top/u_spu_ln_block_14/ln_channel_number[8] (spu_ln_block_1)     0.00     0.22 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/data1[8] (spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_1)     0.00     0.22 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U137/ZN (NR2OPTPAD1BWP30P140)     0.02     0.23 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U132/ZN (MOAI22D4BWP30P140)     0.03     0.27 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U882/ZN (ND2OPTIBD4BWP30P140)     0.01     0.28 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1048/ZN (INVD2BWP30P140)     0.01     0.29 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U339/ZN (ND2OPTPAD2BWP30P140)     0.01     0.29 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U127/ZN (NR3OPTPAD2BWP30P140)     0.01     0.31 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U120/ZN (ND2OPTIBD2BWP30P140)     0.02     0.33 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U920/ZN (ND2OPTIBD2BWP30P140)     0.02     0.34 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U930/ZN (ND2OPTIBD4BWP30P140)     0.01     0.36 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U867/ZN (ND3OPTPAD2BWP30P140)     0.02     0.37 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U866/ZN (XNR2OPTND4BWP30P140)     0.02     0.39 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U865/ZN (OAI21D6BWP30P140)     0.01     0.41 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U115/ZN (XNR2UD1BWP30P140)     0.02     0.43 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U661/ZN (NR2OPTPAD2BWP30P140)     0.01     0.45 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U660/ZN (ND2OPTPAD2BWP30P140)     0.01     0.46 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U850/ZN (XNR2OPTND4BWP30P140)     0.02     0.48 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U964/ZN (NR2OPTPAD4BWP30P140)     0.01     0.49 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U110/ZN (NR2D3BWP30P140)     0.01     0.50 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U654/ZN (ND2OPTIBD4BWP30P140)     0.01     0.51 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U911/ZN (ND2OPTPAD4BWP30P140)     0.01     0.52 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U785/ZN (ND2OPTPAD6BWP30P140)     0.01     0.53 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U863/ZN (ND2OPTIBD2BWP30P140)     0.01     0.54 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U104/ZN (ND2D1BWP30P140)     0.01     0.55 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U268/ZN (ND2D1BWP30P140)     0.01     0.56 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U646/ZN (AOI21OPTREPBD1BWP30P140)     0.02     0.58 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U96/ZN (ND2OPTIBD2BWP30P140)     0.01     0.59 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U91/ZN (INR2D2BWP30P140)     0.02     0.61 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U465/ZN (NR2D1BWP30P140)     0.01     0.63 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U635/ZN (INVD0BWP30P140)     0.01     0.64 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U633/ZN (NR2D1BWP30P140)     0.01     0.65 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U631/ZN (OAI21D1BWP30P140)     0.02     0.66 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U460/ZN (ND2D1BWP30P140)     0.01     0.68 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U628/ZN (ND2OPTIBD2BWP30P140)     0.01     0.69 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U82/ZN (INVD2BWP30P140)     0.02     0.71 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1560/ZN (ND3D0BWP30P140)     0.02     0.73 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U621/ZN (NR2D1BWP30P140)     0.03     0.76 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U961/ZN (NR2OPTPAD2BWP30P140)     0.02     0.78 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U874/ZN (INVD2BWP30P140)     0.01     0.78 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U873/ZN (INR2D4BWP30P140)     0.02     0.80 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U760/ZN (OAI21D2BWP30P140)     0.01     0.81 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U70/ZN (ND2D1BWP30P140)     0.01     0.83 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U599/ZN (XNR2OPTND2BWP30P140)     0.02     0.85 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U856/ZN (MUX2NOPTD6BWP30P140)     0.02     0.87 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U853/ZN (INR2D1BWP30P140)     0.02     0.89 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U587/ZN (INVD1BWP30P140)     0.01     0.90 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U172/Z (AN2D1BWP30P140)     0.02     0.92 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U577/ZN (ND2OPTIBD2BWP30P140)     0.01     0.93 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U575/ZN (INVD1BWP30P140)     0.01     0.93 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U573/ZN (ND2OPTPAD1BWP30P140)     0.01     0.94 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U231/ZN (ND2D1BWP30P140)     0.01     0.96 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U570/ZN (XNR2UD1BWP30P140)     0.02     0.98 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U50/ZN (NR2D1BWP30P140)     0.02     1.00 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U422/ZN (INVD1BWP30P140)     0.01     1.01 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U559/ZN (ND2OPTIBD2BWP30P140)     0.01     1.02 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1144/ZN (INVD2BWP30P140)     0.01     1.03 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U735/ZN (ND2OPTPAD2BWP30P140)     0.01     1.04 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1143/ZN (ND2OPTPAD4BWP30P140)     0.01     1.05 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U829/ZN (NR2OPTPAD8BWP30P140)     0.02     1.07 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U408/ZN (INVD1BWP30P140)     0.01     1.08 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1039/ZN (OAI22D2BWP30P140)     0.02     1.10 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U211/ZN (INR2D2BWP30P140)     0.01     1.11 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U402/ZN (INVD0BWP30P140)     0.01     1.12 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U726/ZN (OAI21D1BWP30P140)     0.01     1.14 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U724/ZN (AOI21OPTREPBD1BWP30P140)     0.02     1.15 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U984/ZN (OAI21OPTREPBD2BWP30P140)     0.01     1.17 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U538/ZN (ND2OPTPAD2BWP30P140)     0.01     1.18 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U537/ZN (ND2OPTPAD2BWP30P140)     0.01     1.19 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U396/ZN (XNR2UD1BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U393/ZN (NR2OPTPAD1BWP30P140)     0.01     1.22 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1371/ZN (AOI21D1BWP30P140)     0.02     1.24 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1183/ZN (AOI211OPTREPBD2BWP30P140)     0.02     1.26 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U190/ZN (ND2OPTPAD2BWP30P140)     0.02     1.28 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1114/ZN (NR2OPTIBD12BWP30P140)     0.02     1.30 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1063/ZN (MUX2NOPTD4BWP30P140)     0.02     1.32 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U708/ZN (OAI21D2BWP30P140)     0.01     1.34 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U6/ZN (AOI211OPTREPBD1BWP30P140)     0.03     1.36 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1380/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.38 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1379/ZN (OAI21OPTREPBD2BWP30P140)     0.02     1.40 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U1378/ZN (ND2D8BWP30P140)     0.02     1.42 f
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/U2893/ZN (MUX2NOPTD2BWP30P140)     0.01     1.44 r
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/dividend_reg_14__15_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum/dividend_reg_14__15_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_6/quotient_out_1_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out_reg_0_/CP (DFCNQD2BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out_reg_0_/Q (DFCNQD2BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum/div_data_out[0] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_9)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_6/U269/ZN (INVD2BWP30P140)     0.03     0.12 r
  u_spu_ln_top/u_spu_ln_block_6/U2319/CO (HA1D1BWP30P140)     0.03     0.14 r
  u_spu_ln_top/u_spu_ln_block_6/U2258/S (FA1D1BWP30P140)     0.09     0.24 f
  u_spu_ln_top/u_spu_ln_block_6/U268/ZN (INVD1BWP30P140)     0.06     0.30 r
  u_spu_ln_top/u_spu_ln_block_6/U2321/ZN (MOAI22D0BWP30P140)     0.04     0.34 r
  u_spu_ln_top/u_spu_ln_block_6/U2322/ZN (INR2D1BWP30P140)     0.07     0.41 r
  u_spu_ln_top/u_spu_ln_block_6/U1634/ZN (AOI222D0BWP30P140)     0.04     0.45 f
  u_spu_ln_top/u_spu_ln_block_6/U2400/ZN (MUX2ND0BWP30P140)     0.05     0.50 f
  u_spu_ln_top/u_spu_ln_block_6/U1633/CO (HA1D0BWP30P140)     0.03     0.53 f
  u_spu_ln_top/u_spu_ln_block_6/U128/CO (HA1D0BWP30P140)     0.03     0.56 f
  u_spu_ln_top/u_spu_ln_block_6/U2413/CO (FA1D1BWP30P140)     0.05     0.61 f
  u_spu_ln_top/u_spu_ln_block_6/U2414/CO (FA1D1BWP30P140)     0.04     0.64 f
  u_spu_ln_top/u_spu_ln_block_6/U2415/CO (FA1D1BWP30P140)     0.04     0.69 f
  u_spu_ln_top/u_spu_ln_block_6/U2416/CO (FA1D1BWP30P140)     0.05     0.73 f
  u_spu_ln_top/u_spu_ln_block_6/U2417/CO (FA1D1BWP30P140)     0.04     0.77 f
  u_spu_ln_top/u_spu_ln_block_6/U1636/CO (FA1D0BWP30P140)     0.05     0.82 f
  u_spu_ln_top/u_spu_ln_block_6/U1637/CO (FA1D1BWP30P140)     0.04     0.86 f
  u_spu_ln_top/u_spu_ln_block_6/U1638/CO (FA1D0BWP30P140)     0.05     0.90 f
  u_spu_ln_top/u_spu_ln_block_6/U1639/CO (FA1D1BWP30P140)     0.04     0.94 f
  u_spu_ln_top/u_spu_ln_block_6/U1640/CO (FA1D1BWP30P140)     0.04     0.98 f
  u_spu_ln_top/u_spu_ln_block_6/U1641/CO (FA1D0BWP30P140)     0.05     1.03 f
  u_spu_ln_top/u_spu_ln_block_6/U1642/CO (FA1D1BWP30P140)     0.04     1.07 f
  u_spu_ln_top/u_spu_ln_block_6/U1643/CO (FA1D1BWP30P140)     0.04     1.11 f
  u_spu_ln_top/u_spu_ln_block_6/U1644/CO (FA1D1BWP30P140)     0.04     1.15 f
  u_spu_ln_top/u_spu_ln_block_6/U1645/CO (FA1D1BWP30P140)     0.04     1.19 f
  u_spu_ln_top/u_spu_ln_block_6/U1646/CO (FA1OPTCD1BWP30P140)     0.02     1.21 f
  u_spu_ln_top/u_spu_ln_block_6/U106/ZN (AOI21D0BWP30P140)     0.02     1.24 r
  u_spu_ln_top/u_spu_ln_block_6/U151/ZN (IAO21D1BWP30P140)     0.01     1.25 f
  u_spu_ln_top/u_spu_ln_block_6/U55/ZN (NR2D0BWP30P140)     0.02     1.26 r
  u_spu_ln_top/u_spu_ln_block_6/U85/ZN (NR2D0BWP30P140)     0.01     1.27 f
  u_spu_ln_top/u_spu_ln_block_6/U149/ZN (OAI31D1BWP30P140)     0.02     1.29 r
  u_spu_ln_top/u_spu_ln_block_6/U84/ZN (NR2D0BWP30P140)     0.01     1.30 f
  u_spu_ln_top/u_spu_ln_block_6/U103/ZN (OAI22D1BWP30P140)     0.01     1.31 r
  u_spu_ln_top/u_spu_ln_block_6/U52/ZN (OAI22D0BWP30P140)     0.02     1.33 f
  u_spu_ln_top/u_spu_ln_block_6/U100/ZN (OAI22D1BWP30P140)     0.02     1.35 r
  u_spu_ln_top/u_spu_ln_block_6/U51/ZN (OAI22D0BWP30P140)     0.02     1.37 f
  u_spu_ln_top/u_spu_ln_block_6/U49/ZN (OAI22D0BWP30P140)     0.02     1.39 r
  u_spu_ln_top/u_spu_ln_block_6/U79/ZN (OAI22D0BWP30P140)     0.02     1.41 f
  u_spu_ln_top/u_spu_ln_block_6/U78/ZN (OAI22D0BWP30P140)     0.03     1.44 r
  u_spu_ln_top/u_spu_ln_block_6/quotient_out_1_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_6/quotient_out_1_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[48]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_15/EUOut_B3_reg_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  spu_instr[48] (in)                                      0.00       0.10 r
  u_spu_sm_top/sm_input_scale[0] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 r
  u_spu_sm_top/U8/ZN (INVD15BWP30P140)                    0.01       0.11 f
  u_spu_sm_top/U34/ZN (INVD15BWP30P140)                   0.02       0.13 r
  u_spu_sm_top/u_spu_sm_block_15/sm_input_scale[0] (spu_sm_block_0)     0.00     0.13 r
  u_spu_sm_top/u_spu_sm_block_15/U92/ZN (INVD2BWP30P140)     0.01     0.14 f
  u_spu_sm_top/u_spu_sm_block_15/U147/ZN (INVD3BWP30P140)     0.01     0.15 r
  u_spu_sm_top/u_spu_sm_block_15/U86/ZN (INVD3BWP30P140)     0.01     0.16 f
  u_spu_sm_top/u_spu_sm_block_15/U410/ZN (ND2OPTIBD4BWP30P140)     0.01     0.17 r
  u_spu_sm_top/u_spu_sm_block_15/U74/ZN (INVD8BWP30P140)     0.01     0.19 f
  u_spu_sm_top/u_spu_sm_block_15/U434/ZN (INVD2BWP30P140)     0.01     0.20 r
  u_spu_sm_top/u_spu_sm_block_15/U216/ZN (NR2D1BWP30P140)     0.01     0.21 f
  u_spu_sm_top/u_spu_sm_block_15/U457/ZN (INVD1BWP30P140)     0.01     0.21 r
  u_spu_sm_top/u_spu_sm_block_15/U207/ZN (IND3D1BWP30P140)     0.03     0.24 f
  u_spu_sm_top/u_spu_sm_block_15/U456/ZN (AOI22D2BWP30P140)     0.03     0.27 r
  u_spu_sm_top/u_spu_sm_block_15/U19/ZN (NR2D4BWP30P140)     0.02     0.29 f
  u_spu_sm_top/u_spu_sm_block_15/U429/ZN (IND2D1BWP30P140)     0.03     0.32 f
  u_spu_sm_top/u_spu_sm_block_15/U339/CO (FA1OPTCD1BWP30P140)     0.03     0.35 f
  u_spu_sm_top/u_spu_sm_block_15/U326/ZN (OAI21OPTREPBD1BWP30P140)     0.01     0.37 r
  u_spu_sm_top/u_spu_sm_block_15/U323/ZN (OAI21D1BWP30P140)     0.03     0.39 f
  u_spu_sm_top/u_spu_sm_block_15/U17/ZN (OAI21D1BWP30P140)     0.02     0.41 r
  u_spu_sm_top/u_spu_sm_block_15/U478/ZN (IOA21D1BWP30P140)     0.02     0.43 f
  u_spu_sm_top/u_spu_sm_block_15/U956/CO (FA1D1BWP30P140)     0.04     0.47 f
  u_spu_sm_top/u_spu_sm_block_15/U315/ZN (IOA21D1BWP30P140)     0.01     0.48 r
  u_spu_sm_top/u_spu_sm_block_15/U173/ZN (ND2D1BWP30P140)     0.02     0.50 f
  u_spu_sm_top/u_spu_sm_block_15/U960/CO (FA1D1BWP30P140)     0.04     0.53 f
  u_spu_sm_top/u_spu_sm_block_15/U961/CO (FA1D1BWP30P140)     0.04     0.57 f
  u_spu_sm_top/u_spu_sm_block_15/U12/S (FA1D1BWP30P140)     0.09     0.66 r
  u_spu_sm_top/u_spu_sm_block_15/U517/ZN (INVD0BWP30P140)     0.01     0.67 f
  u_spu_sm_top/u_spu_sm_block_15/U289/ZN (IOA21D0BWP30P140)     0.03     0.70 f
  u_spu_sm_top/u_spu_sm_block_15/U515/ZN (ND2D1BWP30P140)     0.01     0.71 r
  u_spu_sm_top/u_spu_sm_block_15/U708/S (FA1D0BWP30P140)     0.09     0.80 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/dataIn[9] (spu_sm_expu_4)     0.00     0.80 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul/dataIn[9] (spu_sm_expu_mul_4)     0.00     0.80 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul/U45/ZN (INVD0BWP30P140)     0.03     0.83 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul/U23/S (FA1D0BWP30P140)     0.08     0.91 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul/U27/CO (FA1D0BWP30P140)     0.05     0.97 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul/U21/CO (FA1D1BWP30P140)     0.04     1.01 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul/U20/CO (FA1D1BWP30P140)     0.04     1.05 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul/U56/CO (FA1D1BWP30P140)     0.04     1.08 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul/U57/CO (FA1D1BWP30P140)     0.04     1.12 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul/U58/CO (FA1D1BWP30P140)     0.04     1.16 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul/U37/CO (FA1D0BWP30P140)     0.05     1.21 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul/U31/CO (FA1D0BWP30P140)     0.05     1.26 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul/U10/ZN (IOA21D1BWP30P140)     0.01     1.27 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul/U6/ZN (ND2D1BWP30P140)     0.02     1.29 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul/U59/CO (FA1D1BWP30P140)     0.04     1.32 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul/U55/Z (XOR2UD1BWP30P140)     0.03     1.35 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul/dataOut[15] (spu_sm_expu_mul_4)     0.00     1.35 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/U10/ZN (INVD1BWP30P140)     0.01     1.36 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/U6/ZN (ND2OPTIBD2BWP30P140)     0.02     1.39 f
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/U9/ZN (NR2OPTPAD1BWP30P140)     0.02     1.41 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/U65/Z (AO22D0BWP30P140)     0.03     1.44 r
  u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/dataOut[6] (spu_sm_expu_4)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_15/EUOut_B3_reg_reg_6_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_15/EUOut_B3_reg_reg_6_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: spu_instr[49]
              (input port clocked by core_clk)
  Endpoint: u_spu_sm_top/u_spu_sm_block_14/EUOut_A7_reg_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  spu_instr[49] (in)                                      0.00       0.10 f
  u_spu_sm_top/sm_input_scale[1] (spu_sm_top_RLatency3_raddr_width13_waddr_width13)     0.00     0.10 f
  u_spu_sm_top/U7/ZN (INVD15BWP30P140)                    0.02       0.12 r
  u_spu_sm_top/U12/ZN (INVD12BWP30P140)                   0.02       0.14 f
  u_spu_sm_top/u_spu_sm_block_14/sm_input_scale[1] (spu_sm_block_1)     0.00     0.14 f
  u_spu_sm_top/u_spu_sm_block_14/U17/ZN (INVD4BWP30P140)     0.02     0.16 r
  u_spu_sm_top/u_spu_sm_block_14/U40/ZN (ND2D3BWP30P140)     0.03     0.18 f
  u_spu_sm_top/u_spu_sm_block_14/U13/ZN (INVD4BWP30P140)     0.03     0.21 r
  u_spu_sm_top/u_spu_sm_block_14/U249/ZN (AOI22D0BWP30P140)     0.02     0.24 f
  u_spu_sm_top/u_spu_sm_block_14/U840/ZN (ND2D0BWP30P140)     0.02     0.26 r
  u_spu_sm_top/u_spu_sm_block_14/U841/ZN (AOI22D0BWP30P140)     0.02     0.28 f
  u_spu_sm_top/u_spu_sm_block_14/U842/ZN (ND2D0BWP30P140)     0.02     0.30 r
  u_spu_sm_top/u_spu_sm_block_14/U843/ZN (IND2D1BWP30P140)     0.02     0.32 f
  u_spu_sm_top/u_spu_sm_block_14/U848/CO (FA1D1BWP30P140)     0.04     0.36 f
  u_spu_sm_top/u_spu_sm_block_14/U855/CO (FA1D1BWP30P140)     0.04     0.40 f
  u_spu_sm_top/u_spu_sm_block_14/U858/CO (FA1D1BWP30P140)     0.04     0.44 f
  u_spu_sm_top/u_spu_sm_block_14/U861/CO (FA1D1BWP30P140)     0.04     0.48 f
  u_spu_sm_top/u_spu_sm_block_14/U864/S (FA1D1BWP30P140)     0.09     0.56 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/dataIn[5] (spu_sm_expu_24)     0.00     0.56 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/dataIn[5] (spu_sm_expu_mul_24)     0.00     0.56 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/U7/ZN (INVD1BWP30P140)     0.02     0.58 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/U42/S (FA1D1BWP30P140)     0.08     0.66 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/U22/CO (FA1D0BWP30P140)     0.05     0.72 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/U23/CO (FA1D0BWP30P140)     0.05     0.77 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/U17/CO (FA1D0BWP30P140)     0.05     0.82 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/U11/CO (FA1D0BWP30P140)     0.05     0.87 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/U12/CO (FA1D0BWP30P140)     0.05     0.92 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/U13/CO (FA1D0BWP30P140)     0.05     0.97 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/U16/CO (FA1D0BWP30P140)     0.05     1.02 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/U49/CO (FA1D1BWP30P140)     0.04     1.06 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/U50/CO (FA1D1BWP30P140)     0.03     1.09 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/U51/CO (FA1D1BWP30P140)     0.03     1.13 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/U24/CO (FA1D0BWP30P140)     0.05     1.18 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/U52/CO (FA1D1BWP30P140)     0.04     1.21 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/U18/CO (FA1D0BWP30P140)     0.05     1.26 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/U53/S (FA1D1BWP30P140)     0.06     1.32 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul/dataOut[14] (spu_sm_expu_mul_24)     0.00     1.32 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/U5/ZN (NR3D0BWP30P140)     0.02     1.35 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/U4/ZN (ND2OPTIBD2BWP30P140)     0.03     1.37 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/U17/ZN (NR2D1BWP30P140)     0.02     1.40 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/U59/ZN (AOI22D0BWP30P140)     0.02     1.42 f
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/U10/ZN (OAI31D0BWP30P140)     0.02     1.44 r
  u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/dataOut[2] (spu_sm_expu_24)     0.00     1.44 r
  u_spu_sm_top/u_spu_sm_block_14/EUOut_A7_reg_reg_2_/D (DFQD1BWP30P140)     0.00     1.44 r
  data arrival time                                                  1.44

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_sm_top/u_spu_sm_block_14/EUOut_A7_reg_reg_2_/CP (DFQD1BWP30P140)     0.00     1.46 r
  library setup time                                     -0.02       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: u_spu_ln_top/u_spu_ln_block_3/quotient_out_2_extend_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk_core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Special_PU         ZeroWireload          tcbn28hpcplusbwp30p140ssg0p81v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock core_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out_reg_1_/CP (DFCNQD1BWP30P140)     0.00 #     0.00 r
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out_reg_1_/Q (DFCNQD1BWP30P140)     0.09     0.09 f
  u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum/div_data_out[1] (spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_12)     0.00     0.09 f
  u_spu_ln_top/u_spu_ln_block_3/U1876/ZN (INVD0BWP30P140)     0.03     0.12 r
  u_spu_ln_top/u_spu_ln_block_3/U2722/CO (HA1D1BWP30P140)     0.03     0.15 r
  u_spu_ln_top/u_spu_ln_block_3/U16/CO (FA1D1BWP30P140)     0.03     0.18 r
  u_spu_ln_top/u_spu_ln_block_3/U1552/CO (FA1D1BWP30P140)     0.04     0.22 r
  u_spu_ln_top/u_spu_ln_block_3/U1887/CO (FA1OPTCD1BWP30P140)     0.03     0.25 r
  u_spu_ln_top/u_spu_ln_block_3/U2656/S (FA1D1BWP30P140)     0.09     0.34 f
  u_spu_ln_top/u_spu_ln_block_3/U2657/ZN (INVD1BWP30P140)     0.06     0.40 r
  u_spu_ln_top/u_spu_ln_block_3/U2694/ZN (MUX2ND0BWP30P140)     0.03     0.43 f
  u_spu_ln_top/u_spu_ln_block_3/U2707/ZN (NR2D0BWP30P140)     0.10     0.53 r
  u_spu_ln_top/u_spu_ln_block_3/U486/ZN (ND2D0BWP30P140)     0.02     0.55 f
  u_spu_ln_top/u_spu_ln_block_3/U484/ZN (ND2D0BWP30P140)     0.02     0.57 r
  u_spu_ln_top/u_spu_ln_block_3/U1718/ZN (AOI221D0BWP30P140)     0.02     0.59 f
  u_spu_ln_top/u_spu_ln_block_3/U2792/ZN (MUX2ND0BWP30P140)     0.04     0.63 f
  u_spu_ln_top/u_spu_ln_block_3/U1717/CO (FA1D0BWP30P140)     0.05     0.69 f
  u_spu_ln_top/u_spu_ln_block_3/U2796/CO (FA1D1BWP30P140)     0.04     0.73 f
  u_spu_ln_top/u_spu_ln_block_3/U1719/S (FA1D0BWP30P140)     0.08     0.81 r
  u_spu_ln_top/u_spu_ln_block_3/U1840/CO (FA1D0BWP30P140)     0.05     0.86 r
  u_spu_ln_top/u_spu_ln_block_3/U1841/CO (FA1D0BWP30P140)     0.05     0.91 r
  u_spu_ln_top/u_spu_ln_block_3/U1842/CO (FA1D0BWP30P140)     0.05     0.97 r
  u_spu_ln_top/u_spu_ln_block_3/U1843/CO (FA1D1BWP30P140)     0.04     1.00 r
  u_spu_ln_top/u_spu_ln_block_3/U52/CO (FA1OPTCD1BWP30P140)     0.03     1.03 r
  u_spu_ln_top/u_spu_ln_block_3/U1886/CO (FA1OPTCD2BWP30P140)     0.03     1.06 r
  u_spu_ln_top/u_spu_ln_block_3/U1941/CO (FA1OPTCD2BWP30P140)     0.02     1.08 r
  u_spu_ln_top/u_spu_ln_block_3/U34/CO (FA1OPTCD1BWP30P140)     0.03     1.11 r
  u_spu_ln_top/u_spu_ln_block_3/U2018/CO (FA1OPTCD2BWP30P140)     0.03     1.14 r
  u_spu_ln_top/u_spu_ln_block_3/U141/CO (FA1OPTCD1BWP30P140)     0.03     1.17 r
  u_spu_ln_top/u_spu_ln_block_3/U271/CO (FA1D1BWP30P140)     0.03     1.20 r
  u_spu_ln_top/u_spu_ln_block_3/U299/ZN (OAI22D0BWP30P140)     0.02     1.22 f
  u_spu_ln_top/u_spu_ln_block_3/U264/ZN (MAOI222D0BWP30P140)     0.03     1.25 r
  u_spu_ln_top/u_spu_ln_block_3/U265/ZN (OAI22D1BWP30P140)     0.02     1.27 f
  u_spu_ln_top/u_spu_ln_block_3/U310/ZN (AOI21D0BWP30P140)     0.02     1.30 r
  u_spu_ln_top/u_spu_ln_block_3/U309/ZN (MOAI22D1BWP30P140)     0.02     1.32 f
  u_spu_ln_top/u_spu_ln_block_3/U306/ZN (AOI21D1BWP30P140)     0.02     1.34 r
  u_spu_ln_top/u_spu_ln_block_3/U303/ZN (MOAI22D1BWP30P140)     0.02     1.36 f
  u_spu_ln_top/u_spu_ln_block_3/U2816/ZN (MAOI222D1BWP30P140)     0.03     1.38 r
  u_spu_ln_top/u_spu_ln_block_3/U1881/ZN (OAI22D1BWP30P140)     0.02     1.40 f
  u_spu_ln_top/u_spu_ln_block_3/U1880/ZN (MAOI222D1BWP30P140)     0.03     1.43 r
  u_spu_ln_top/u_spu_ln_block_3/U2818/ZN (MAOI222D1BWP30P140)     0.03     1.46 f
  u_spu_ln_top/u_spu_ln_block_3/quotient_out_2_extend_reg_30_/D (DFCNQD1BWP30P140)     0.00     1.46 f
  data arrival time                                                  1.46

  clock core_clk (rise edge)                              1.66       1.66
  clock network delay (ideal)                             0.00       1.66
  clock uncertainty                                      -0.20       1.46
  u_spu_ln_top/u_spu_ln_block_3/quotient_out_2_extend_reg_30_/CP (DFCNQD1BWP30P140)     0.00     1.46 r
  library setup time                                      0.00       1.46
  data required time                                                 1.46
  --------------------------------------------------------------------------
  data required time                                                 1.46
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
