/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [21:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [3:0] celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = !(celloutsig_1_2z[0] ? celloutsig_1_2z[2] : celloutsig_1_11z);
  assign celloutsig_0_12z = !(celloutsig_0_9z ? celloutsig_0_3z[2] : celloutsig_0_4z[11]);
  assign celloutsig_0_13z = ~((celloutsig_0_9z | celloutsig_0_0z) & (celloutsig_0_8z[0] | celloutsig_0_5z));
  assign celloutsig_1_4z = ~((in_data[120] | celloutsig_1_3z) & (celloutsig_1_1z | in_data[178]));
  assign celloutsig_1_9z = ~((celloutsig_1_6z[4] | celloutsig_1_1z) & (celloutsig_1_8z | celloutsig_1_0z));
  assign celloutsig_1_10z = ~((celloutsig_1_4z | celloutsig_1_6z[13]) & (celloutsig_1_9z | celloutsig_1_6z[2]));
  assign celloutsig_0_5z = ~(celloutsig_0_4z[12] ^ celloutsig_0_4z[18]);
  assign celloutsig_0_10z = ~(celloutsig_0_8z[6] ^ celloutsig_0_1z);
  assign celloutsig_0_15z = ~(celloutsig_0_4z[4] ^ celloutsig_0_12z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z ^ in_data[56]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z[4] ^ celloutsig_1_0z);
  assign celloutsig_1_7z = ~(celloutsig_1_6z[0] ^ celloutsig_1_2z[5]);
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_9z = celloutsig_0_4z[18:11] <= { celloutsig_0_6z[12:6], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[63:55] <= in_data[12:4];
  assign celloutsig_0_17z = { celloutsig_0_14z, celloutsig_0_7z } <= { celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_18z[9:1], _00_ } <= { celloutsig_0_6z[10:0], celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[189:162] <= in_data[186:159];
  assign celloutsig_1_8z = { celloutsig_1_6z[12:6], celloutsig_1_0z, celloutsig_1_5z } <= { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_12z = - { celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_18z = - { celloutsig_1_12z[9:2], celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_0_14z = - celloutsig_0_3z;
  assign celloutsig_1_2z = - in_data[190:185];
  assign celloutsig_0_3z = - { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_0z = ^ in_data[28:15];
  assign celloutsig_1_11z = ^ { in_data[123:114], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_7z = ^ celloutsig_0_4z[13:4];
  assign celloutsig_1_1z = ^ { in_data[107:101], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = { in_data[8:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } <<< { in_data[93:75], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_2z[5:2] <<< { celloutsig_1_17z[1:0], celloutsig_1_13z, celloutsig_1_10z };
  assign celloutsig_0_18z = { in_data[78:71], celloutsig_0_10z, celloutsig_0_15z } <<< { celloutsig_0_4z[15:7], celloutsig_0_1z };
  assign celloutsig_0_19z = celloutsig_0_4z[13:10] <<< { _00_[2:0], celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_2z[4:2], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z } <<< { celloutsig_1_2z[5:1], celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_4z[15:3] - in_data[47:35];
  assign celloutsig_0_8z = { celloutsig_0_6z[12:7], celloutsig_0_1z } - { celloutsig_0_4z[20:15], celloutsig_0_5z };
  assign celloutsig_1_6z = { in_data[146:133], celloutsig_1_5z } - in_data[127:108];
  always_latch
    if (clkin_data[32]) celloutsig_1_17z = 4'h0;
    else if (clkin_data[64]) celloutsig_1_17z = { celloutsig_1_12z[8:7], celloutsig_1_1z, celloutsig_1_4z };
  assign { out_data[137:128], out_data[99:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
