#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fc802f0a7a0 .scope module, "tb_mimetic_top" "tb_mimetic_top" 2 3;
 .timescale -9 -12;
v0x6000000f4f30_0 .var "clk", 0 0;
v0x6000000f4fc0_0 .net "dac_cs_n", 0 0, v0x6000000f4090_0;  1 drivers
v0x6000000f5050_0 .net "dac_mosi", 0 0, v0x6000000f4120_0;  1 drivers
v0x6000000f50e0_0 .net "dac_sclk", 0 0, v0x6000000f4240_0;  1 drivers
v0x6000000f5170_0 .var "enable_mimetic", 0 0;
v0x6000000f5200_0 .var "rst_n", 0 0;
S_0x7fc802f0ab20 .scope module, "uut" "q_os_mimetic_top" 2 17, 3 3 0, S_0x7fc802f0a7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable_mimetic";
    .port_info 3 /OUTPUT 1 "dac_mosi";
    .port_info 4 /OUTPUT 1 "dac_sclk";
    .port_info 5 /OUTPUT 1 "dac_cs_n";
L_0x6000019f4000 .functor NOT 1, v0x6000000f5200_0, C4<0>, C4<0>, C4<0>;
v0x6000000f4990_0 .net "clk", 0 0, v0x6000000f4f30_0;  1 drivers
v0x6000000f4a20_0 .net "dac_cs_n", 0 0, v0x6000000f4090_0;  alias, 1 drivers
v0x6000000f4ab0_0 .net "dac_mosi", 0 0, v0x6000000f4120_0;  alias, 1 drivers
v0x6000000f4b40_0 .net "dac_sclk", 0 0, v0x6000000f4240_0;  alias, 1 drivers
v0x6000000f4bd0_0 .net "enable_mimetic", 0 0, v0x6000000f5170_0;  1 drivers
v0x6000000f4c60_0 .var "r_start_tx", 0 0;
v0x6000000f4cf0_0 .net "rst_n", 0 0, v0x6000000f5200_0;  1 drivers
v0x6000000f4d80_0 .net "w_hphyspi", 11 0, v0x6000000f4630_0;  1 drivers
v0x6000000f4e10_0 .net "w_sphyspi", 11 0, v0x6000000f4900_0;  1 drivers
v0x6000000f4ea0_0 .net "w_tx_done", 0 0, v0x6000000f4480_0;  1 drivers
S_0x7fc802f0aee0 .scope module, "u_spi_tx" "SPHY_SPI_Transmitter" 3 49, 4 3 0, S_0x7fc802f0ab20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start_tx";
    .port_info 3 /INPUT 12 "wave_data";
    .port_info 4 /OUTPUT 1 "mosi";
    .port_info 5 /OUTPUT 1 "sclk";
    .port_info 6 /OUTPUT 1 "cs_n";
    .port_info 7 /OUTPUT 1 "tx_done";
P_0x600000ef0100 .param/l "DAC_CONFIG_BITS" 0 4 17, C4<0011>;
P_0x600000ef0140 .param/l "STATE_DONE" 1 4 22, C4<10>;
P_0x600000ef0180 .param/l "STATE_IDLE" 1 4 20, C4<00>;
P_0x600000ef01c0 .param/l "STATE_TX" 1 4 21, C4<01>;
v0x6000000f0240_0 .var "bit_counter", 4 0;
v0x6000000f4000_0 .net "clk", 0 0, v0x6000000f4f30_0;  alias, 1 drivers
v0x6000000f4090_0 .var "cs_n", 0 0;
v0x6000000f4120_0 .var "mosi", 0 0;
v0x6000000f41b0_0 .net "rst_n", 0 0, v0x6000000f5200_0;  alias, 1 drivers
v0x6000000f4240_0 .var "sclk", 0 0;
v0x6000000f42d0_0 .var "shift_register", 15 0;
v0x6000000f4360_0 .net "start_tx", 0 0, v0x6000000f4c60_0;  1 drivers
v0x6000000f43f0_0 .var "state", 1 0;
v0x6000000f4480_0 .var "tx_done", 0 0;
v0x6000000f4510_0 .net "wave_data", 11 0, v0x6000000f4630_0;  alias, 1 drivers
E_0x6000027f3300/0 .event negedge, v0x6000000f41b0_0;
E_0x6000027f3300/1 .event posedge, v0x6000000f4000_0;
E_0x6000027f3300 .event/or E_0x6000027f3300/0, E_0x6000027f3300/1;
S_0x7fc803904080 .scope module, "u_wave_gen" "SPHY_Wave_Generator" 3 38, 5 3 0, S_0x7fc802f0ab20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 12 "hphyspi";
    .port_info 3 /OUTPUT 12 "sphyspi";
P_0x600001cf4080 .param/l "FREQ_H" 0 5 14, C4<000001100110011001100110>;
P_0x600001cf40c0 .param/l "FREQ_S" 0 5 15, C4<000011001100110011001100>;
v0x6000000f45a0_0 .net "clk", 0 0, v0x6000000f4f30_0;  alias, 1 drivers
v0x6000000f4630_0 .var "hphyspi", 11 0;
v0x6000000f46c0_0 .var "phase_acc_h", 23 0;
v0x6000000f4750_0 .var "phase_acc_s", 23 0;
v0x6000000f47e0_0 .net "reset", 0 0, L_0x6000019f4000;  1 drivers
v0x6000000f4870 .array "sphy_lut", 255 0, 11 0;
v0x6000000f4900_0 .var "sphyspi", 11 0;
E_0x6000027f40c0 .event posedge, v0x6000000f4000_0;
    .scope S_0x7fc803904080;
T_0 ;
    %vpi_call 5 21 "$readmemh", "sphy_table.mem", v0x6000000f4870 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fc803904080;
T_1 ;
    %wait E_0x6000027f40c0;
    %load/vec4 v0x6000000f47e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000000f46c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x6000000f4750_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000000f4630_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000000f4900_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000000f46c0_0;
    %addi 419430, 0, 24;
    %assign/vec4 v0x6000000f46c0_0, 0;
    %load/vec4 v0x6000000f4750_0;
    %addi 838860, 0, 24;
    %assign/vec4 v0x6000000f4750_0, 0;
    %load/vec4 v0x6000000f46c0_0;
    %parti/s 8, 16, 6;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000000f4870, 4;
    %assign/vec4 v0x6000000f4630_0, 0;
    %load/vec4 v0x6000000f4750_0;
    %parti/s 8, 16, 6;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000000f4870, 4;
    %assign/vec4 v0x6000000f4900_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc802f0aee0;
T_2 ;
    %wait E_0x6000027f3300;
    %load/vec4 v0x6000000f41b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000000f43f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000f4120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000f4240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000000f4090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000f4480_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x6000000f0240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000000f42d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000000f43f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000000f4090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000f4240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000f4480_0, 0;
    %load/vec4 v0x6000000f4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 3, 0, 4;
    %load/vec4 v0x6000000f4510_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000000f42d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000f4090_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x6000000f0240_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000000f43f0_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x6000000f4240_0;
    %inv;
    %assign/vec4 v0x6000000f4240_0, 0;
    %load/vec4 v0x6000000f4240_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000000f42d0_0;
    %load/vec4 v0x6000000f0240_0;
    %part/u 1;
    %assign/vec4 v0x6000000f4120_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x6000000f0240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000000f43f0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x6000000f0240_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x6000000f0240_0, 0;
T_2.11 ;
T_2.9 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000000f4090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000f4240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000000f4480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000000f43f0_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc802f0ab20;
T_3 ;
    %wait E_0x6000027f3300;
    %load/vec4 v0x6000000f4cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000f4c60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000000f4bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x6000000f4ea0_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.6, 8;
    %load/vec4 v0x6000000f4c60_0;
    %cmpi/e 0, 0, 1;
    %flag_or 8, 4;
T_3.6;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000000f4c60_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000f4c60_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000000f4c60_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fc802f0a7a0;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v0x6000000f4f30_0;
    %inv;
    %store/vec4 v0x6000000f4f30_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fc802f0a7a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000000f4f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000000f5200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000000f5170_0, 0, 1;
    %vpi_call 2 38 "$dumpfile", "mimetic_sim.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc802f0a7a0 {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000000f5200_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000000f5170_0, 0, 1;
    %vpi_call 2 48 "$display", "Mimetic Bridge Enabled. Sending SPHY Waves to DAC..." {0 0 0};
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000000f5170_0, 0, 1;
    %vpi_call 2 55 "$display", "Mimetic Bridge Disabled." {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 59 "$display", "Simulation Complete." {0 0 0};
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "hardware/hdl/tb_mimetic_top.v";
    "hardware/hdl/q_os_mimetic_top.v";
    "hardware/hdl/sphy_spi_transmitter.v";
    "hardware/hdl/sphy_wave_gen.v";
