Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne03.ecn.purdue.edu, pid 6191
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/facesim/kite_medium_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/facesim --router_map_file configs/topologies/paper_solutions/kite_medium_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_medium_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_medium_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463eee3668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463eeec6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463eef46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463eeff6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ef076d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee916d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee996d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463eea26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463eeac6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463eeb46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463eebe6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463eec66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee506d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee586d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee626d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee6a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee756d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee7d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee856d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee0f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee176d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee216d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee2a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee346d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee3d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee466d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463edcf6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463edd86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ede26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463edea6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463edf46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463edfc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ee066d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed8e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed976d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463eda06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463edaa6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463edb36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463edbc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463edc56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed4e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed586d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed606d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed696d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed736d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed7c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed856d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed0e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed176d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed206d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed296d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed326d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed3c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed456d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ecce6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ecd76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ece06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ece96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ecf26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ecfa6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed046d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ed0c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ec956d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f463ec9e6d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eca93c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eca9e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ecb2898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ecba320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ecbad68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ecc37f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eccc278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eccccc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec55748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec5e1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec5ec18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec666a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec6f128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec6fb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec785f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec82080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec82ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec8b550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec8bf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec14a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec1c4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec1cef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec25978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec2f400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec2fe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec388d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec40358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec40da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec4a828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ebd32b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ebd3cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ebdc780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ebe5208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ebe5c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ebee6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ebf7160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ebf7ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ebff630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec090b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ec09b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eb92588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eb92fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eb9ca58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eba54e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eba5f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ebad9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ebb6438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ebb6e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ebbf908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ebc8390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463ebc8dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eb51860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eb592e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eb59d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eb637b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eb6c240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eb6cc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eb74710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463fceb0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463fcebb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eb845f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eb0e080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eb0eac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f463eb17550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f463eb17e80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f463eb1e0f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f463eb1e320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f463eb1e550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f463eb1e780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f463eb1e9b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f463eb1ebe0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f463eb1ee10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f463eb2b080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f463eb2b2b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f463eb2b4e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f463eb2b710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f463eb2b940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f463eb2bb70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f463eb2bda0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f463eb2bfd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f463eaddef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f463eae6550>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_medium_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_medium_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_medium_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 40826279412000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 41188705167000 because a thread reached the max instruction count
