# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 567153957 # Weave simulation time
 time: # Simulator time breakdown
  init: 44692048930
  bound: 8831605504
  weave: 669744439
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 11485 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 114850150 # Simulated unhalted cycles
   cCycles: 12178844 # Cycles due to contention stalls
   instrs: 100003266 # Simulated instructions
   uops: 113803432 # Retired micro-ops
   bbls: 14845528 # Basic blocks
   approxInstrs: 596117 # Instrs with approx uop decoding
   mispredBranches: 789658 # Mispredicted branches
   condBranches: 12874563 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 19606266 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 195 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 784 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 732 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 97216 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 25365625 # Filtered GETS hits
   fhGETX: 11420454 # Filtered GETX hits
   hGETS: 995115 # GETS hits
   hGETX: 1643741 # GETX hits
   mGETS: 1934863 # GETS misses
   mGETXIM: 1092966 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 710 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 122906620 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 949817 # GETS hits
   hGETX: 120817 # GETX hits
   mGETS: 985830 # GETS misses
   mGETXIM: 972149 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 942535 # Clean evictions (from lower level)
   PUTX: 2084072 # Dirty evictions (from lower level)
   INV: 17007 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 92717706 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 849160 # GETS hits
   hGETX: 600750 # GETX hits
   mGETS: 136670 # GETS misses
   mGETXIM: 371399 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 572613 # Clean evictions (from lower level)
   PUTX: 1364263 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 45726210 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 126370 # Read requests
   wr: 99284 # Write requests
   rdlat: 17382190 # Total latency experienced by read requests
   wrlat: 14729905 # Total latency experienced by write requests
   rdhits: 3087 # Read row hits
   wrhits: 1075 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 440
    12: 485
    13: 111202
    14: 3799
    15: 2745
    16: 1622
    17: 718
    18: 772
    19: 780
    20: 941
    21: 653
    22: 268
    23: 317
    24: 241
    25: 120
    26: 58
    27: 58
    28: 66
    29: 62
    30: 81
    31: 63
    32: 67
    33: 67
    34: 65
    35: 58
    36: 69
    37: 73
    38: 70
    39: 66
    40: 76
    41: 72
    42: 70
    43: 47
    44: 29
    45: 10
    46: 10
    47: 13
    48: 8
    49: 2
    50: 4
    51: 2
    52: 1
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 128046 # Read requests
   wr: 100757 # Write requests
   rdlat: 17619807 # Total latency experienced by read requests
   wrlat: 15024788 # Total latency experienced by write requests
   rdhits: 3186 # Read row hits
   wrhits: 1134 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 2
    10: 0
    11: 397
    12: 521
    13: 112501
    14: 3926
    15: 2805
    16: 1683
    17: 745
    18: 769
    19: 830
    20: 977
    21: 641
    22: 260
    23: 298
    24: 290
    25: 138
    26: 59
    27: 57
    28: 68
    29: 68
    30: 76
    31: 65
    32: 74
    33: 73
    34: 80
    35: 72
    36: 59
    37: 70
    38: 69
    39: 56
    40: 65
    41: 79
    42: 64
    43: 30
    44: 23
    45: 18
    46: 8
    47: 15
    48: 8
    49: 0
    50: 2
    51: 0
    52: 4
    53: 1
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 126875 # Read requests
   wr: 100090 # Write requests
   rdlat: 17478807 # Total latency experienced by read requests
   wrlat: 14960806 # Total latency experienced by write requests
   rdhits: 3475 # Read row hits
   wrhits: 1208 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 1
    10: 1
    11: 463
    12: 561
    13: 111057
    14: 3822
    15: 2881
    16: 1676
    17: 845
    18: 843
    19: 862
    20: 982
    21: 613
    22: 236
    23: 267
    24: 277
    25: 164
    26: 64
    27: 52
    28: 47
    29: 65
    30: 87
    31: 87
    32: 76
    33: 87
    34: 76
    35: 74
    36: 78
    37: 87
    38: 62
    39: 73
    40: 58
    41: 73
    42: 61
    43: 37
    44: 14
    45: 19
    46: 14
    47: 11
    48: 6
    49: 3
    50: 5
    51: 0
    52: 3
    53: 1
    54: 3
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 126777 # Read requests
   wr: 100004 # Write requests
   rdlat: 17463884 # Total latency experienced by read requests
   wrlat: 14923852 # Total latency experienced by write requests
   rdhits: 3233 # Read row hits
   wrhits: 1158 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 433
    12: 529
    13: 111199
    14: 3809
    15: 2806
    16: 1622
    17: 830
    18: 783
    19: 864
    20: 1014
    21: 598
    22: 272
    23: 324
    24: 255
    25: 146
    26: 69
    27: 61
    28: 63
    29: 64
    30: 98
    31: 60
    32: 67
    33: 55
    34: 81
    35: 74
    36: 64
    37: 82
    38: 73
    39: 73
    40: 63
    41: 72
    42: 69
    43: 38
    44: 16
    45: 16
    46: 6
    47: 14
    48: 9
    49: 4
    50: 1
    51: 1
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 11485
  rqSzHist: # Run queue size histogram
   0: 11485
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 114850150
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100003266
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
