
*** Running vivado
    with args -log zynq_soc_videoProcess_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_soc_videoProcess_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source zynq_soc_videoProcess_0.tcl -notrace
Command: synth_design -top zynq_soc_videoProcess_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11260 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 396.934 ; gain = 83.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_soc_videoProcess_0' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_videoProcess_0/synth/zynq_soc_videoProcess_0.vhd:111]
	Parameter C_config_axis_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_config_axis_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_rgb_s_axis_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_m_axis_mm2s_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_m_axis_mm2s_START_COUNT bound to: 32 - type: integer 
	Parameter C_rgb_m_axis_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_rgb_m_axis_START_COUNT bound to: 32 - type: integer 
	Parameter revision_number bound to: 32'b00010000001000010010000000011000 
	Parameter i_data_width bound to: 8 - type: integer 
	Parameter s_data_width bound to: 16 - type: integer 
	Parameter i_precision bound to: 12 - type: integer 
	Parameter i_full_range bound to: 0 - type: bool 
	Parameter conf_data_width bound to: 32 - type: integer 
	Parameter conf_addr_width bound to: 4 - type: integer 
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'videoProcess_v1_0' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0.vhd:4' bound to instance 'U0' of component 'videoProcess_v1_0' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_videoProcess_0/synth/zynq_soc_videoProcess_0.vhd:241]
INFO: [Synth 8-638] synthesizing module 'videoProcess_v1_0' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0.vhd:79]
	Parameter revision_number bound to: 270606360 - type: integer 
	Parameter C_rgb_m_axis_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_rgb_m_axis_START_COUNT bound to: 32 - type: integer 
	Parameter C_rgb_s_axis_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_m_axis_mm2s_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_m_axis_mm2s_START_COUNT bound to: 32 - type: integer 
	Parameter C_config_axis_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_config_axis_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter i_data_width bound to: 8 - type: integer 
	Parameter s_data_width bound to: 16 - type: integer 
	Parameter i_precision bound to: 12 - type: integer 
	Parameter i_full_range bound to: 0 - type: bool 
	Parameter conf_data_width bound to: 32 - type: integer 
	Parameter conf_addr_width bound to: 4 - type: integer 
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'd5m_raw_data' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/d5m_raw_data.vhd:4' bound to instance 'mod1_inst' of component 'd5m_raw_data' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0.vhd:407]
INFO: [Synth 8-638] synthesizing module 'd5m_raw_data' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/d5m_raw_data.vhd:18]
INFO: [Synth 8-226] default block is never used [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/d5m_raw_data.vhd:291]
WARNING: [Synth 8-6014] Unused sequential element p1sof_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/d5m_raw_data.vhd:94]
WARNING: [Synth 8-3936] Found unconnected internal register 'ram1video_reg' and it is trimmed from '32' to '27' bits. [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/d5m_raw_data.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_data_reg' and it is trimmed from '32' to '27' bits. [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/d5m_raw_data.vhd:140]
INFO: [Synth 8-4471] merging register 'ptvalid_reg' into 'tvalidR_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/d5m_raw_data.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element ptvalid_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/d5m_raw_data.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'd5m_raw_data' (1#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/d5m_raw_data.vhd:18]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter adwr_width bound to: 15 - type: integer 
	Parameter p_data_width bound to: 11 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'buffer_controller' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:177' bound to instance 'mod2_inst' of component 'buffer_controller' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0.vhd:420]
INFO: [Synth 8-638] synthesizing module 'buffer_controller' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:194]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter adwr_width bound to: 15 - type: integer 
	Parameter p_data_width bound to: 11 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 11 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:123' bound to instance 'int_line_d0' of component 'tap_buffer' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:301]
INFO: [Synth 8-638] synthesizing module 'tap_buffer' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:137]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 11 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tap_buffer' (2#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:137]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 11 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:123' bound to instance 'int_line_d1' of component 'tap_buffer' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:314]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 11 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:123' bound to instance 'int_line_d2' of component 'tap_buffer' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:327]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 11 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:123' bound to instance 'int_line_d3' of component 'tap_buffer' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:340]
INFO: [Synth 8-256] done synthesizing module 'buffer_controller' (3#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:194]
	Parameter rgbo_width bound to: 8 - type: integer 
	Parameter cont_width bound to: 16 - type: integer 
	Parameter p_data_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'raw2rgb' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:4' bound to instance 'mod3_inst' of component 'raw2rgb' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0.vhd:436]
INFO: [Synth 8-638] synthesizing module 'raw2rgb' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:21]
	Parameter rgbo_width bound to: 8 - type: integer 
	Parameter cont_width bound to: 16 - type: integer 
	Parameter p_data_width bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'raw2rgb' (4#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:21]
	Parameter i_data_width bound to: 8 - type: integer 
	Parameter C_WHOLE_WIDTH bound to: 3 - type: integer 
	Parameter C_FRAC_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'color_correction' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/color_correction.vhd:90' bound to instance 'mod4_inst' of component 'color_correction' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0.vhd:452]
INFO: [Synth 8-638] synthesizing module 'color_correction' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/color_correction.vhd:112]
	Parameter i_data_width bound to: 8 - type: integer 
	Parameter C_WHOLE_WIDTH bound to: 3 - type: integer 
	Parameter C_FRAC_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/color_correction.vhd:247]
WARNING: [Synth 8-6014] Unused sequential element sum_r_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/color_correction.vhd:283]
WARNING: [Synth 8-6014] Unused sequential element sum_g_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/color_correction.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element sum_b_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/color_correction.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'color_correction' (5#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/color_correction.vhd:112]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter adwr_width bound to: 15 - type: integer 
	Parameter p_data_width bound to: 7 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'frameProcess' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/frameProcess.vhd:4' bound to instance 'mod5_inst' of component 'frameProcess' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0.vhd:472]
INFO: [Synth 8-638] synthesizing module 'frameProcess' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/frameProcess.vhd:44]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter adwr_width bound to: 15 - type: integer 
	Parameter p_data_width bound to: 7 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
	Parameter img_width bound to: 4096 - type: integer 
	Parameter adwr_width bound to: 15 - type: integer 
	Parameter p_data_width bound to: 7 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'sobel' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:4' bound to instance 'mod5_1_inst' of component 'sobel' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/frameProcess.vhd:150]
INFO: [Synth 8-638] synthesizing module 'sobel' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:36]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter adwr_width bound to: 15 - type: integer 
	Parameter p_data_width bound to: 7 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
	Parameter img_width bound to: 4096 - type: integer 
	Parameter adwr_width bound to: 15 - type: integer 
	Parameter p_data_width bound to: 7 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'buffer_controller' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:177' bound to instance 'mod6_1_1_inst' of component 'buffer_controller' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:176]
INFO: [Synth 8-638] synthesizing module 'buffer_controller__parameterized1' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:194]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter adwr_width bound to: 15 - type: integer 
	Parameter p_data_width bound to: 7 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 7 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:123' bound to instance 'int_line_d0' of component 'tap_buffer' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:301]
INFO: [Synth 8-638] synthesizing module 'tap_buffer__parameterized2' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:137]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 7 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tap_buffer__parameterized2' (5#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:137]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 7 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:123' bound to instance 'int_line_d1' of component 'tap_buffer' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:314]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 7 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:123' bound to instance 'int_line_d2' of component 'tap_buffer' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:327]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 7 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:123' bound to instance 'int_line_d3' of component 'tap_buffer' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:340]
INFO: [Synth 8-256] done synthesizing module 'buffer_controller__parameterized1' (5#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:194]
INFO: [Synth 8-3491] module 'squareRoot' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:4' bound to instance 'mod6_1_2_inst' of component 'squareRoot' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:365]
INFO: [Synth 8-638] synthesizing module 'squareRoot' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'squareRoot' (6#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sobel' (7#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:36]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter adwr_width bound to: 15 - type: integer 
	Parameter p_data_width bound to: 7 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'imageFilter' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageFilter.vhd:4' bound to instance 'mod5_2_inst' of component 'imageFilter' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/frameProcess.vhd:182]
INFO: [Synth 8-638] synthesizing module 'imageFilter' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageFilter.vhd:23]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter adwr_width bound to: 15 - type: integer 
	Parameter p_data_width bound to: 7 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
	Parameter img_width bound to: 4096 - type: integer 
	Parameter adwr_width bound to: 15 - type: integer 
	Parameter p_data_width bound to: 23 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'buffer_controller' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:177' bound to instance 'RGB_inst' of component 'buffer_controller' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageFilter.vhd:74]
INFO: [Synth 8-638] synthesizing module 'buffer_controller__parameterized3' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:194]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter adwr_width bound to: 15 - type: integer 
	Parameter p_data_width bound to: 23 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 23 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:123' bound to instance 'int_line_d0' of component 'tap_buffer' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:301]
INFO: [Synth 8-638] synthesizing module 'tap_buffer__parameterized4' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:137]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 23 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tap_buffer__parameterized4' (7#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:137]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 23 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:123' bound to instance 'int_line_d1' of component 'tap_buffer' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:314]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 23 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:123' bound to instance 'int_line_d2' of component 'tap_buffer' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:327]
	Parameter img_width bound to: 4096 - type: integer 
	Parameter p_data_width bound to: 23 - type: integer 
	Parameter addr_width bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'tap_buffer' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:123' bound to instance 'int_line_d3' of component 'tap_buffer' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:340]
INFO: [Synth 8-256] done synthesizing module 'buffer_controller__parameterized3' (7#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/buffer_controller.vhd:194]
INFO: [Synth 8-3491] module 'imageRGBmac' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageRGBmac.vhd:4' bound to instance 'MAC_R_inst' of component 'imageRGBmac' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageFilter.vhd:90]
INFO: [Synth 8-638] synthesizing module 'imageRGBmac' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageRGBmac.vhd:13]
WARNING: [Synth 8-6014] Unused sequential element tpd3_reg[vTap0x] was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageRGBmac.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element tpd3_reg[vTap2x] was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageRGBmac.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'imageRGBmac' (8#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageRGBmac.vhd:13]
INFO: [Synth 8-3491] module 'imageRGBmac' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageRGBmac.vhd:4' bound to instance 'MAC_G_inst' of component 'imageRGBmac' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageFilter.vhd:98]
INFO: [Synth 8-3491] module 'imageRGBmac' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageRGBmac.vhd:4' bound to instance 'MAC_B_inst' of component 'imageRGBmac' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageFilter.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element d2R_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageFilter.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element d2G_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageFilter.vhd:124]
WARNING: [Synth 8-6014] Unused sequential element d2B_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageFilter.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element d4en_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageFilter.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element d3en_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageFilter.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'imageFilter' (9#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageFilter.vhd:23]
INFO: [Synth 8-3491] module 'detect' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/detect.vhd:4' bound to instance 'mod5_3_inst' of component 'detect' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/frameProcess.vhd:202]
INFO: [Synth 8-638] synthesizing module 'detect' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/detect.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'detect' (10#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/detect.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element d1R_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/frameProcess.vhd:228]
WARNING: [Synth 8-6014] Unused sequential element d2R_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/frameProcess.vhd:229]
WARNING: [Synth 8-6014] Unused sequential element d1G_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/frameProcess.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element d2G_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/frameProcess.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element d1B_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/frameProcess.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element d2B_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/frameProcess.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'frameProcess' (11#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/frameProcess.vhd:44]
	Parameter i_data_width bound to: 8 - type: integer 
	Parameter i_precision bound to: 12 - type: integer 
	Parameter i_full_range bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'rgb_ycbcr' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:83' bound to instance 'mod6_inst' of component 'rgb_ycbcr' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0.vhd:511]
INFO: [Synth 8-638] synthesizing module 'rgb_ycbcr' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:100]
	Parameter i_data_width bound to: 8 - type: integer 
	Parameter i_precision bound to: 12 - type: integer 
	Parameter i_full_range bound to: 0 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:234]
WARNING: [Synth 8-6014] Unused sequential element temp_y_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:270]
WARNING: [Synth 8-6014] Unused sequential element temp_cb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:271]
WARNING: [Synth 8-6014] Unused sequential element temp_cr_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:272]
WARNING: [Synth 8-6014] Unused sequential element y_round_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:299]
WARNING: [Synth 8-6014] Unused sequential element cb_round_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:309]
WARNING: [Synth 8-6014] Unused sequential element cr_round_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:314]
INFO: [Synth 8-256] done synthesizing module 'rgb_ycbcr' (12#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:100]
	Parameter i_data_width bound to: 8 - type: integer 
	Parameter s_data_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'videoProcess_v1_0_rgb_m_axis' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_rgb_m_axis.vhd:5' bound to instance 'mod7_inst' of component 'videoProcess_v1_0_rgb_m_axis' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0.vhd:527]
INFO: [Synth 8-638] synthesizing module 'videoProcess_v1_0_rgb_m_axis' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_rgb_m_axis.vhd:44]
	Parameter i_data_width bound to: 8 - type: integer 
	Parameter s_data_width bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element tx_axis_tready_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_rgb_m_axis.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'videoProcess_v1_0_rgb_m_axis' (13#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_rgb_m_axis.vhd:44]
	Parameter s_data_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'videoProcess_v1_0_m_axis_mm2s' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_m_axis_mm2s.vhd:4' bound to instance 'mod8_inst' of component 'videoProcess_v1_0_m_axis_mm2s' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0.vhd:565]
INFO: [Synth 8-638] synthesizing module 'videoProcess_v1_0_m_axis_mm2s' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_m_axis_mm2s.vhd:25]
	Parameter s_data_width bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_m_axis_mm2s.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element axis_tvalid_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_m_axis_mm2s.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element maxis_mm2s_tready_db_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_m_axis_mm2s.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element wrchx_cont_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_m_axis_mm2s.vhd:57]
INFO: [Synth 8-4471] merging register 'm_axis_mm2s_tdest_reg[0:0]' into 'm_axis_mm2s_tid_reg[0:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_m_axis_mm2s.vhd:89]
INFO: [Synth 8-4471] merging register 'm_axis_mm2s_tstrb_reg[2:0]' into 'm_axis_mm2s_tkeep_reg[2:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_m_axis_mm2s.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element m_axis_mm2s_tdest_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_m_axis_mm2s.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element m_axis_mm2s_tstrb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_m_axis_mm2s.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'videoProcess_v1_0_m_axis_mm2s' (14#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_m_axis_mm2s.vhd:25]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'videoProcess_v1_0_config_axis' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_config_axis.vhd:4' bound to instance 'mod9_inst' of component 'videoProcess_v1_0_config_axis' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0.vhd:585]
INFO: [Synth 8-638] synthesizing module 'videoProcess_v1_0_config_axis' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_config_axis.vhd:55]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_config_axis.vhd:203]
INFO: [Synth 8-226] default block is never used [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_config_axis.vhd:487]
WARNING: [Synth 8-6014] Unused sequential element slv_reg29_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_config_axis.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element slv_reg30_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_config_axis.vhd:198]
WARNING: [Synth 8-6014] Unused sequential element slv_reg31_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_config_axis.vhd:199]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_config_axis.vhd:201]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_config_axis.vhd:486]
WARNING: [Synth 8-6014] Unused sequential element dataBuffer_reg[18] was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_config_axis.vhd:570]
WARNING: [Synth 8-6014] Unused sequential element dataBuffer_reg[19] was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_config_axis.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'videoProcess_v1_0_config_axis' (15#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_config_axis.vhd:55]
INFO: [Synth 8-3491] module 'digi_clk' declared at 'v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/digi_clk.vhd:5' bound to instance 'mod10_inst' of component 'digi_clk' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0.vhd:635]
INFO: [Synth 8-638] synthesizing module 'digi_clk' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/digi_clk.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'digi_clk' (16#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/digi_clk.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'videoProcess_v1_0' (17#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc_videoProcess_0' (18#1) [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_videoProcess_0/synth/zynq_soc_videoProcess_0.vhd:111]
WARNING: [Synth 8-3331] design videoProcess_v1_0_config_axis has unconnected port m_axis_mm2s_aresetn
WARNING: [Synth 8-3331] design videoProcess_v1_0_config_axis has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design videoProcess_v1_0_config_axis has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design videoProcess_v1_0_config_axis has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design videoProcess_v1_0_config_axis has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design videoProcess_v1_0_config_axis has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design videoProcess_v1_0_config_axis has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design videoProcess_v1_0_m_axis_mm2s has unconnected port m_axis_mm2s_tready
WARNING: [Synth 8-3331] design videoProcess_v1_0_rgb_m_axis has unconnected port endOfFrame
WARNING: [Synth 8-3331] design videoProcess_v1_0_rgb_m_axis has unconnected port rgb_m_axis_tready
WARNING: [Synth 8-3331] design detect has unconnected port rst_l
WARNING: [Synth 8-3331] design buffer_controller__parameterized3 has unconnected port i_wadd[15]
WARNING: [Synth 8-3331] design buffer_controller__parameterized3 has unconnected port i_wadd[14]
WARNING: [Synth 8-3331] design buffer_controller__parameterized3 has unconnected port i_wadd[13]
WARNING: [Synth 8-3331] design buffer_controller__parameterized3 has unconnected port i_wadd[12]
WARNING: [Synth 8-3331] design buffer_controller__parameterized3 has unconnected port i_radd[15]
WARNING: [Synth 8-3331] design buffer_controller__parameterized3 has unconnected port i_radd[14]
WARNING: [Synth 8-3331] design buffer_controller__parameterized3 has unconnected port i_radd[13]
WARNING: [Synth 8-3331] design buffer_controller__parameterized3 has unconnected port i_radd[12]
WARNING: [Synth 8-3331] design buffer_controller__parameterized1 has unconnected port i_wadd[15]
WARNING: [Synth 8-3331] design buffer_controller__parameterized1 has unconnected port i_wadd[14]
WARNING: [Synth 8-3331] design buffer_controller__parameterized1 has unconnected port i_wadd[13]
WARNING: [Synth 8-3331] design buffer_controller__parameterized1 has unconnected port i_wadd[12]
WARNING: [Synth 8-3331] design buffer_controller__parameterized1 has unconnected port i_radd[15]
WARNING: [Synth 8-3331] design buffer_controller__parameterized1 has unconnected port i_radd[14]
WARNING: [Synth 8-3331] design buffer_controller__parameterized1 has unconnected port i_radd[13]
WARNING: [Synth 8-3331] design buffer_controller__parameterized1 has unconnected port i_radd[12]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal1[31]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal1[30]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal1[29]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal1[28]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal1[27]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal1[26]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal1[25]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal1[24]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal1[23]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal1[22]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal1[21]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal1[20]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal1[19]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal1[18]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal1[17]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal1[16]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal2[31]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal2[30]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal2[29]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal2[28]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal2[27]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal2[26]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal2[25]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal2[24]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal2[23]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal2[22]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal2[21]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal2[20]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal2[19]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal2[18]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal2[17]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal2[16]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal3[31]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal3[30]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal3[29]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal3[28]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal3[27]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal3[26]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal3[25]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal3[24]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal3[23]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal3[22]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal3[21]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal3[20]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal3[19]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal3[18]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal3[17]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal3[16]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal4[31]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal4[30]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal4[29]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal4[28]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal4[27]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal4[26]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal4[25]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal4[24]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal4[23]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal4[22]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal4[21]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal4[20]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal4[19]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal4[18]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal4[17]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal4[16]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal5[31]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal5[30]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal5[29]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal5[28]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal5[27]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal5[26]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal5[25]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal5[24]
WARNING: [Synth 8-3331] design sobel has unconnected port Kernal5[23]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 479.871 ; gain = 166.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 479.871 ; gain = 166.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.447 . Memory (MB): peak = 830.621 ; gain = 4.633
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 830.621 ; gain = 516.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 830.621 ; gain = 516.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 830.621 ; gain = 516.988
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'r_address_reg' and it is trimmed from '16' to '12' bits. [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/d5m_raw_data.vhd:140]
WARNING: [Synth 8-3936] Found unconnected internal register 'w_address_reg' and it is trimmed from '16' to '12' bits. [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/d5m_raw_data.vhd:87]
INFO: [Synth 8-5545] ROM "video_states" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "eofs" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slave_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "wrchx_cont" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_address" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element y_cont_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/d5m_raw_data.vhd:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:24]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/squareRoot.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element Kernel_2_X_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:156]
WARNING: [Synth 8-6014] Unused sequential element Kernel_5_X_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element Kernel_8_X_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:162]
WARNING: [Synth 8-6014] Unused sequential element Kernel_4_Y_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:167]
WARNING: [Synth 8-6014] Unused sequential element Kernel_5_Y_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element Kernel_6_Y_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:169]
INFO: [Synth 8-4471] merging register 'mac1X_reg[m3][16:0]' into 'mac1X_reg[m1][16:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageRGBmac.vhd:80]
INFO: [Synth 8-4471] merging register 'mac3X_reg[m1][16:0]' into 'mac1X_reg[m1][16:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageRGBmac.vhd:106]
INFO: [Synth 8-4471] merging register 'mac3X_reg[m3][16:0]' into 'mac1X_reg[m1][16:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageRGBmac.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element mac1X_reg[m3] was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageRGBmac.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element mac3X_reg[m1] was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageRGBmac.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element mac3X_reg[m3] was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/imageRGBmac.vhd:106]
INFO: [Synth 8-802] inferred FSM for state register 'VIDEO_STATES_reg' in module 'videoProcess_v1_0_rgb_m_axis'
WARNING: [Synth 8-6014] Unused sequential element VIDEO_STATES_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_rgb_m_axis.vhd:90]
INFO: [Synth 8-5544] ROM "tx_axis_tlast" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_tdata" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VIDEO_STATES" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VIDEO_STATES" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VIDEO_STATES" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VIDEO_STATES" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_tlast" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_axis_tdata" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VIDEO_STATES" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VIDEO_STATES" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VIDEO_STATES" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hour" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element VIDEO_STATES_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_rgb_m_axis.vhd:90]
WARNING: [Synth 8-6014] Unused sequential element VIDEO_STATES_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_rgb_m_axis.vhd:90]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         video_set_reset |                              000 |                              000
       video_skip0_frame |                              001 |                              001
            video_sof_on |                              010 |                              100
           video_sof_off |                              011 |                              101
       video_end_of_line |                              100 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'VIDEO_STATES_reg' using encoding 'sequential' in module 'videoProcess_v1_0_rgb_m_axis'
WARNING: [Synth 8-6014] Unused sequential element VIDEO_STATES_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_rgb_m_axis.vhd:90]
WARNING: [Synth 8-327] inferring latch for variable 'configReg4Rr_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/hdl/videoProcess_v1_0_rgb_m_axis.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:09 . Memory (MB): peak = 830.621 ; gain = 516.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 15    
	   3 Input     17 Bit       Adders := 8     
	   4 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 13    
	   4 Input     12 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 74    
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 15    
	               18 Bit    Registers := 18    
	               17 Bit    Registers := 26    
	               16 Bit    Registers := 39    
	               15 Bit    Registers := 9     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 71    
	                9 Bit    Registers := 36    
	                8 Bit    Registers := 66    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 146   
+---RAMs : 
	              96K Bit         RAMs := 4     
	              81K Bit         RAMs := 1     
	              48K Bit         RAMs := 4     
	              32K Bit         RAMs := 4     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 31    
	  32 Input     32 Bit        Muxes := 29    
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 15    
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   4 Input     13 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 18    
	  17 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 22    
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module d5m_raw_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---RAMs : 
	              81K Bit         RAMs := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module tap_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module buffer_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module raw2rgb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 8     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 2     
Module color_correction 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 9     
	               13 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
Module tap_buffer__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module buffer_controller__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module squareRoot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 15    
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 15    
Module sobel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 8     
+---Registers : 
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 18    
	               17 Bit    Registers := 8     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 27    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
Module tap_buffer__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---RAMs : 
	              96K Bit         RAMs := 1     
Module buffer_controller__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module imageRGBmac 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
+---Registers : 
	               17 Bit    Registers := 6     
	               12 Bit    Registers := 4     
	                9 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module imageFilter 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
Module detect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 22    
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	  17 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module frameProcess 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module rgb_ycbcr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 4     
Module videoProcess_v1_0_rgb_m_axis 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module videoProcess_v1_0_m_axis_mm2s 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module videoProcess_v1_0_config_axis 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 66    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 29    
	  32 Input     32 Bit        Muxes := 29    
	   2 Input      1 Bit        Muxes := 5     
Module digi_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module videoProcess_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'int_line_d1/w1s_address_reg[11:0]' into 'int_line_d0/w1s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:151]
INFO: [Synth 8-4471] merging register 'int_line_d1/w2s_address_reg[11:0]' into 'int_line_d0/w2s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:152]
INFO: [Synth 8-4471] merging register 'int_line_d2/w1s_address_reg[11:0]' into 'int_line_d0/w1s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:151]
INFO: [Synth 8-4471] merging register 'int_line_d2/w2s_address_reg[11:0]' into 'int_line_d0/w2s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:152]
INFO: [Synth 8-4471] merging register 'int_line_d3/w1s_address_reg[11:0]' into 'int_line_d0/w1s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:151]
INFO: [Synth 8-4471] merging register 'int_line_d3/w2s_address_reg[11:0]' into 'int_line_d0/w2s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:152]
INFO: [Synth 8-4471] merging register 'int_line_d1/write1s_enb_reg' into 'w1rchx1_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
INFO: [Synth 8-4471] merging register 'int_line_d2/write1s_enb_reg' into 'w1rchx2_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
INFO: [Synth 8-4471] merging register 'int_line_d3/write1s_enb_reg' into 'w1rchx3_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
INFO: [Synth 8-4471] merging register 'int_line_d0/write1s_enb_reg' into 'w1rchx0_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
INFO: [Synth 8-4471] merging register 'int_line_d1/write2s_enb_reg' into 'w2rchx1_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
INFO: [Synth 8-4471] merging register 'int_line_d2/write2s_enb_reg' into 'w2rchx2_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
INFO: [Synth 8-4471] merging register 'int_line_d3/write2s_enb_reg' into 'w2rchx3_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
INFO: [Synth 8-4471] merging register 'int_line_d0/write2s_enb_reg' into 'w2rchx0_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
INFO: [Synth 8-4471] merging register 'int_line_d1/write3s_enb_reg' into 'w3rchx1_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
INFO: [Synth 8-4471] merging register 'int_line_d2/write3s_enb_reg' into 'w3rchx2_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
INFO: [Synth 8-4471] merging register 'int_line_d3/write3s_enb_reg' into 'w3rchx3_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
INFO: [Synth 8-4471] merging register 'int_line_d0/write3s_enb_reg' into 'w3rchx0_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element int_line_d0/write1s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element int_line_d0/write2s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element int_line_d0/write3s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element int_line_d1/write1s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element int_line_d1/write2s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element int_line_d1/write3s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element int_line_d1/w1s_address_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element int_line_d1/w2s_address_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element int_line_d2/write1s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element int_line_d2/write2s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element int_line_d2/write3s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element int_line_d2/w1s_address_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element int_line_d2/w2s_address_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element int_line_d3/write1s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element int_line_d3/write2s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element int_line_d3/write3s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element int_line_d3/w1s_address_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element int_line_d3/w2s_address_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:152]
INFO: [Synth 8-4471] merging register 'int_line_d1/w1s_address_reg[11:0]' into 'int_line_d0/w1s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:151]
INFO: [Synth 8-4471] merging register 'int_line_d1/w2s_address_reg[11:0]' into 'int_line_d0/w2s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:152]
INFO: [Synth 8-4471] merging register 'int_line_d2/w1s_address_reg[11:0]' into 'int_line_d0/w1s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:151]
INFO: [Synth 8-4471] merging register 'int_line_d2/w2s_address_reg[11:0]' into 'int_line_d0/w2s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:152]
INFO: [Synth 8-4471] merging register 'int_line_d3/w1s_address_reg[11:0]' into 'int_line_d0/w1s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:151]
INFO: [Synth 8-4471] merging register 'int_line_d3/w2s_address_reg[11:0]' into 'int_line_d0/w2s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:152]
INFO: [Synth 8-4471] merging register 'int_line_d1/write1s_enb_reg' into 'w1rchx1_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
INFO: [Synth 8-4471] merging register 'int_line_d2/write1s_enb_reg' into 'w1rchx2_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
INFO: [Synth 8-4471] merging register 'int_line_d3/write1s_enb_reg' into 'w1rchx3_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
INFO: [Synth 8-4471] merging register 'int_line_d0/write1s_enb_reg' into 'w1rchx0_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
INFO: [Synth 8-4471] merging register 'int_line_d1/write2s_enb_reg' into 'w2rchx1_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
INFO: [Synth 8-4471] merging register 'int_line_d2/write2s_enb_reg' into 'w2rchx2_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
INFO: [Synth 8-4471] merging register 'int_line_d3/write2s_enb_reg' into 'w2rchx3_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
INFO: [Synth 8-4471] merging register 'int_line_d0/write2s_enb_reg' into 'w2rchx0_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
INFO: [Synth 8-4471] merging register 'int_line_d1/write3s_enb_reg' into 'w3rchx1_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
INFO: [Synth 8-4471] merging register 'int_line_d2/write3s_enb_reg' into 'w3rchx2_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
INFO: [Synth 8-4471] merging register 'int_line_d3/write3s_enb_reg' into 'w3rchx3_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
INFO: [Synth 8-4471] merging register 'int_line_d0/write3s_enb_reg' into 'w3rchx0_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element int_line_d0/write1s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element int_line_d0/write2s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element int_line_d0/write3s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element int_line_d1/write1s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element int_line_d1/write2s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element int_line_d1/write3s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element int_line_d1/w1s_address_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element int_line_d1/w2s_address_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element int_line_d2/write1s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element int_line_d2/write2s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element int_line_d2/write3s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element int_line_d2/w1s_address_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element int_line_d2/w2s_address_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element int_line_d3/write1s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element int_line_d3/write2s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element int_line_d3/write3s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element int_line_d3/w1s_address_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element int_line_d3/w2s_address_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:152]
INFO: [Synth 8-4471] merging register 'int_line_d1/w1s_address_reg[11:0]' into 'int_line_d0/w1s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:151]
INFO: [Synth 8-4471] merging register 'int_line_d1/w2s_address_reg[11:0]' into 'int_line_d0/w2s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:152]
INFO: [Synth 8-4471] merging register 'int_line_d2/w1s_address_reg[11:0]' into 'int_line_d0/w1s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:151]
INFO: [Synth 8-4471] merging register 'int_line_d2/w2s_address_reg[11:0]' into 'int_line_d0/w2s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:152]
INFO: [Synth 8-4471] merging register 'int_line_d3/w1s_address_reg[11:0]' into 'int_line_d0/w1s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:151]
INFO: [Synth 8-4471] merging register 'int_line_d3/w2s_address_reg[11:0]' into 'int_line_d0/w2s_address_reg[11:0]' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:152]
INFO: [Synth 8-4471] merging register 'int_line_d1/write1s_enb_reg' into 'w1rchx1_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
INFO: [Synth 8-4471] merging register 'int_line_d2/write1s_enb_reg' into 'w1rchx2_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
INFO: [Synth 8-4471] merging register 'int_line_d3/write1s_enb_reg' into 'w1rchx3_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
INFO: [Synth 8-4471] merging register 'int_line_d0/write1s_enb_reg' into 'w1rchx0_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
INFO: [Synth 8-4471] merging register 'int_line_d1/write2s_enb_reg' into 'w2rchx1_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
INFO: [Synth 8-4471] merging register 'int_line_d2/write2s_enb_reg' into 'w2rchx2_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
INFO: [Synth 8-4471] merging register 'int_line_d3/write2s_enb_reg' into 'w2rchx3_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
INFO: [Synth 8-4471] merging register 'int_line_d0/write2s_enb_reg' into 'w2rchx0_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
INFO: [Synth 8-4471] merging register 'int_line_d1/write3s_enb_reg' into 'w3rchx1_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
INFO: [Synth 8-4471] merging register 'int_line_d2/write3s_enb_reg' into 'w3rchx2_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
INFO: [Synth 8-4471] merging register 'int_line_d3/write3s_enb_reg' into 'w3rchx3_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
INFO: [Synth 8-4471] merging register 'int_line_d0/write3s_enb_reg' into 'w3rchx0_io_reg' [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element int_line_d0/write1s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element int_line_d0/write2s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element int_line_d0/write3s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element int_line_d1/write1s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element int_line_d1/write2s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element int_line_d1/write3s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:160]
WARNING: [Synth 8-6014] Unused sequential element int_line_d1/w1s_address_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:151]
WARNING: [Synth 8-6014] Unused sequential element int_line_d1/w2s_address_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element int_line_d2/write1s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element int_line_d2/write2s_enb_reg was removed.  [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/raw2rgb.vhd:159]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "video_states" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "eofs" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP sobel_reg[my]0, operation Mode is: A*B.
DSP Report: operator sobel_reg[my]0 is absorbed into DSP sobel_reg[my]0.
DSP Report: Generating DSP sobel_reg[mx]0, operation Mode is: A*B.
DSP Report: operator sobel_reg[mx]0 is absorbed into DSP sobel_reg[mx]0.
DSP Report: Generating DSP y_g0, operation Mode is: (A:0x964)*B.
DSP Report: operator y_g0 is absorbed into DSP y_g0.
DSP Report: Generating DSP y_r0, operation Mode is: (A:0x4c9)*B.
DSP Report: operator y_r0 is absorbed into DSP y_r0.
DSP Report: Generating DSP cb_g0, operation Mode is: (A:0x56c)*B.
DSP Report: operator cb_g0 is absorbed into DSP cb_g0.
DSP Report: Generating DSP cb_r0, operation Mode is: (A:0x2c3)*B.
DSP Report: operator cb_r0 is absorbed into DSP cb_r0.
DSP Report: Generating DSP cb_b0, operation Mode is: (A:0x82f)*B.
DSP Report: operator cb_b0 is absorbed into DSP cb_b0.
DSP Report: Generating DSP cr_g0, operation Mode is: (A:0x6da)*B.
DSP Report: operator cr_g0 is absorbed into DSP cr_g0.
DSP Report: Generating DSP cr_r0, operation Mode is: (A:0x82f)*B.
DSP Report: operator cr_r0 is absorbed into DSP cr_r0.
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM cam_ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM int_line_d0/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM int_line_d1/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM int_line_d2/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM int_line_d3/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM int_line_d0/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM int_line_d1/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM int_line_d2/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM int_line_d3/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d0/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d1/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d2/rowbuffer_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM RGB_inst/int_line_d3/rowbuffer_reg to conserve power
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d1/w3s_address_reg[0]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d1/w3s_address_reg[1]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d1/w3s_address_reg[2]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d1/w3s_address_reg[3]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d1/w3s_address_reg[4]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d1/w3s_address_reg[5]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d1/w3s_address_reg[6]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d1/w3s_address_reg[7]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d1/w3s_address_reg[8]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d1/w3s_address_reg[9]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d1/w3s_address_reg[10]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d1/w3s_address_reg[11]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d0/w3s_address_reg[0]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d0/w3s_address_reg[1]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d0/w3s_address_reg[2]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d0/w3s_address_reg[3]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d0/w3s_address_reg[4]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d0/w3s_address_reg[5]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d0/w3s_address_reg[6]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d0/w3s_address_reg[7]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d0/w3s_address_reg[8]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d0/w3s_address_reg[9]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d0/w3s_address_reg[10]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d0/w3s_address_reg[11]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d3/w3s_address_reg[0]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d3/w3s_address_reg[1]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d3/w3s_address_reg[2]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d3/w3s_address_reg[3]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d3/w3s_address_reg[4]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d3/w3s_address_reg[5]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d3/w3s_address_reg[6]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d3/w3s_address_reg[7]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d3/w3s_address_reg[8]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d3/w3s_address_reg[9]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d3/w3s_address_reg[10]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d3/w3s_address_reg[11]' (FD) to 'U0/mod5_inst/mod5_1_inst/mod6_1_1_inst/int_line_d2/w3s_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac1X_reg[m1][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap0x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac1X_reg[m3][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap0x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac3X_reg[m2][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap0x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac2X_reg[m1][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap0x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac2X_reg[m3][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap0x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/sobel_reg[my][34]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap0x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap0x][8]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac2Y_reg[m2][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac2Y_reg[m3][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac2Y_reg[m1][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac3Y_reg[m2][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac3Y_reg[m3][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac3Y_reg[m1][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac1Y_reg[m2][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac1Y_reg[m3][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac1Y_reg[m1][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac2X_reg[m2][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac3X_reg[m3][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac3X_reg[m1][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/mac1X_reg[m2][17]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/sobel_reg[mx][34]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap2x][8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap2x][8]' (FDC) to 'U0/mod5_inst/mod5_1_inst/tpd1_reg[vTap1x][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod5_inst/mod5_1_inst/\tpd1_reg[vTap1x][8] )
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d1/w3s_address_reg[0]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d1/w3s_address_reg[1]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d1/w3s_address_reg[2]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d1/w3s_address_reg[3]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d1/w3s_address_reg[4]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d1/w3s_address_reg[5]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d1/w3s_address_reg[6]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d1/w3s_address_reg[7]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d1/w3s_address_reg[8]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d1/w3s_address_reg[9]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d1/w3s_address_reg[10]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d1/w3s_address_reg[11]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d0/w3s_address_reg[0]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d0/w3s_address_reg[1]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d0/w3s_address_reg[2]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d0/w3s_address_reg[3]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d0/w3s_address_reg[4]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d0/w3s_address_reg[5]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d0/w3s_address_reg[6]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d0/w3s_address_reg[7]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d0/w3s_address_reg[8]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d0/w3s_address_reg[9]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d0/w3s_address_reg[10]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d0/w3s_address_reg[11]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d3/w3s_address_reg[0]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d3/w3s_address_reg[1]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d3/w3s_address_reg[2]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d3/w3s_address_reg[3]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d3/w3s_address_reg[4]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d3/w3s_address_reg[5]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d3/w3s_address_reg[6]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d3/w3s_address_reg[7]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d3/w3s_address_reg[8]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d3/w3s_address_reg[9]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d3/w3s_address_reg[10]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d3/w3s_address_reg[11]' (FD) to 'U0/mod5_inst/mod5_2_inst/RGB_inst/int_line_d2/w3s_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/mod2_inst/int_line_d1/w3s_address_reg[0]' (FD) to 'U0/mod2_inst/int_line_d2/w3s_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/mod2_inst/int_line_d1/w3s_address_reg[1]' (FD) to 'U0/mod2_inst/int_line_d2/w3s_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/mod2_inst/int_line_d1/w3s_address_reg[2]' (FD) to 'U0/mod2_inst/int_line_d2/w3s_address_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/mod2_inst/int_line_d1/w3s_address_reg[3]' (FD) to 'U0/mod2_inst/int_line_d2/w3s_address_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/mod2_inst/int_line_d1/w3s_address_reg[4]' (FD) to 'U0/mod2_inst/int_line_d2/w3s_address_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/mod2_inst/int_line_d1/w3s_address_reg[5]' (FD) to 'U0/mod2_inst/int_line_d2/w3s_address_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod4_inst/\g_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod5_inst/mod5_2_inst/\MAC_B_inst/mac1X_reg[m1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod1_inst/\pixel_locations_address_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod1_inst/\maxis_xcont_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod6_inst/\cb_g_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/mod9_inst/aw_en_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\mod8_inst/m_axis_mm2s_tid_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\mod8_inst/m_axis_mm2s_tkeep_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod9_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod9_inst/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod5_inst/mod5_1_inst/\tpd3_reg[vTap1x][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod5_inst/mod5_2_inst/\MAC_G_inst/tpd3_reg[vTap1x][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod1_inst/\maxis_xcont_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod1_inst/\m_axis_xcont_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod4_inst/\s1pXcont_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod4_inst/\s1pXcont_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod5_inst/mod5_3_inst/\pXcont_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod5_inst/mod5_3_inst/\rightX_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod5_inst/mod5_3_inst/\prevRightX_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod5_inst/mod5_3_inst/\prevRightX_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/mod5_inst/mod5_3_inst/\prev3RightX_reg[15] )
WARNING: [Synth 8-3332] Sequential element (m_axis_xcont_reg[15]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (y_cont_reg[16]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (y_cont_reg[17]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (y_cont_reg[18]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (y_cont_reg[19]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (y_cont_reg[20]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (y_cont_reg[21]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (y_cont_reg[22]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (y_cont_reg[23]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (y_cont_reg[24]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (y_cont_reg[25]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (y_cont_reg[26]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (y_cont_reg[27]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (y_cont_reg[28]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (y_cont_reg[29]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (y_cont_reg[30]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (y_cont_reg[31]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (pixel_locations_address_reg[1]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (maxis_xcont_reg[15]) is unused and will be removed from module d5m_raw_data.
WARNING: [Synth 8-3332] Sequential element (tap1_d2_reg[3]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (tap1_d2_reg[2]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (tap1_d2_reg[1]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (tap1_d2_reg[0]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (tap2_d2_reg[3]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (tap2_d2_reg[2]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (tap2_d2_reg[1]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (tap2_d2_reg[0]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (tap0_d2_reg[3]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (tap0_d2_reg[2]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (tap0_d2_reg[1]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (tap0_d2_reg[0]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (rred_reg[3]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (rred_reg[2]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (rred_reg[1]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (rred_reg[0]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (rgreen_reg[4]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (rgreen_reg[3]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (rgreen_reg[2]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (rgreen_reg[1]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (rgreen_reg[0]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (rblue_reg[3]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (rblue_reg[2]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (rblue_reg[1]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (rblue_reg[0]) is unused and will be removed from module raw2rgb.
WARNING: [Synth 8-3332] Sequential element (g_r_reg[0]) is unused and will be removed from module color_correction.
WARNING: [Synth 8-3332] Sequential element (s1pXcont_reg[15]) is unused and will be removed from module color_correction.
WARNING: [Synth 8-3332] Sequential element (sobel_reg[my][33]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (sobel_reg[my][32]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (sobel_reg[mx][33]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (sobel_reg[mx][32]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (sobel_reg[sxy][34]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (sobel_reg[sxy][33]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (sobel_reg[sxy][32]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (tpd3_reg[vTap1x][8]) is unused and will be removed from module sobel.
WARNING: [Synth 8-3332] Sequential element (MAC_R_inst/mac2X_reg[m2][16]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_R_inst/mac2X_reg[m2][15]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_R_inst/mac2X_reg[m2][14]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_R_inst/mac2X_reg[m2][13]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_R_inst/mac2X_reg[m2][12]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_R_inst/o1Data_reg[10]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_R_inst/o1Data_reg[9]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_G_inst/mac2X_reg[m2][16]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_G_inst/mac2X_reg[m2][15]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_G_inst/mac2X_reg[m2][14]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_G_inst/mac2X_reg[m2][13]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_G_inst/mac2X_reg[m2][12]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_G_inst/o1Data_reg[10]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_G_inst/o1Data_reg[9]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/mac2X_reg[m2][16]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/mac2X_reg[m2][15]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/mac2X_reg[m2][14]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/mac2X_reg[m2][13]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/mac2X_reg[m2][12]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/o1Data_reg[10]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_B_inst/o1Data_reg[9]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (MAC_G_inst/tpd3_reg[vTap1x][8]) is unused and will be removed from module imageFilter.
WARNING: [Synth 8-3332] Sequential element (qValid_reg) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (pXcont_reg[15]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (newRightX_reg[15]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (newRightX_reg[14]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (newRightX_reg[13]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (prev3RightX_reg[15]) is unused and will be removed from module detect.
WARNING: [Synth 8-3332] Sequential element (cb_g_reg[11]) is unused and will be removed from module rgb_ycbcr.
WARNING: [Synth 8-3332] Sequential element (aw_en_reg) is unused and will be removed from module videoProcess_v1_0_config_axis.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module videoProcess_v1_0_config_axis.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module videoProcess_v1_0_config_axis.
WARNING: [Synth 8-3332] Sequential element (dataBuffer_reg[0][31]) is unused and will be removed from module videoProcess_v1_0_config_axis.
WARNING: [Synth 8-3332] Sequential element (dataBuffer_reg[0][30]) is unused and will be removed from module videoProcess_v1_0_config_axis.
WARNING: [Synth 8-3332] Sequential element (dataBuffer_reg[0][29]) is unused and will be removed from module videoProcess_v1_0_config_axis.
WARNING: [Synth 8-3332] Sequential element (dataBuffer_reg[0][28]) is unused and will be removed from module videoProcess_v1_0_config_axis.
WARNING: [Synth 8-3332] Sequential element (dataBuffer_reg[0][27]) is unused and will be removed from module videoProcess_v1_0_config_axis.
WARNING: [Synth 8-3332] Sequential element (dataBuffer_reg[0][26]) is unused and will be removed from module videoProcess_v1_0_config_axis.
WARNING: [Synth 8-3332] Sequential element (dataBuffer_reg[0][25]) is unused and will be removed from module videoProcess_v1_0_config_axis.
WARNING: [Synth 8-3332] Sequential element (dataBuffer_reg[0][24]) is unused and will be removed from module videoProcess_v1_0_config_axis.
WARNING: [Synth 8-3332] Sequential element (dataBuffer_reg[0][23]) is unused and will be removed from module videoProcess_v1_0_config_axis.
WARNING: [Synth 8-3332] Sequential element (dataBuffer_reg[0][22]) is unused and will be removed from module videoProcess_v1_0_config_axis.
WARNING: [Synth 8-3332] Sequential element (dataBuffer_reg[0][21]) is unused and will be removed from module videoProcess_v1_0_config_axis.
WARNING: [Synth 8-3332] Sequential element (dataBuffer_reg[0][20]) is unused and will be removed from module videoProcess_v1_0_config_axis.
WARNING: [Synth 8-3332] Sequential element (dataBuffer_reg[0][19]) is unused and will be removed from module videoProcess_v1_0_config_axis.
WARNING: [Synth 8-3332] Sequential element (dataBuffer_reg[0][18]) is unused and will be removed from module videoProcess_v1_0_config_axis.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:22 . Memory (MB): peak = 830.621 ; gain = 516.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|d5m_raw_data:               | cam_ram_reg   | 4 K x 27               | W |   | 4 K x 27(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|tap_buffer:                 | rowbuffer_reg | 4 K x 12               | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|tap_buffer:                 | rowbuffer_reg | 4 K x 12               | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|tap_buffer:                 | rowbuffer_reg | 4 K x 12               | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|tap_buffer:                 | rowbuffer_reg | 4 K x 12               | W |   | 4 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|tap_buffer__parameterized2: | rowbuffer_reg | 4 K x 8                | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|tap_buffer__parameterized2: | rowbuffer_reg | 4 K x 8                | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|tap_buffer__parameterized2: | rowbuffer_reg | 4 K x 8                | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|tap_buffer__parameterized2: | rowbuffer_reg | 4 K x 8                | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|tap_buffer__parameterized4: | rowbuffer_reg | 4 K x 24               | W |   | 4 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|tap_buffer__parameterized4: | rowbuffer_reg | 4 K x 24               | W |   | 4 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|tap_buffer__parameterized4: | rowbuffer_reg | 4 K x 24               | W |   | 4 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|tap_buffer__parameterized4: | rowbuffer_reg | 4 K x 24               | W |   | 4 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+----------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sobel       | A*B         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel       | A*B         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_ycbcr   | (A:0x964)*B | 8      | 12     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_ycbcr   | (A:0x4c9)*B | 8      | 11     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_ycbcr   | (A:0x56c)*B | 8      | 11     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_ycbcr   | (A:0x2c3)*B | 8      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_ycbcr   | (A:0x82f)*B | 8      | 12     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_ycbcr   | (A:0x6da)*B | 8      | 11     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|rgb_ycbcr   | (A:0x82f)*B | 8      | 12     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:45 ; elapsed = 00:03:10 . Memory (MB): peak = 947.141 ; gain = 633.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:03:13 . Memory (MB): peak = 957.266 ; gain = 643.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:346]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:339]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:222]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:221]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:225]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:224]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:226]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:228]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:227]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:332]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:332]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:325]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/sobel.vhd:325]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:204]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:203]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:204]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:203]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:205]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:204]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [v:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/2363/src/rgb_ycbcr.vhd:203]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:56 ; elapsed = 00:03:22 . Memory (MB): peak = 1044.688 ; gain = 731.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:59 ; elapsed = 00:03:25 . Memory (MB): peak = 1044.688 ; gain = 731.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:59 ; elapsed = 00:03:25 . Memory (MB): peak = 1044.688 ; gain = 731.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:00 ; elapsed = 00:03:27 . Memory (MB): peak = 1044.688 ; gain = 731.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:00 ; elapsed = 00:03:27 . Memory (MB): peak = 1044.688 ; gain = 731.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:01 ; elapsed = 00:03:27 . Memory (MB): peak = 1044.688 ; gain = 731.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:01 ; elapsed = 00:03:27 . Memory (MB): peak = 1044.688 ; gain = 731.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|zynq_soc_videoProcess_0 | U0/mod1_inst/idata3x_reg[11]        | 3      | 12    | NO           | YES                | NO                | 12     | 0       | 
|zynq_soc_videoProcess_0 | U0/mod4_inst/oYcont_reg[15]         | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|zynq_soc_videoProcess_0 | U0/mod9_inst/configRegW_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|zynq_soc_videoProcess_0 | U0/mod4_inst/en_3_reg               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_soc_videoProcess_0 | U0/mod5_inst/mod5_1_inst/sValid_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_soc_videoProcess_0 | U0/mod6_inst/en_3_reg               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   642|
|2     |DSP48E1  |     9|
|3     |LUT1     |   430|
|4     |LUT2     |   928|
|5     |LUT3     |   737|
|6     |LUT4     |  1161|
|7     |LUT5     |   398|
|8     |LUT6     |  1438|
|9     |MUXF7    |   102|
|10    |RAMB18E1 |     4|
|11    |RAMB36E1 |    23|
|12    |SRL16E   |    20|
|13    |FDCE     |  1419|
|14    |FDRE     |  3122|
|15    |FDSE     |    45|
|16    |LD       |    32|
+------+---------+------+

Report Instance Areas: 
+------+----------------------+----------------------------------+------+
|      |Instance              |Module                            |Cells |
+------+----------------------+----------------------------------+------+
|1     |top                   |                                  | 10510|
|2     |  U0                  |videoProcess_v1_0                 | 10383|
|3     |    mod10_inst        |digi_clk                          |   128|
|4     |    mod1_inst         |d5m_raw_data                      |   717|
|5     |    mod2_inst         |buffer_controller                 |   169|
|6     |      int_line_d0     |tap_buffer                        |    27|
|7     |      int_line_d1     |tap_buffer_8                      |     3|
|8     |      int_line_d2     |tap_buffer_9                      |    27|
|9     |      int_line_d3     |tap_buffer_10                     |    27|
|10    |    mod3_inst         |raw2rgb                           |   135|
|11    |    mod4_inst         |color_correction                  |   774|
|12    |    mod5_inst         |frameProcess                      |  5606|
|13    |      mod5_1_inst     |sobel                             |  3448|
|14    |        mod6_1_1_inst |buffer_controller__parameterized1 |   128|
|15    |          int_line_d0 |tap_buffer__parameterized2        |    30|
|16    |          int_line_d1 |tap_buffer__parameterized2_5      |     2|
|17    |          int_line_d2 |tap_buffer__parameterized2_6      |    30|
|18    |          int_line_d3 |tap_buffer__parameterized2_7      |    18|
|19    |        mod6_1_2_inst |squareRoot                        |   117|
|20    |      mod5_2_inst     |imageFilter                       |  1228|
|21    |        MAC_B_inst    |imageRGBmac                       |   282|
|22    |        MAC_G_inst    |imageRGBmac_0                     |   281|
|23    |        MAC_R_inst    |imageRGBmac_1                     |   280|
|24    |        RGB_inst      |buffer_controller__parameterized3 |   260|
|25    |          int_line_d0 |tap_buffer__parameterized4        |    28|
|26    |          int_line_d1 |tap_buffer__parameterized4_2      |    28|
|27    |          int_line_d2 |tap_buffer__parameterized4_3      |    52|
|28    |          int_line_d3 |tap_buffer__parameterized4_4      |    52|
|29    |      mod5_3_inst     |detect                            |   905|
|30    |    mod6_inst         |rgb_ycbcr                         |   319|
|31    |    mod7_inst         |videoProcess_v1_0_rgb_m_axis      |   212|
|32    |    mod8_inst         |videoProcess_v1_0_m_axis_mm2s     |    63|
|33    |    mod9_inst         |videoProcess_v1_0_config_axis     |  2196|
+------+----------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:01 ; elapsed = 00:03:27 . Memory (MB): peak = 1044.688 ; gain = 731.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 895 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:21 ; elapsed = 00:03:02 . Memory (MB): peak = 1044.688 ; gain = 380.305
Synthesis Optimization Complete : Time (s): cpu = 00:03:01 ; elapsed = 00:03:28 . Memory (MB): peak = 1044.688 ; gain = 731.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 710 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

351 Infos, 305 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:10 ; elapsed = 00:03:39 . Memory (MB): peak = 1044.688 ; gain = 731.898
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint 'V:/SOBELDETECT/DEBUG/RELEASED/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_videoProcess_0_synth_1/zynq_soc_videoProcess_0.dcp' has been generated.
