Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec  4 14:22:19 2025
| Host         : HXI-CENTRE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab7_Top_Level_timing_summary_routed.rpt -pb Lab7_Top_Level_timing_summary_routed.pb -rpx Lab7_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab7_Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.908        0.000                      0                 1806        0.039        0.000                      0                 1806        4.020        0.000                       0                  1179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.908        0.000                      0                 1806        0.039        0.000                      0                 1806        4.020        0.000                       0                  1179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 3.019ns (35.984%)  route 5.371ns (64.016%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.641     5.161    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.595 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[9]
                         net (fo=4, routed)           0.807     6.402    PWM_auto_cal/P[1]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  PWM_auto_cal/cal_data1_carry_i_11/O
                         net (fo=1, routed)           0.000     6.526    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[1]
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.076    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.190    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.304    PWM_auto_cal/CO[0]
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.638 r  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.793     8.432    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X45Y71         LUT2 (Prop_lut2_I0_O)        0.303     8.735 r  PWM_auto_cal/cal_data1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.735    PWM_auto_cal/cal_data1_carry__0_i_3_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  PWM_auto_cal/cal_data1_carry__0/CO[3]
                         net (fo=8, routed)           0.893    10.178    PWM_auto_cal/cal_data1_carry__0_i_4[0]
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.302 r  PWM_auto_cal/scratch[5]_i_3/O
                         net (fo=1, routed)           0.548    10.850    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[5]
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.974 r  Menu_Subsystem_inst/Menu_Module/scratch[5]_i_2/O
                         net (fo=3, routed)           0.893    11.867    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_4
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.124    11.991 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.706    12.697    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.821 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.730    13.551    BIN_TO_BCD_inst/SR[0]
    SLICE_X42Y74         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.420    14.761    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[10]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X42Y74         FDRE (Setup_fdre_C_R)       -0.524    14.460    BIN_TO_BCD_inst/scratch_reg[10]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 3.019ns (35.984%)  route 5.371ns (64.016%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.641     5.161    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.595 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[9]
                         net (fo=4, routed)           0.807     6.402    PWM_auto_cal/P[1]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  PWM_auto_cal/cal_data1_carry_i_11/O
                         net (fo=1, routed)           0.000     6.526    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[1]
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.076    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.190    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.304    PWM_auto_cal/CO[0]
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.638 r  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.793     8.432    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X45Y71         LUT2 (Prop_lut2_I0_O)        0.303     8.735 r  PWM_auto_cal/cal_data1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.735    PWM_auto_cal/cal_data1_carry__0_i_3_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  PWM_auto_cal/cal_data1_carry__0/CO[3]
                         net (fo=8, routed)           0.893    10.178    PWM_auto_cal/cal_data1_carry__0_i_4[0]
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.302 r  PWM_auto_cal/scratch[5]_i_3/O
                         net (fo=1, routed)           0.548    10.850    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[5]
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.974 r  Menu_Subsystem_inst/Menu_Module/scratch[5]_i_2/O
                         net (fo=3, routed)           0.893    11.867    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_4
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.124    11.991 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.706    12.697    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.821 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.730    13.551    BIN_TO_BCD_inst/SR[0]
    SLICE_X42Y74         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.420    14.761    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[11]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X42Y74         FDRE (Setup_fdre_C_R)       -0.524    14.460    BIN_TO_BCD_inst/scratch_reg[11]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 3.019ns (35.984%)  route 5.371ns (64.016%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.641     5.161    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.595 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[9]
                         net (fo=4, routed)           0.807     6.402    PWM_auto_cal/P[1]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  PWM_auto_cal/cal_data1_carry_i_11/O
                         net (fo=1, routed)           0.000     6.526    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[1]
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.076    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.190    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.304    PWM_auto_cal/CO[0]
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.638 r  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.793     8.432    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X45Y71         LUT2 (Prop_lut2_I0_O)        0.303     8.735 r  PWM_auto_cal/cal_data1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.735    PWM_auto_cal/cal_data1_carry__0_i_3_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  PWM_auto_cal/cal_data1_carry__0/CO[3]
                         net (fo=8, routed)           0.893    10.178    PWM_auto_cal/cal_data1_carry__0_i_4[0]
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.302 r  PWM_auto_cal/scratch[5]_i_3/O
                         net (fo=1, routed)           0.548    10.850    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[5]
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.974 r  Menu_Subsystem_inst/Menu_Module/scratch[5]_i_2/O
                         net (fo=3, routed)           0.893    11.867    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_4
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.124    11.991 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.706    12.697    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.821 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.730    13.551    BIN_TO_BCD_inst/SR[0]
    SLICE_X42Y74         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.420    14.761    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[4]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X42Y74         FDRE (Setup_fdre_C_R)       -0.524    14.460    BIN_TO_BCD_inst/scratch_reg[4]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 3.019ns (35.984%)  route 5.371ns (64.016%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.641     5.161    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.595 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[9]
                         net (fo=4, routed)           0.807     6.402    PWM_auto_cal/P[1]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  PWM_auto_cal/cal_data1_carry_i_11/O
                         net (fo=1, routed)           0.000     6.526    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[1]
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.076    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.190    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.304    PWM_auto_cal/CO[0]
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.638 r  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.793     8.432    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X45Y71         LUT2 (Prop_lut2_I0_O)        0.303     8.735 r  PWM_auto_cal/cal_data1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.735    PWM_auto_cal/cal_data1_carry__0_i_3_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  PWM_auto_cal/cal_data1_carry__0/CO[3]
                         net (fo=8, routed)           0.893    10.178    PWM_auto_cal/cal_data1_carry__0_i_4[0]
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.302 r  PWM_auto_cal/scratch[5]_i_3/O
                         net (fo=1, routed)           0.548    10.850    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[5]
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.974 r  Menu_Subsystem_inst/Menu_Module/scratch[5]_i_2/O
                         net (fo=3, routed)           0.893    11.867    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_4
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.124    11.991 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.706    12.697    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.821 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.730    13.551    BIN_TO_BCD_inst/SR[0]
    SLICE_X42Y74         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.420    14.761    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[8]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X42Y74         FDRE (Setup_fdre_C_R)       -0.524    14.460    BIN_TO_BCD_inst/scratch_reg[8]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 3.019ns (35.984%)  route 5.371ns (64.016%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.641     5.161    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.595 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[9]
                         net (fo=4, routed)           0.807     6.402    PWM_auto_cal/P[1]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  PWM_auto_cal/cal_data1_carry_i_11/O
                         net (fo=1, routed)           0.000     6.526    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[1]
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.076    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.190    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.304    PWM_auto_cal/CO[0]
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.638 r  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.793     8.432    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X45Y71         LUT2 (Prop_lut2_I0_O)        0.303     8.735 r  PWM_auto_cal/cal_data1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.735    PWM_auto_cal/cal_data1_carry__0_i_3_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  PWM_auto_cal/cal_data1_carry__0/CO[3]
                         net (fo=8, routed)           0.893    10.178    PWM_auto_cal/cal_data1_carry__0_i_4[0]
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.302 r  PWM_auto_cal/scratch[5]_i_3/O
                         net (fo=1, routed)           0.548    10.850    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[5]
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.974 r  Menu_Subsystem_inst/Menu_Module/scratch[5]_i_2/O
                         net (fo=3, routed)           0.893    11.867    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_4
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.124    11.991 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.706    12.697    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.821 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.730    13.551    BIN_TO_BCD_inst/SR[0]
    SLICE_X42Y74         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.420    14.761    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[9]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X42Y74         FDRE (Setup_fdre_C_R)       -0.524    14.460    BIN_TO_BCD_inst/scratch_reg[9]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 3.019ns (36.117%)  route 5.340ns (63.883%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.641     5.161    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.595 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[9]
                         net (fo=4, routed)           0.807     6.402    PWM_auto_cal/P[1]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  PWM_auto_cal/cal_data1_carry_i_11/O
                         net (fo=1, routed)           0.000     6.526    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[1]
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.076    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.190    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.304    PWM_auto_cal/CO[0]
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.638 r  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.793     8.432    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X45Y71         LUT2 (Prop_lut2_I0_O)        0.303     8.735 r  PWM_auto_cal/cal_data1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.735    PWM_auto_cal/cal_data1_carry__0_i_3_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  PWM_auto_cal/cal_data1_carry__0/CO[3]
                         net (fo=8, routed)           0.893    10.178    PWM_auto_cal/cal_data1_carry__0_i_4[0]
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.302 r  PWM_auto_cal/scratch[5]_i_3/O
                         net (fo=1, routed)           0.548    10.850    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[5]
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.974 r  Menu_Subsystem_inst/Menu_Module/scratch[5]_i_2/O
                         net (fo=3, routed)           0.893    11.867    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_4
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.124    11.991 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.706    12.697    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.821 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.699    13.520    BIN_TO_BCD_inst/SR[0]
    SLICE_X41Y72         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.423    14.764    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[12]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X41Y72         FDRE (Setup_fdre_C_R)       -0.429    14.558    BIN_TO_BCD_inst/scratch_reg[12]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -13.520    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 3.019ns (36.117%)  route 5.340ns (63.883%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.641     5.161    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.595 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[9]
                         net (fo=4, routed)           0.807     6.402    PWM_auto_cal/P[1]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  PWM_auto_cal/cal_data1_carry_i_11/O
                         net (fo=1, routed)           0.000     6.526    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[1]
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.076    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.190    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.304    PWM_auto_cal/CO[0]
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.638 r  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.793     8.432    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X45Y71         LUT2 (Prop_lut2_I0_O)        0.303     8.735 r  PWM_auto_cal/cal_data1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.735    PWM_auto_cal/cal_data1_carry__0_i_3_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  PWM_auto_cal/cal_data1_carry__0/CO[3]
                         net (fo=8, routed)           0.893    10.178    PWM_auto_cal/cal_data1_carry__0_i_4[0]
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.302 r  PWM_auto_cal/scratch[5]_i_3/O
                         net (fo=1, routed)           0.548    10.850    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[5]
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.974 r  Menu_Subsystem_inst/Menu_Module/scratch[5]_i_2/O
                         net (fo=3, routed)           0.893    11.867    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_4
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.124    11.991 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.706    12.697    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.821 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.699    13.520    BIN_TO_BCD_inst/SR[0]
    SLICE_X41Y72         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.423    14.764    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X41Y72         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[13]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X41Y72         FDRE (Setup_fdre_C_R)       -0.429    14.558    BIN_TO_BCD_inst/scratch_reg[13]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                         -13.520    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 3.019ns (36.515%)  route 5.249ns (63.485%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.641     5.161    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.595 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[9]
                         net (fo=4, routed)           0.807     6.402    PWM_auto_cal/P[1]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  PWM_auto_cal/cal_data1_carry_i_11/O
                         net (fo=1, routed)           0.000     6.526    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[1]
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.076    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.190    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.304    PWM_auto_cal/CO[0]
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.638 r  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.793     8.432    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X45Y71         LUT2 (Prop_lut2_I0_O)        0.303     8.735 r  PWM_auto_cal/cal_data1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.735    PWM_auto_cal/cal_data1_carry__0_i_3_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  PWM_auto_cal/cal_data1_carry__0/CO[3]
                         net (fo=8, routed)           0.893    10.178    PWM_auto_cal/cal_data1_carry__0_i_4[0]
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.302 r  PWM_auto_cal/scratch[5]_i_3/O
                         net (fo=1, routed)           0.548    10.850    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[5]
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.974 r  Menu_Subsystem_inst/Menu_Module/scratch[5]_i_2/O
                         net (fo=3, routed)           0.893    11.867    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_4
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.124    11.991 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.706    12.697    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.821 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.608    13.429    BIN_TO_BCD_inst/SR[0]
    SLICE_X40Y75         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.420    14.761    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X40Y75         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[17]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X40Y75         FDRE (Setup_fdre_C_R)       -0.429    14.555    BIN_TO_BCD_inst/scratch_reg[17]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 3.019ns (36.515%)  route 5.249ns (63.485%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.641     5.161    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.595 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[9]
                         net (fo=4, routed)           0.807     6.402    PWM_auto_cal/P[1]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  PWM_auto_cal/cal_data1_carry_i_11/O
                         net (fo=1, routed)           0.000     6.526    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[1]
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.076    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.190    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.304    PWM_auto_cal/CO[0]
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.638 r  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.793     8.432    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X45Y71         LUT2 (Prop_lut2_I0_O)        0.303     8.735 r  PWM_auto_cal/cal_data1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.735    PWM_auto_cal/cal_data1_carry__0_i_3_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  PWM_auto_cal/cal_data1_carry__0/CO[3]
                         net (fo=8, routed)           0.893    10.178    PWM_auto_cal/cal_data1_carry__0_i_4[0]
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.302 r  PWM_auto_cal/scratch[5]_i_3/O
                         net (fo=1, routed)           0.548    10.850    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[5]
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.974 r  Menu_Subsystem_inst/Menu_Module/scratch[5]_i_2/O
                         net (fo=3, routed)           0.893    11.867    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_4
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.124    11.991 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.706    12.697    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.821 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.608    13.429    BIN_TO_BCD_inst/SR[0]
    SLICE_X40Y75         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.420    14.761    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X40Y75         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[18]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X40Y75         FDRE (Setup_fdre_C_R)       -0.429    14.555    BIN_TO_BCD_inst/scratch_reg[18]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BIN_TO_BCD_inst/scratch_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 3.019ns (36.515%)  route 5.249ns (63.485%))
  Logic Levels:           11  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.641     5.161    PWM_subsystem_inst/PWM_averager_subsystem/clk_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.595 r  PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/P[9]
                         net (fo=4, routed)           0.807     6.402    PWM_auto_cal/P[1]
    SLICE_X49Y68         LUT2 (Prop_lut2_I0_O)        0.124     6.526 r  PWM_auto_cal/cal_data1_carry_i_11/O
                         net (fo=1, routed)           0.000     6.526    PWM_subsystem_inst/PWM_averager_subsystem/scratch[0]_i_4[1]
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.076 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.076    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_6_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.190    PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_8_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.304 r  PWM_subsystem_inst/PWM_averager_subsystem/cal_data1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.304    PWM_auto_cal/CO[0]
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.638 r  PWM_auto_cal/cal_data1_carry__0_i_5/O[1]
                         net (fo=2, routed)           0.793     8.432    PWM_auto_cal/cal_data1_carry__0_i_5_n_6
    SLICE_X45Y71         LUT2 (Prop_lut2_I0_O)        0.303     8.735 r  PWM_auto_cal/cal_data1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.735    PWM_auto_cal/cal_data1_carry__0_i_3_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.285 r  PWM_auto_cal/cal_data1_carry__0/CO[3]
                         net (fo=8, routed)           0.893    10.178    PWM_auto_cal/cal_data1_carry__0_i_4[0]
    SLICE_X47Y69         LUT6 (Prop_lut6_I4_O)        0.124    10.302 r  PWM_auto_cal/scratch[5]_i_3/O
                         net (fo=1, routed)           0.548    10.850    Menu_Subsystem_inst/Menu_Module/bcd_out_reg[5]
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.974 r  Menu_Subsystem_inst/Menu_Module/scratch[5]_i_2/O
                         net (fo=3, routed)           0.893    11.867    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg_4
    SLICE_X43Y73         LUT4 (Prop_lut4_I0_O)        0.124    11.991 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_4/O
                         net (fo=18, routed)          0.706    12.697    Menu_Subsystem_inst/Menu_Module/sawtooth_scaled_adc_data_reg
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.124    12.821 r  Menu_Subsystem_inst/Menu_Module/clkcnt[4]_i_1/O
                         net (fo=37, routed)          0.608    13.429    BIN_TO_BCD_inst/SR[0]
    SLICE_X40Y75         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.420    14.761    BIN_TO_BCD_inst/clk_IBUF_BUFG
    SLICE_X40Y75         FDRE                                         r  BIN_TO_BCD_inst/scratch_reg[19]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X40Y75         FDRE (Setup_fdre_C_R)       -0.429    14.555    BIN_TO_BCD_inst/scratch_reg[19]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                  1.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_265/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_266/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.123%)  route 0.208ns (55.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.558     1.441    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X34Y88         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_265/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_265/Q
                         net (fo=1, routed)           0.208     1.813    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_265_n_0
    SLICE_X37Y87         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_266/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.825     1.953    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_266/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.070     1.774    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_266
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][0]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.705%)  route 0.188ns (47.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.555     1.438    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X34Y66         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][0]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][0]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/Q
                         net (fo=1, routed)           0.188     1.790    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][0]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507_n_0
    SLICE_X39Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.835 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate__14/O
                         net (fo=1, routed)           0.000     1.835    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate__14_n_0
    SLICE_X39Y67         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.821     1.949    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][0]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.091     1.791    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][0]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][13]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.213ns (49.833%)  route 0.214ns (50.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.549     1.432    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][13]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][13]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/Q
                         net (fo=1, routed)           0.214     1.811    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][13]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I0_O)        0.049     1.860 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.860    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate__1_n_0
    SLICE_X37Y71         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.817     1.945    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][13]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.107     1.803    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][13]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_284/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_285/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.558     1.441    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X31Y87         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_284/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_284/Q
                         net (fo=1, routed)           0.056     1.638    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_284_n_0
    SLICE_X30Y87         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_285/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.825     1.953    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X30Y87         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_285/C
                         clock pessimism             -0.499     1.454    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.075     1.529    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_285
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][11]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.206ns (42.514%)  route 0.279ns (57.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.552     1.435    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][11]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][11]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/Q
                         net (fo=1, routed)           0.279     1.878    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][11]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507_n_0
    SLICE_X37Y70         LUT2 (Prop_lut2_I0_O)        0.042     1.920 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate__3/O
                         net (fo=1, routed)           0.000     1.920    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate__3_n_0
    SLICE_X37Y70         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.818     1.946    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X37Y70         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][11]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.107     1.804    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][11]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][15]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.206ns (41.238%)  route 0.294ns (58.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.547     1.430    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][15]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][15]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/Q
                         net (fo=1, routed)           0.294     1.888    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][15]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I0_O)        0.042     1.930 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate/O
                         net (fo=1, routed)           0.000     1.930    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate_n_0
    SLICE_X37Y71         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.817     1.945    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][15]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.107     1.803    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][15]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][4]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.511%)  route 0.271ns (56.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.555     1.438    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X30Y67         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][4]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y67         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][4]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/Q
                         net (fo=1, routed)           0.271     1.874    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][4]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507_n_0
    SLICE_X41Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.919 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate__10/O
                         net (fo=1, routed)           0.000     1.919    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate__10_n_0
    SLICE_X41Y68         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.822     1.949    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X41Y68         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][4]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.091     1.791    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][4]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][12]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.209ns (42.463%)  route 0.283ns (57.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.551     1.434    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][12]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][12]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507/Q
                         net (fo=1, routed)           0.283     1.881    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[255][12]_XADC_subsystem_inst_AVERAGER_REG_ARRAY_reg_r_507_n_0
    SLICE_X37Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.926 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate__2/O
                         net (fo=1, routed)           0.000     1.926    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_gate__2_n_0
    SLICE_X37Y71         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.817     1.945    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][12]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.092     1.788    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg[256][12]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_504/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_505/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.581%)  route 0.336ns (70.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.551     1.434    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X32Y78         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_504/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_504/Q
                         net (fo=1, routed)           0.336     1.911    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_504_n_0
    SLICE_X36Y71         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_505/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.817     1.945    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_505/C
                         clock pessimism             -0.249     1.696    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.070     1.766    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_505
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_426/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_427/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.008%)  route 0.102ns (41.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.559     1.442    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X32Y88         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_426/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_426/Q
                         net (fo=1, routed)           0.102     1.685    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_426_n_0
    SLICE_X31Y87         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_427/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.825     1.953    XADC_subsystem_inst/AVERAGER/clk_IBUF_BUFG
    SLICE_X31Y87         FDRE                                         r  XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_427/C
                         clock pessimism             -0.497     1.456    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.072     1.528    XADC_subsystem_inst/AVERAGER/REG_ARRAY_reg_r_427
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      XADC_subsystem_inst/XADC_INST/inst/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y26    PWM_subsystem_inst/PWM_averager_subsystem/sawtooth_scaled_adc_data_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y28    R2R_subsystem_inst/R2R_averager_subsystem/scaled_data_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y29    XADC_subsystem_inst/scaled_adc_data_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X39Y72   cal_btn_prev_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X39Y72   cal_btn_sync0_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X39Y72   cal_btn_sync1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y74   BIN_TO_BCD_inst/bcd_out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y73   BIN_TO_BCD_inst/bcd_out_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y63   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][0]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y63   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][0]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y65   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][1]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y65   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][1]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X54Y65   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][2]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X54Y65   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][2]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y65   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][3]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y65   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][3]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y64   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][4]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y64   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][4]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y63   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][0]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y63   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][0]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y65   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][1]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y65   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][1]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X54Y65   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][2]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X54Y65   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][2]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y65   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][3]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y65   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][3]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y64   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][4]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y64   PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg[128][4]_srl32___PWM_subsystem_inst_PWM_averager_subsystem_PWM_AVERAGER_REG_ARRAY_reg_r_126/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.059ns  (logic 5.097ns (31.737%)  route 10.962ns (68.263%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          6.164     7.617    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I1_O)        0.124     7.741 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.798    12.539    R2R_output_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    16.059 r  R2R_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.059    R2R_output[0]
    A14                                                               r  R2R_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.871ns  (logic 5.319ns (33.512%)  route 10.552ns (66.488%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          6.164     7.617    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I1_O)        0.152     7.769 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.388    12.157    R2R_output_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.714    15.871 r  R2R_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.871    R2R_output[1]
    A16                                                               r  R2R_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.581ns  (logic 5.301ns (34.022%)  route 10.280ns (65.978%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          5.946     7.399    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I1_O)        0.153     7.552 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.335    11.886    R2R_output_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         3.695    15.581 r  R2R_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.581    R2R_output[7]
    C16                                                               r  R2R_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.457ns  (logic 5.102ns (33.005%)  route 10.355ns (66.995%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          5.794     7.247    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I1_O)        0.124     7.371 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.561    11.932    R2R_output_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    15.457 r  R2R_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.457    R2R_output[2]
    B15                                                               r  R2R_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.441ns  (logic 5.082ns (32.911%)  route 10.359ns (67.089%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          5.946     7.399    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I1_O)        0.124     7.523 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.413    11.936    R2R_output_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         3.505    15.441 r  R2R_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.441    R2R_output[6]
    C15                                                               r  R2R_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.167ns  (logic 5.316ns (35.050%)  route 9.851ns (64.950%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          5.794     7.247    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I1_O)        0.152     7.399 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.057    11.456    R2R_output_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.711    15.167 r  R2R_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.167    R2R_output[3]
    B16                                                               r  R2R_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.117ns  (logic 5.080ns (33.604%)  route 10.037ns (66.396%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          5.259     6.712    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X49Y78         LUT3 (Prop_lut3_I1_O)        0.124     6.836 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.778    11.614    R2R_output_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         3.503    15.117 r  R2R_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.117    R2R_output[4]
    A15                                                               r  R2R_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.924ns  (logic 5.281ns (35.385%)  route 9.643ns (64.615%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          5.259     6.712    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X49Y78         LUT3 (Prop_lut3_I1_O)        0.118     6.830 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.384    11.214    R2R_output_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         3.710    14.924 r  R2R_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.924    R2R_output[5]
    A17                                                               r  R2R_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            PWM_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.260ns  (logic 5.089ns (41.507%)  route 7.171ns (58.493%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=25, routed)          4.473     5.934    PWM_subsystem_inst/PWM_Ramp/pwm_inst/switches_inputs_IBUF[0]
    SLICE_X56Y65         LUT6 (Prop_lut6_I5_O)        0.124     6.058 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/PWM_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.699     8.757    PWM_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.503    12.260 r  PWM_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.260    PWM_out
    J3                                                                r  PWM_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            PWM_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.330ns  (logic 1.479ns (34.154%)  route 2.851ns (65.846%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=25, routed)          2.027     2.256    PWM_subsystem_inst/PWM_Ramp/pwm_inst/switches_inputs_IBUF[0]
    SLICE_X56Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.301 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/PWM_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.825     3.126    PWM_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     4.330 r  PWM_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.330    PWM_out
    J3                                                                r  PWM_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.540ns  (logic 1.540ns (27.798%)  route 4.000ns (72.202%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          2.418     2.639    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X49Y78         LUT3 (Prop_lut3_I1_O)        0.048     2.687 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.582     4.269    R2R_output_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         1.271     5.540 r  R2R_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.540    R2R_output[5]
    A17                                                               r  R2R_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.586ns  (logic 1.535ns (27.484%)  route 4.051ns (72.516%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          2.599     2.820    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I1_O)        0.043     2.863 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.452     4.315    R2R_output_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.271     5.586 r  R2R_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.586    R2R_output[3]
    B16                                                               r  R2R_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.626ns  (logic 1.470ns (26.130%)  route 4.156ns (73.870%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          2.418     2.639    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X49Y78         LUT3 (Prop_lut3_I1_O)        0.045     2.684 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.738     4.422    R2R_output_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         1.204     5.626 r  R2R_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.626    R2R_output[4]
    A15                                                               r  R2R_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.717ns  (logic 1.524ns (26.666%)  route 4.192ns (73.334%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          2.668     2.889    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I1_O)        0.045     2.934 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.525     4.458    R2R_output_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         1.258     5.717 r  R2R_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.717    R2R_output[7]
    C16                                                               r  R2R_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.747ns  (logic 1.472ns (25.614%)  route 4.275ns (74.386%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          2.668     2.889    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I1_O)        0.045     2.934 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.607     4.541    R2R_output_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         1.206     5.747 r  R2R_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.747    R2R_output[6]
    C15                                                               r  R2R_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.760ns  (logic 1.492ns (25.897%)  route 4.268ns (74.103%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          2.599     2.820    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I1_O)        0.045     2.865 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.669     4.534    R2R_output_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.226     5.760 r  R2R_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.760    R2R_output[2]
    B15                                                               r  R2R_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.869ns  (logic 1.540ns (26.237%)  route 4.329ns (73.763%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          2.743     2.964    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I1_O)        0.044     3.008 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.586     4.594    R2R_output_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.275     5.869 r  R2R_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.869    R2R_output[1]
    A16                                                               r  R2R_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            R2R_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.988ns  (logic 1.487ns (24.830%)  route 4.501ns (75.170%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=37, routed)          2.743     2.964    R2R_subsystem_inst/R2R_SAR/switches_inputs_IBUF[0]
    SLICE_X48Y79         LUT3 (Prop_lut3_I1_O)        0.045     3.009 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.758     4.767    R2R_output_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.221     5.988 r  R2R_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.988    R2R_output[0]
    A14                                                               r  R2R_output[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.201ns  (logic 4.724ns (35.781%)  route 8.478ns (64.219%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.535     5.056    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X47Y74         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDSE (Prop_fdse_C_Q)         0.456     5.512 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.240     6.752    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X47Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.102     7.977    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.101 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.023     9.124    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I5_O)        0.124     9.248 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.380    10.628    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X58Y74         LUT4 (Prop_lut4_I3_O)        0.152    10.780 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.733    14.514    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.744    18.257 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    18.257    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.031ns  (logic 4.702ns (36.082%)  route 8.329ns (63.918%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.535     5.056    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X47Y74         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDSE (Prop_fdse_C_Q)         0.456     5.512 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.240     6.752    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X47Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.102     7.977    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.101 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.023     9.124    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I5_O)        0.124     9.248 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.387    10.635    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X58Y74         LUT4 (Prop_lut4_I0_O)        0.152    10.787 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.578    14.365    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.722    18.087 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    18.087    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.798ns  (logic 4.487ns (35.061%)  route 8.311ns (64.939%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.535     5.056    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X47Y74         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDSE (Prop_fdse_C_Q)         0.456     5.512 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.240     6.752    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X47Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.102     7.977    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.101 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.023     9.124    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I5_O)        0.124     9.248 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.380    10.628    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X58Y74         LUT4 (Prop_lut4_I0_O)        0.124    10.752 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.566    14.319    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.854 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    17.854    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.764ns  (logic 4.456ns (34.915%)  route 8.307ns (65.085%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.535     5.056    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X47Y74         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDSE (Prop_fdse_C_Q)         0.456     5.512 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.240     6.752    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X47Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.102     7.977    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.101 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.023     9.124    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I5_O)        0.124     9.248 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.215    10.463    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X58Y74         LUT4 (Prop_lut4_I1_O)        0.124    10.587 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.728    14.315    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.820 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    17.820    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.751ns  (logic 4.481ns (35.144%)  route 8.270ns (64.856%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.535     5.056    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X47Y74         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDSE (Prop_fdse_C_Q)         0.456     5.512 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.240     6.752    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X47Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.102     7.977    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.101 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.023     9.124    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I5_O)        0.124     9.248 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.387    10.635    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X58Y74         LUT4 (Prop_lut4_I3_O)        0.124    10.759 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.518    14.277    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.807 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    17.807    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.704ns  (logic 4.715ns (37.116%)  route 7.989ns (62.883%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.535     5.056    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X47Y74         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDSE (Prop_fdse_C_Q)         0.456     5.512 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.240     6.752    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X47Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.102     7.977    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.101 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.023     9.124    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I5_O)        0.124     9.248 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.215    10.463    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X58Y74         LUT4 (Prop_lut4_I0_O)        0.153    10.616 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.410    14.026    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.734    17.760 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    17.760    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.619ns  (logic 4.463ns (35.366%)  route 8.156ns (64.634%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.535     5.056    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X47Y74         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDSE (Prop_fdse_C_Q)         0.456     5.512 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.240     6.752    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X47Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.102     7.977    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X42Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.101 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.023     9.124    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_9_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I5_O)        0.124     9.248 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.208    10.456    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X58Y74         LUT4 (Prop_lut4_I3_O)        0.124    10.580 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.584    14.164    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.675 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    17.675    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.079ns  (logic 4.430ns (39.983%)  route 6.649ns (60.017%))
  Logic Levels:           3  (LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.535     5.056    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X47Y74         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDSE (Prop_fdse_C_Q)         0.456     5.512 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           1.240     6.752    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X47Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.876 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2/O
                         net (fo=9, routed)           1.159     8.034    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_2_n_0
    SLICE_X47Y67         LUT3 (Prop_lut3_I1_O)        0.150     8.184 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.251    12.435    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.700    16.135 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    16.135    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_SAR/trial_code_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.108ns  (logic 4.083ns (40.393%)  route 6.025ns (59.607%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.546     5.067    R2R_subsystem_inst/R2R_SAR/clk_IBUF_BUFG
    SLICE_X49Y80         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.456     5.523 r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[4]/Q
                         net (fo=3, routed)           1.247     6.770    R2R_subsystem_inst/R2R_SAR/trial_code_reg_n_0_[4]
    SLICE_X49Y78         LUT3 (Prop_lut3_I0_O)        0.124     6.894 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.778    11.672    R2R_output_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         3.503    15.175 r  R2R_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.175    R2R_output[4]
    A15                                                               r  R2R_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.836ns  (logic 4.243ns (43.133%)  route 5.594ns (56.867%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.544     5.065    R2R_subsystem_inst/R2R_ramp/clk_IBUF_BUFG
    SLICE_X48Y78         FDRE                                         r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[2]/Q
                         net (fo=7, routed)           1.032     6.516    R2R_subsystem_inst/R2R_SAR/R2R_output[7][2]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.299     6.815 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.561    11.377    R2R_output_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    14.901 r  R2R_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.901    R2R_output[2]
    B15                                                               r  R2R_output[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_subsystem_inst/PWM_SAR_CORE/pwm_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.391ns (56.252%)  route 1.081ns (43.748%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.561     1.444    PWM_subsystem_inst/PWM_SAR_CORE/clk_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  PWM_subsystem_inst/PWM_SAR_CORE/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  PWM_subsystem_inst/PWM_SAR_CORE/pwm_out_reg/Q
                         net (fo=1, routed)           0.257     1.842    PWM_subsystem_inst/PWM_Ramp/pwm_inst/pwm_sar
    SLICE_X56Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.887 r  PWM_subsystem_inst/PWM_Ramp/pwm_inst/PWM_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.825     2.712    PWM_out_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     3.916 r  PWM_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.916    PWM_out
    J3                                                                r  PWM_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.047ns  (logic 1.410ns (46.275%)  route 1.637ns (53.725%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.549     1.432    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X47Y74         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDSE (Prop_fdse_C_Q)         0.141     1.573 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=8, routed)           0.250     1.823    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[3]
    SLICE_X44Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.868 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/AN3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.387     3.255    AN3_OBUF
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.479 r  AN3_OBUF_inst/O
                         net (fo=0)                   0.000     4.479    AN3
    V4                                                                r  AN3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.068ns  (logic 1.426ns (46.489%)  route 1.642ns (53.511%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.549     1.432    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X47Y74         FDSE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDSE (Prop_fdse_C_Q)         0.128     1.560 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          0.340     1.900    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/digit_select[1]
    SLICE_X44Y74         LUT1 (Prop_lut1_I0_O)        0.098     1.998 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/AN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.301     3.300    AN2_OBUF
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.500 r  AN2_OBUF_inst/O
                         net (fo=0)                   0.000     4.500    AN2
    U4                                                                r  AN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.101ns  (logic 1.397ns (45.059%)  route 1.704ns (54.941%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.549     1.432    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X44Y75         FDRE                                         r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     1.573 f  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           0.419     1.992    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/d[0]
    SLICE_X47Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.037 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/AN4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.285     3.322    AN4_OBUF
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.533 r  AN4_OBUF_inst/O
                         net (fo=0)                   0.000     4.533    AN4
    W4                                                                r  AN4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.136ns  (logic 1.457ns (46.464%)  route 1.679ns (53.536%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.554     1.437    R2R_subsystem_inst/R2R_ramp/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[3]/Q
                         net (fo=6, routed)           0.227     1.805    R2R_subsystem_inst/R2R_SAR/R2R_output[7][3]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.045     1.850 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.452     3.302    R2R_output_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.271     4.574 r  R2R_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.574    R2R_output[3]
    B16                                                               r  R2R_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_SAR/trial_code_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.204ns  (logic 1.441ns (44.991%)  route 1.762ns (55.009%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.556     1.439    R2R_subsystem_inst/R2R_SAR/clk_IBUF_BUFG
    SLICE_X48Y80         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[7]/Q
                         net (fo=3, routed)           0.238     1.818    R2R_subsystem_inst/R2R_SAR/trial_code_reg_n_0_[7]
    SLICE_X48Y79         LUT3 (Prop_lut3_I0_O)        0.042     1.860 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.525     3.385    R2R_output_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         1.258     4.643 r  R2R_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.643    R2R_output[7]
    C16                                                               r  R2R_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Menu_Subsystem_inst/decimal_pt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.234ns  (logic 1.450ns (44.825%)  route 1.784ns (55.175%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.558     1.441    Menu_Subsystem_inst/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  Menu_Subsystem_inst/decimal_pt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  Menu_Subsystem_inst/decimal_pt_reg[3]/Q
                         net (fo=1, routed)           0.225     1.807    SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/decimal_pt[0]
    SLICE_X47Y67         LUT3 (Prop_lut3_I2_O)        0.048     1.855 r  SEVEN_SEGMENT_DISPLAY_inst/DIGIT_SELECTOR/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.560     3.415    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.261     4.675 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     4.675    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_SAR/trial_code_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.258ns  (logic 1.412ns (43.336%)  route 1.846ns (56.664%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.556     1.439    R2R_subsystem_inst/R2R_SAR/clk_IBUF_BUFG
    SLICE_X48Y80         FDCE                                         r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  R2R_subsystem_inst/R2R_SAR/trial_code_reg[2]/Q
                         net (fo=3, routed)           0.176     1.757    R2R_subsystem_inst/R2R_SAR/trial_code_reg_n_0_[2]
    SLICE_X48Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.802 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.669     3.471    R2R_output_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.226     4.697 r  R2R_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.697    R2R_output[2]
    B15                                                               r  R2R_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.262ns  (logic 1.464ns (44.867%)  route 1.799ns (55.133%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.554     1.437    R2R_subsystem_inst/R2R_ramp/clk_IBUF_BUFG
    SLICE_X48Y78         FDRE                                         r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[1]/Q
                         net (fo=8, routed)           0.213     1.791    R2R_subsystem_inst/R2R_SAR/R2R_output[7][1]
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.048     1.839 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.586     3.425    R2R_output_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.275     4.700 r  R2R_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.700    R2R_output[1]
    A16                                                               r  R2R_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.268ns  (logic 1.454ns (44.492%)  route 1.814ns (55.508%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.554     1.437    R2R_subsystem_inst/R2R_ramp/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  R2R_subsystem_inst/R2R_ramp/duty_cycle_reg[5]/Q
                         net (fo=4, routed)           0.232     1.810    R2R_subsystem_inst/R2R_SAR/R2R_output[7][5]
    SLICE_X49Y78         LUT3 (Prop_lut3_I2_O)        0.042     1.852 r  R2R_subsystem_inst/R2R_SAR/R2R_output_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.582     3.434    R2R_output_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         1.271     4.705 r  R2R_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.705    R2R_output[5]
    A17                                                               r  R2R_output[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1108 Endpoints
Min Delay          1108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_SAR/div_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.585ns  (logic 1.441ns (11.453%)  route 11.143ns (88.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=843, routed)        11.143    12.585    PWM_subsystem_inst/PWM_SAR/reset_IBUF
    SLICE_X51Y59         FDCE                                         f  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.440     4.781    PWM_subsystem_inst/PWM_SAR/clk_IBUF_BUFG
    SLICE_X51Y59         FDCE                                         r  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_SAR/div_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.585ns  (logic 1.441ns (11.453%)  route 11.143ns (88.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=843, routed)        11.143    12.585    PWM_subsystem_inst/PWM_SAR/reset_IBUF
    SLICE_X51Y59         FDCE                                         f  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.440     4.781    PWM_subsystem_inst/PWM_SAR/clk_IBUF_BUFG
    SLICE_X51Y59         FDCE                                         r  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_SAR/div_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.585ns  (logic 1.441ns (11.453%)  route 11.143ns (88.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=843, routed)        11.143    12.585    PWM_subsystem_inst/PWM_SAR/reset_IBUF
    SLICE_X51Y59         FDCE                                         f  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.440     4.781    PWM_subsystem_inst/PWM_SAR/clk_IBUF_BUFG
    SLICE_X51Y59         FDCE                                         r  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_SAR/div_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.585ns  (logic 1.441ns (11.453%)  route 11.143ns (88.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=843, routed)        11.143    12.585    PWM_subsystem_inst/PWM_SAR/reset_IBUF
    SLICE_X50Y59         FDCE                                         f  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.440     4.781    PWM_subsystem_inst/PWM_SAR/clk_IBUF_BUFG
    SLICE_X50Y59         FDCE                                         r  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_SAR/div_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.585ns  (logic 1.441ns (11.453%)  route 11.143ns (88.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=843, routed)        11.143    12.585    PWM_subsystem_inst/PWM_SAR/reset_IBUF
    SLICE_X51Y59         FDCE                                         f  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.440     4.781    PWM_subsystem_inst/PWM_SAR/clk_IBUF_BUFG
    SLICE_X51Y59         FDCE                                         r  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_SAR/div_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.394ns  (logic 1.441ns (11.629%)  route 10.953ns (88.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=843, routed)        10.953    12.394    PWM_subsystem_inst/PWM_SAR/reset_IBUF
    SLICE_X52Y59         FDCE                                         f  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.440     4.781    PWM_subsystem_inst/PWM_SAR/clk_IBUF_BUFG
    SLICE_X52Y59         FDCE                                         r  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_SAR/div_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.394ns  (logic 1.441ns (11.629%)  route 10.953ns (88.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=843, routed)        10.953    12.394    PWM_subsystem_inst/PWM_SAR/reset_IBUF
    SLICE_X52Y59         FDCE                                         f  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.440     4.781    PWM_subsystem_inst/PWM_SAR/clk_IBUF_BUFG
    SLICE_X52Y59         FDCE                                         r  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_SAR/div_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.394ns  (logic 1.441ns (11.629%)  route 10.953ns (88.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=843, routed)        10.953    12.394    PWM_subsystem_inst/PWM_SAR/reset_IBUF
    SLICE_X52Y59         FDCE                                         f  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.440     4.781    PWM_subsystem_inst/PWM_SAR/clk_IBUF_BUFG
    SLICE_X52Y59         FDCE                                         r  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_SAR/div_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.394ns  (logic 1.441ns (11.629%)  route 10.953ns (88.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=843, routed)        10.953    12.394    PWM_subsystem_inst/PWM_SAR/reset_IBUF
    SLICE_X52Y59         FDCE                                         f  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.440     4.781    PWM_subsystem_inst/PWM_SAR/clk_IBUF_BUFG
    SLICE_X52Y59         FDCE                                         r  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_SAR/div_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.394ns  (logic 1.441ns (11.629%)  route 10.953ns (88.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=843, routed)        10.953    12.394    PWM_subsystem_inst/PWM_SAR/reset_IBUF
    SLICE_X52Y59         FDCE                                         f  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        1.440     4.781    PWM_subsystem_inst/PWM_SAR/clk_IBUF_BUFG
    SLICE_X52Y59         FDCE                                         r  PWM_subsystem_inst/PWM_SAR/div_cnt_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 compare2
                            (input port)
  Destination:            R2R_subsystem_inst/Fall_Detector2/compare_prev_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.225ns (26.436%)  route 0.627ns (73.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  compare2 (IN)
                         net (fo=0)                   0.000     0.000    compare2
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  compare2_IBUF_inst/O
                         net (fo=4, routed)           0.627     0.853    R2R_subsystem_inst/Fall_Detector2/compare2_IBUF
    SLICE_X52Y79         FDSE                                         r  R2R_subsystem_inst/Fall_Detector2/compare_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.823     1.951    R2R_subsystem_inst/Fall_Detector2/clk_IBUF_BUFG
    SLICE_X52Y79         FDSE                                         r  R2R_subsystem_inst/Fall_Detector2/compare_prev_reg/C

Slack:                    inf
  Source:                 compare1
                            (input port)
  Destination:            PWM_subsystem_inst/Fall_Detector/compare_prev_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.224ns (24.448%)  route 0.691ns (75.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  compare1 (IN)
                         net (fo=0)                   0.000     0.000    compare1
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  compare1_IBUF_inst/O
                         net (fo=4, routed)           0.691     0.915    PWM_subsystem_inst/Fall_Detector/compare1_IBUF
    SLICE_X58Y65         FDSE                                         r  PWM_subsystem_inst/Fall_Detector/compare_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.855     1.983    PWM_subsystem_inst/Fall_Detector/clk_IBUF_BUFG
    SLICE_X58Y65         FDSE                                         r  PWM_subsystem_inst/Fall_Detector/compare_prev_reg/C

Slack:                    inf
  Source:                 mode_select[2]
                            (input port)
  Destination:            Menu_Subsystem_inst/Menu_Module/current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.223ns (22.541%)  route 0.767ns (77.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode_select[2] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[2]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  mode_select_IBUF[2]_inst/O
                         net (fo=1, routed)           0.767     0.991    Menu_Subsystem_inst/Menu_Module/current_state_reg[3]_0[2]
    SLICE_X54Y61         FDCE                                         r  Menu_Subsystem_inst/Menu_Module/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.832     1.960    Menu_Subsystem_inst/Menu_Module/clk_IBUF_BUFG
    SLICE_X54Y61         FDCE                                         r  Menu_Subsystem_inst/Menu_Module/current_state_reg[2]/C

Slack:                    inf
  Source:                 mode_select[3]
                            (input port)
  Destination:            Menu_Subsystem_inst/Menu_Module/current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.224ns (22.330%)  route 0.780ns (77.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode_select[3] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[3]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  mode_select_IBUF[3]_inst/O
                         net (fo=1, routed)           0.780     1.004    Menu_Subsystem_inst/Menu_Module/current_state_reg[3]_0[3]
    SLICE_X57Y66         FDCE                                         r  Menu_Subsystem_inst/Menu_Module/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.827     1.955    Menu_Subsystem_inst/Menu_Module/clk_IBUF_BUFG
    SLICE_X57Y66         FDCE                                         r  Menu_Subsystem_inst/Menu_Module/current_state_reg[3]/C

Slack:                    inf
  Source:                 mode_select[1]
                            (input port)
  Destination:            Menu_Subsystem_inst/Menu_Module/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.221ns (19.334%)  route 0.922ns (80.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  mode_select[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  mode_select_IBUF[1]_inst/O
                         net (fo=1, routed)           0.922     1.143    Menu_Subsystem_inst/Menu_Module/current_state_reg[3]_0[1]
    SLICE_X53Y67         FDCE                                         r  Menu_Subsystem_inst/Menu_Module/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.826     1.954    Menu_Subsystem_inst/Menu_Module/clk_IBUF_BUFG
    SLICE_X53Y67         FDCE                                         r  Menu_Subsystem_inst/Menu_Module/current_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_103/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.210ns (18.030%)  route 0.953ns (81.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=843, routed)         0.953     1.162    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X7Y68          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_103/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.853     1.980    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_103/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_104/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.210ns (18.030%)  route 0.953ns (81.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=843, routed)         0.953     1.162    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X7Y68          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_104/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.853     1.980    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_104/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_105/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.210ns (18.030%)  route 0.953ns (81.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=843, routed)         0.953     1.162    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X6Y68          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_105/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.853     1.980    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_105/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_106/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.210ns (18.030%)  route 0.953ns (81.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=843, routed)         0.953     1.162    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X6Y68          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_106/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.853     1.980    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_106/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_107/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.210ns (18.030%)  route 0.953ns (81.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=843, routed)         0.953     1.162    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/reset_IBUF
    SLICE_X6Y68          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_107/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1178, routed)        0.853     1.980    PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  PWM_subsystem_inst/PWM_averager_subsystem/PWM_AVERAGER/REG_ARRAY_reg_r_107/C





