Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  17 Dec 2018 16:15:15 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga002.fm.intel.com (fmsmga002.fm.intel.com [10.253.24.26])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 5DCC85805E2
	for <like.xu@linux.intel.com>; Mon, 17 Dec 2018 00:05:35 -0800 (PST)
Received: from orsmga106.jf.intel.com ([10.7.208.65])
  by fmsmga002-1.fm.intel.com with ESMTP; 17 Dec 2018 00:05:34 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3Aqcqkdxz9ssUOFzHXCy+O+j09IxM/srCxBDY+r6Qd?=
 =?us-ascii?q?0uoULvad9pjvdHbS+e9qxAeQG9mDu7Qc06L/iOPJYSQ4+5GPsXQPItRndiQuro?=
 =?us-ascii?q?EopTEmG9OPEkbhLfTnPGQQFcVGU0J5rTngaRAGUMnxaEfPrXKs8DUcBgvwNRZv?=
 =?us-ascii?q?JuTyB4Xek9m72/q99pHPYAhEniaxba9vJxiqsAvdsdUbj5F/Iagr0BvJpXVIe+?=
 =?us-ascii?q?VSxWx2IF+Yggjx6MSt8pN96ipco/0u+dJOXqX8ZKQ4UKdXDC86PGAv5c3krgfM?=
 =?us-ascii?q?QA2S7XYBSGoWkx5IAw/Y7BHmW5r6ryX3uvZh1CScIMb7Vq4/Vyi84Kh3SR/okC?=
 =?us-ascii?q?YHOCA/8GHLkcx7kaZXrAu8qxBj34LYZYeYP+d8cKzAZ9MXXXRPXshRWSJCDI2z?=
 =?us-ascii?q?YYQAAOgdMuhXsof9v1kDoxmxCAWxCu7j1iFHhmTt0K0myuQsCx3K0BAuEt8Otn?=
 =?us-ascii?q?nfsdX7NL0VUeCw1KTF0y/EYO5M2Tf89IfHahYvru+UUrxxdsre01UvGB3fjl6N?=
 =?us-ascii?q?roHqIzeV1usWvmiY9eVgUv+gh3QgqwFrrTii38EhgZTHiIISz1DL7yR5wIAtKN?=
 =?us-ascii?q?23SU57fd6kEIZLuC2AK4R2RcYiT3lxuCkkz70GpIS3fC8QyJQowRPUdv+Jc5CQ?=
 =?us-ascii?q?7x79SOqcIi10iG94dL+8nRq+70atx+3mWsWp0ltGti5InsXWun0O0xHf8NWLR/?=
 =?us-ascii?q?9880u7xDqDyhzf5+dZKk4uj6XbMYQuwrsom5oTr0vDGij2lV3yjK+XbUUk5vOo?=
 =?us-ascii?q?5/7oYrXgu5+QLYh0ihvxMqg2m8y/B/o3MhQWUmSF5eix16fv8VDkTLhJlPE6jK?=
 =?us-ascii?q?fUvZDAKcgGpKO1GwpV3Zwi6xa7ATemytMYnXwfIVJcZh2HipXpN0jTL//mE/ew?=
 =?us-ascii?q?nVCsnC5wyPDBI73hBInCIWbYkLvmebZ96k1cxxQpwdFQ+pJZErUBIPP1Wk/su9?=
 =?us-ascii?q?3UFB45Mwqow+n5DNVxzJ8RWWWKAqKCNqPStlmI5u0pI+mRfoMVvyz9K/c96/70?=
 =?us-ascii?q?kXA5gUMdfbWu3ZYPbHC4H/dmLFuDbXvjn9cMCmMKvgs4TOz3h1yOSz9TZ3CuX6?=
 =?us-ascii?q?0i4jE3Ep6pDYDGRtPlvbqawS3uHoFKfnsUTReIEGz0bMOCXPEDbj/UJdVu1TkN?=
 =?us-ascii?q?VLykQolm0gmytQj80P1+I+/JvyEVq5/nh+Vz/PDZwBQ79DhoCJaE3mSQCm15gG?=
 =?us-ascii?q?4MAiU7xb1yulBVzFCF3q5lxftCGotI+vlLXwwmYIPa1PFwENvoWwjMLeuOHXqv?=
 =?us-ascii?q?XNSqSR4wRMk2xZdab09jGtmKgRHJxC2sRbMPkKSBCZUutKPQmXHscZVT0XHDgY?=
 =?us-ascii?q?Kgg0MnSfxrOFqJgadj+hKbU4XNnG2anqGmM6MG03iepy+40WOSsRQAA0ZLWqLf?=
 =?us-ascii?q?UCVaPxOOoA=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AuAAAAWBdchxHrdtBkGwEBAQEDAQEBB?=
 =?us-ascii?q?wMBAQGBVAMBAQELAYEwgTmBKYx0ixaBYC18jUiLABsYBw2EQIMTIjcGDQEDAQE?=
 =?us-ascii?q?BAQEBAgETAQEBCgsJCBsOIwyCNgUCAxoBBoJcAQIDAQIkHwopAwMBAgYBAQoYH?=
 =?us-ascii?q?AoIAwE5GgYNBgIBAQGDHQGCAAEDAahGM4QtAYESg1CBDYw+EQaBf4ERJ4I2NYF?=
 =?us-ascii?q?BgV0CgWGFXwKJQpdXCYcNikcGGIFdTY8oC4o2g3GLMoFcgXhNMAiDJwmBdzODV?=
 =?us-ascii?q?YUUhUBxgQQDi3iBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0AuAAAAWBdchxHrdtBkGwEBAQEDAQEBBwMBAQGBVAMBAQE?=
 =?us-ascii?q?LAYEwgTmBKYx0ixaBYC18jUiLABsYBw2EQIMTIjcGDQEDAQEBAQEBAgETAQEBC?=
 =?us-ascii?q?gsJCBsOIwyCNgUCAxoBBoJcAQIDAQIkHwopAwMBAgYBAQoYHAoIAwE5GgYNBgI?=
 =?us-ascii?q?BAQGDHQGCAAEDAahGM4QtAYESg1CBDYw+EQaBf4ERJ4I2NYFBgV0CgWGFXwKJQ?=
 =?us-ascii?q?pdXCYcNikcGGIFdTY8oC4o2g3GLMoFcgXhNMAiDJwmBdzODVYUUhUBxgQQDi3i?=
 =?us-ascii?q?BdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,364,1539673200"; 
   d="scan'208";a="44315744"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 17 Dec 2018 00:05:33 -0800
Received: from localhost ([::1]:45309 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gYnu9-0007b1-7Z
	for like.xu@linux.intel.com; Mon, 17 Dec 2018 03:05:33 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:53205)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <clg@kaod.org>) id 1gYntW-0007Wa-V0
	for qemu-devel@nongnu.org; Mon, 17 Dec 2018 03:04:56 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <clg@kaod.org>) id 1gYntR-000360-EL
	for qemu-devel@nongnu.org; Mon, 17 Dec 2018 03:04:54 -0500
Received: from 11.mo4.mail-out.ovh.net ([46.105.34.195]:45486)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <clg@kaod.org>) id 1gYntR-00030q-3M
	for qemu-devel@nongnu.org; Mon, 17 Dec 2018 03:04:49 -0500
Received: from player699.ha.ovh.net (unknown [10.109.160.93])
	by mo4.mail-out.ovh.net (Postfix) with ESMTP id BAF091C6800
	for <qemu-devel@nongnu.org>; Mon, 17 Dec 2018 09:04:45 +0100 (CET)
Received: from kaod.org (lfbn-1-10605-110.w90-89.abo.wanadoo.fr
	[90.89.196.110]) (Authenticated sender: clg@kaod.org)
	by player699.ha.ovh.net (Postfix) with ESMTPSA id D015AE239A9;
	Mon, 17 Dec 2018 08:04:31 +0000 (UTC)
To: David Gibson <david@gibson.dropbear.id.au>
References: <20181213040126.6768-1-david@gibson.dropbear.id.au>
	<CAFEAcA_4xV2M0Tgw6KSSQ7DOhv3r=FhETH_Yhmg2h0UT3AYS9g@mail.gmail.com>
	<950689dd-1946-a42f-6a68-2944b46d53fc@kaod.org>
	<20181217010344.GA5597@umbus.fritz.box>
From: =?UTF-8?Q?C=c3=a9dric_Le_Goater?= <clg@kaod.org>
Message-ID: <b66a8dcb-dadc-ff8b-d054-14620961cb4a@kaod.org>
Date: Mon, 17 Dec 2018 09:04:26 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
	Thunderbird/60.3.1
MIME-Version: 1.0
In-Reply-To: <20181217010344.GA5597@umbus.fritz.box>
Content-Type: text/plain; charset=windows-1252
Content-Language: en-US
X-Ovh-Tracer-Id: 6385259850078128960
X-VR-SPAMSTATE: OK
X-VR-SPAMSCORE: -100
X-VR-SPAMCAUSE: gggruggvucftvghtrhhoucdtuddrgedtkedrudeiuddgheekucetufdoteggodetrfdotffvucfrrhhofhhilhgvmecuqfggjfdpvefjgfevmfevgfenuceurghilhhouhhtmecuhedttdenucesvcftvggtihhpihgvnhhtshculddquddttddm
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 46.105.34.195
Subject: Re: [Qemu-devel] [PULL 00/27] ppc-for-4.0 queue 20181213
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Laurent Vivier <lvivier@redhat.com>,
	Peter Maydell <peter.maydell@linaro.org>, gkurz@kaod.org,
	QEMU Developers <qemu-devel@nongnu.org>, spopovyc@redhat.com,
	qemu-ppc <qemu-ppc@nongnu.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On 12/17/18 2:03 AM, David Gibson wrote:
> On Fri, Dec 14, 2018 at 06:49:55PM +0100, C=E9dric Le Goater wrote:
>> On 12/14/18 5:03 PM, Peter Maydell wrote:
>>> On Thu, 13 Dec 2018 at 04:01, David Gibson <david@gibson.dropbear.id.=
au> wrote:
>>>>
>>>> The following changes since commit 4b3aab204204ca742836219b97b538d90=
584f4f2:
>>>>
>>>>   Merge remote-tracking branch 'remotes/vivier2/tags/trivial-patches=
-pull-request' into staging (2018-12-11 22:26:44 +0000)
>>>>
>>>> are available in the Git repository at:
>>>>
>>>>   git://github.com/dgibson/qemu.git tags/ppc-for-4.0-20181213
>>>>
>>>> for you to fetch changes up to 67888a17b6683600ae3fa64ca275c737ba8a9=
a45:
>>>>
>>>>   spapr/xive: use the VCPU id as a NVT identifier (2018-12-13 09:44:=
04 +1100)
>>>>
>>>> ----------------------------------------------------------------
>>>> ppc patch queue 2018-12-13
>>>>
>>>> Here's the first ppc and spapr pull request for 4.0.  Highlights are=
:
>>>>
>>>>  * The start of support for the POWER9 "XIVE" interrupt controller
>>>>    (not complete enough to use yet, but we're getting there)
>>>>  * A number of g_new vs. g_malloc cleanups
>>>>  * Some IRQ wiring cleanups
>>>>  * A fix for how we advertise NUMA nodes to the guest for pseries
>>>>
>>>> ---------------------------------------------------------------
>>>
>>>
>>> Compile errors in the windows cross-build.=20
>>
>> are you compiling with the mingw64-* packages ? as documented in :
>>
>> 	https://wiki.qemu.org/Hosts/W32
>>
>>> These look like
>>> they're assumptions that "long" is 64 bits, which it is not on Window=
s.
>>> For instance the PPC_BIT macro should be using the ULL suffix, not UL
>>> ("UL" is almost always a bug: either the constant is 32-bit, in
>>> which case "U" is what you want, or it's 64-bit and you need "ULL").
>>
>> ok. These definitions come from our skiboot firmware which I wanted=20
>> to keep as it was. It seems I will need to adapt.
>>
>>> Using __builtin_ffsl() directly in target/ppc/cpu.h also looks
>>> a bit dubious -- this should be rephrased to use ctz32() or ctz64()
>>> instead.
>>
>> ok. I will work on a fix.
>=20
> So, I tried to confirm the problem, before applying C=E9dric's fix, but
> I don't seem to be able to.  I'm getting a bunch of failures in the
> windows cross-build on master, which look like gcc8 problems - but
> nothing new or different in my tree.
>=20
> $ ./configure --cross-prefix=3Di686-w64-mingw32-

I am still using f28. Another reason to update.

Thanks,

C.

=20
> [...]
>=20
> $ make -k
>=20
> 	CHK version_gen.h
>   CC      block/sheepdog.o
> block/sheepdog.c: In function 'find_vdi_name':
> block/sheepdog.c:1239:5: error: 'strncpy' specified bound 256 equals de=
stination size [-Werror=3Dstringop-truncation]
>      strncpy(buf + SD_MAX_VDI_LEN, tag, SD_MAX_VDI_TAG_LEN);
>      ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
> cc1: all warnings being treated as errors
> make: *** [/home/dwg/src/qemu/rules.mak:69: block/sheepdog.o] Error 1
>   CC      hw/acpi/core.o
> In function 'acpi_table_install',
>     inlined from 'acpi_table_add' at hw/acpi/core.c:296:5:
> hw/acpi/core.c:184:9: error: 'strncpy' specified bound 4 equals destina=
tion size [-Werror=3Dstringop-truncation]
>          strncpy(ext_hdr->sig, hdrs->sig, sizeof ext_hdr->sig);
>          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
> hw/acpi/core.c:203:9: error: 'strncpy' specified bound 6 equals destina=
tion size [-Werror=3Dstringop-truncation]
>          strncpy(ext_hdr->oem_id, hdrs->oem_id, sizeof ext_hdr->oem_id)=
;
>          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
> hw/acpi/core.c:207:9: error: 'strncpy' specified bound 8 equals destina=
tion size [-Werror=3Dstringop-truncation]
>          strncpy(ext_hdr->oem_table_id, hdrs->oem_table_id,
>          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
>                  sizeof ext_hdr->oem_table_id);
>                  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
> hw/acpi/core.c:216:9: error: 'strncpy' specified bound 4 equals destina=
tion size [-Werror=3Dstringop-truncation]
>          strncpy(ext_hdr->asl_compiler_id, hdrs->asl_compiler_id,
>          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
>                  sizeof ext_hdr->asl_compiler_id);
>                  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
> cc1: all warnings being treated as errors
> make: *** [/home/dwg/src/qemu/rules.mak:69: hw/acpi/core.o] Error 1
>   CC      hw/acpi/aml-build.o
> hw/acpi/aml-build.c: In function 'build_header':
> hw/acpi/aml-build.c:1535:9: error: 'strncpy' specified bound 6 equals d=
estination size [-Werror=3Dstringop-truncation]
>          strncpy((char *)h->oem_id, oem_id, sizeof h->oem_id);
>          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
> hw/acpi/aml-build.c:1541:9: error: 'strncpy' specified bound 8 equals d=
estination size [-Werror=3Dstringop-truncation]
>          strncpy((char *)h->oem_table_id, oem_table_id, sizeof(h->oem_t=
able_id));
>          ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~=
~~~~~~~~~
> cc1: all warnings being treated as errors
> make: *** [/home/dwg/src/qemu/rules.mak:69: hw/acpi/aml-build.o] Error =
1
>   CC      migration/global_state.o
> migration/global_state.c: In function 'global_state_store_running':
> migration/global_state.c:45:5: error: 'strncpy' specified bound 100 equ=
als destination size [-Werror=3Dstringop-truncation]
>      strncpy((char *)global_state.runstate,
>      ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
>             state, sizeof(global_state.runstate));
>             ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
> cc1: all warnings being treated as errors
> make: *** [/home/dwg/src/qemu/rules.mak:69: migration/global_state.o] E=
rror 1
> make: Target 'all' not remade because of errors.
>=20
>=20
>>
>> Thanks,
>>
>> C.
>>
>>
>>> In file included from /home/petmay01/qemu-for-merges/hw/intc/xive.c:1=
3:0:
>>> /home/petmay01/qemu-for-merges/hw/intc/xive.c: In function 'xive_rout=
er_notify':
>>> /home/petmay01/qemu-for-merges/target/ppc/cpu.h:76:33: error: overflo=
w
>>> in implicit constant conversion [-Werror=3Doverflow]
>>>  #define PPC_BITMASK(bs, be)     ((PPC_BIT(bs) - PPC_BIT(be)) | PPC_B=
IT(bs))
>>>                                  ^
>>> /home/petmay01/qemu-for-merges/target/ppc/cpu.h:84:50: note: in
>>> definition of macro 'MASK_TO_LSH'
>>>  # define MASK_TO_LSH(m)          (__builtin_ffsl(m) - 1)
>>>                                                   ^
>>> /home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
>>> note: in expansion of macro 'GETFIELD'
>>>  #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
>>>                                   ^
>>> /home/petmay01/qemu-for-merges/hw/intc/xive.c:1366:28: note: in
>>> expansion of macro 'GETFIELD_BE64'
>>>                             GETFIELD_BE64(EAS_END_BLOCK, eas.w),
>>>                             ^
>>> /home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:120:25:
>>> note: in expansion of macro 'PPC_BITMASK'
>>>  #define EAS_END_BLOCK   PPC_BITMASK(4, 7)        /* Destination END =
block# */
>>>                          ^
>>> /home/petmay01/qemu-for-merges/hw/intc/xive.c:1366:42: note: in
>>> expansion of macro 'EAS_END_BLOCK'
>>>                             GETFIELD_BE64(EAS_END_BLOCK, eas.w),
>>>                                           ^
>>> /home/petmay01/qemu-for-merges/target/ppc/cpu.h:89:46: error: right
>>> shift count is negative [-Werror=3Dshift-count-negative]
>>>  #define GETFIELD(m, v)          (((v) & (m)) >> MASK_TO_LSH(m))
>>>                                               ^
>>> /home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
>>> note: in expansion of macro 'GETFIELD'
>>>  #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
>>>                                   ^
>>> /home/petmay01/qemu-for-merges/hw/intc/xive.c:1366:28: note: in
>>> expansion of macro 'GETFIELD_BE64'
>>>                             GETFIELD_BE64(EAS_END_BLOCK, eas.w),
>>>                             ^
>>> /home/petmay01/qemu-for-merges/target/ppc/cpu.h:76:33: error: overflo=
w
>>> in implicit constant conversion [-Werror=3Doverflow]
>>>  #define PPC_BITMASK(bs, be)     ((PPC_BIT(bs) - PPC_BIT(be)) | PPC_B=
IT(bs))
>>>                                  ^
>>> /home/petmay01/qemu-for-merges/target/ppc/cpu.h:84:50: note: in
>>> definition of macro 'MASK_TO_LSH'
>>>  # define MASK_TO_LSH(m)          (__builtin_ffsl(m) - 1)
>>>                                                   ^
>>> /home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
>>> note: in expansion of macro 'GETFIELD'
>>>  #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
>>>                                   ^
>>> /home/petmay01/qemu-for-merges/hw/intc/xive.c:1367:28: note: in
>>> expansion of macro 'GETFIELD_BE64'
>>>                             GETFIELD_BE64(EAS_END_INDEX, eas.w),
>>>                             ^
>>> /home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:121:25:
>>> note: in expansion of macro 'PPC_BITMASK'
>>>  #define EAS_END_INDEX   PPC_BITMASK(8, 31)       /* Destination END =
index */
>>>                          ^
>>> /home/petmay01/qemu-for-merges/hw/intc/xive.c:1367:42: note: in
>>> expansion of macro 'EAS_END_INDEX'
>>>                             GETFIELD_BE64(EAS_END_INDEX, eas.w),
>>>                                           ^
>>> /home/petmay01/qemu-for-merges/target/ppc/cpu.h:89:46: error: right
>>> shift count is negative [-Werror=3Dshift-count-negative]
>>>  #define GETFIELD(m, v)          (((v) & (m)) >> MASK_TO_LSH(m))
>>>                                               ^
>>> /home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
>>> note: in expansion of macro 'GETFIELD'
>>>  #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
>>>                                   ^
>>> /home/petmay01/qemu-for-merges/hw/intc/xive.c:1367:28: note: in
>>> expansion of macro 'GETFIELD_BE64'
>>>                             GETFIELD_BE64(EAS_END_INDEX, eas.w),
>>>                             ^
>>> /home/petmay01/qemu-for-merges/hw/intc/xive.c: In function
>>> 'xive_eas_pic_print_info':
>>> /home/petmay01/qemu-for-merges/target/ppc/cpu.h:76:33: error: overflo=
w
>>> in implicit constant conversion [-Werror=3Doverflow]
>>>  #define PPC_BITMASK(bs, be)     ((PPC_BIT(bs) - PPC_BIT(be)) | PPC_B=
IT(bs))
>>>                                  ^
>>> /home/petmay01/qemu-for-merges/target/ppc/cpu.h:84:50: note: in
>>> definition of macro 'MASK_TO_LSH'
>>>  # define MASK_TO_LSH(m)          (__builtin_ffsl(m) - 1)
>>>                                                   ^
>>> /home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
>>> note: in expansion of macro 'GETFIELD'
>>>  #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
>>>                                   ^
>>> /home/petmay01/qemu-for-merges/hw/intc/xive.c:1400:31: note: in
>>> expansion of macro 'GETFIELD_BE64'
>>>                     (uint8_t)  GETFIELD_BE64(EAS_END_BLOCK, eas->w),
>>>                                ^
>>> /home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:120:25:
>>> note: in expansion of macro 'PPC_BITMASK'
>>>  #define EAS_END_BLOCK   PPC_BITMASK(4, 7)        /* Destination END =
block# */
>>>                          ^
>>> /home/petmay01/qemu-for-merges/hw/intc/xive.c:1400:45: note: in
>>> expansion of macro 'EAS_END_BLOCK'
>>>                     (uint8_t)  GETFIELD_BE64(EAS_END_BLOCK, eas->w),
>>>                                              ^
>>> /home/petmay01/qemu-for-merges/target/ppc/cpu.h:89:46: error: right
>>> shift count is negative [-Werror=3Dshift-count-negative]
>>>  #define GETFIELD(m, v)          (((v) & (m)) >> MASK_TO_LSH(m))
>>>                                               ^
>>> /home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
>>> note: in expansion of macro 'GETFIELD'
>>>  #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
>>>                                   ^
>>> /home/petmay01/qemu-for-merges/hw/intc/xive.c:1400:31: note: in
>>> expansion of macro 'GETFIELD_BE64'
>>>                     (uint8_t)  GETFIELD_BE64(EAS_END_BLOCK, eas->w),
>>>                                ^
>>> /home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:120:25:
>>> note: in expansion of macro 'PPC_BITMASK'
>>>  #define EAS_END_BLOCK   PPC_BITMASK(4, 7)        /* Destination END =
block# */
>>>                          ^
>>> /home/petmay01/qemu-for-merges/hw/intc/xive.c:1400:45: note: in
>>> expansion of macro 'EAS_END_BLOCK'
>>>                     (uint8_t)  GETFIELD_BE64(EAS_END_BLOCK, eas->w),
>>>                                              ^
>>> /home/petmay01/qemu-for-merges/target/ppc/cpu.h:89:46: error: right
>>> shift count is negative [-Werror=3Dshift-count-negative]
>>>  #define GETFIELD(m, v)          (((v) & (m)) >> MASK_TO_LSH(m))
>>>                                               ^
>>> /home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
>>> note: in expansion of macro 'GETFIELD'
>>>  #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
>>>                                   ^
>>> /home/petmay01/qemu-for-merges/hw/intc/xive.c:1400:31: note: in
>>> expansion of macro 'GETFIELD_BE64'
>>>                     (uint8_t)  GETFIELD_BE64(EAS_END_BLOCK, eas->w),
>>>                                ^
>>> /home/petmay01/qemu-for-merges/target/ppc/cpu.h:76:33: error: overflo=
w
>>> in implicit constant conversion [-Werror=3Doverflow]
>>>  #define PPC_BITMASK(bs, be)     ((PPC_BIT(bs) - PPC_BIT(be)) | PPC_B=
IT(bs))
>>>                                  ^
>>> /home/petmay01/qemu-for-merges/target/ppc/cpu.h:84:50: note: in
>>> definition of macro 'MASK_TO_LSH'
>>>  # define MASK_TO_LSH(m)          (__builtin_ffsl(m) - 1)
>>>                                                   ^
>>> /home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
>>> note: in expansion of macro 'GETFIELD'
>>>  #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
>>>                                   ^
>>> /home/petmay01/qemu-for-merges/hw/intc/xive.c:1401:31: note: in
>>> expansion of macro 'GETFIELD_BE64'
>>>                     (uint32_t) GETFIELD_BE64(EAS_END_INDEX, eas->w),
>>>                                ^
>>> /home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:121:25:
>>> note: in expansion of macro 'PPC_BITMASK'
>>>  #define EAS_END_INDEX   PPC_BITMASK(8, 31)       /* Destination END =
index */
>>>                          ^
>>> /home/petmay01/qemu-for-merges/hw/intc/xive.c:1401:45: note: in
>>> expansion of macro 'EAS_END_INDEX'
>>>                     (uint32_t) GETFIELD_BE64(EAS_END_INDEX, eas->w),
>>>                                              ^
>>> /home/petmay01/qemu-for-merges/target/ppc/cpu.h:89:46: error: right
>>> shift count is negative [-Werror=3Dshift-count-negative]
>>>  #define GETFIELD(m, v)          (((v) & (m)) >> MASK_TO_LSH(m))
>>>                                               ^
>>> /home/petmay01/qemu-for-merges/include/hw/ppc/xive_regs.h:129:34:
>>> note: in expansion of macro 'GETFIELD'
>>>  #define GETFIELD_BE64(m, v)      GETFIELD(m, be64_to_cpu(v))
>>>                                   ^
>>> /home/petmay01/qemu-for-merges/hw/intc/xive.c:1401:31: note: in
>>> expansion of macro 'GETFIELD_BE64'
>>>                     (uint32_t) GETFIELD_BE64(EAS_END_INDEX, eas->w),
>>>                                ^
>>>
>>>
>>> thanks
>>> -- PMM
>>>
>>
>=20


