\hypertarget{struct_s_c_b___mem_map}{}\section{S\+C\+B\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_c_b___mem_map}\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_s_c_b___mem_map_af7bf3148523b4393be4bbefcfca42536}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}8\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_a474a33074611146734690e48ed41282e}{A\+C\+T\+LR}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_s_c_b___mem_map_a43cc7c47828036be100191e7ebd7115b}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}3316\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_ad020795dcc3605b4c828af83df8b8836}{C\+P\+U\+ID}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_aafbaa0d0a4b79969877c9b84be8aaf7a}{I\+C\+SR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_aa327db1d9948595498fba43acc8d336b}{V\+T\+OR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_a3f874ca1c6e17ae4beadac22e8ec17ec}{A\+I\+R\+CR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_ac8d0a0d974bde944d42429065dd2f44a}{S\+CR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_aa6e957027d8c505047cd58101bb784aa}{C\+CR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_afe02d5ca0102ec35b79172d453854ed0}{S\+H\+P\+R1}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_a1636322022eb10e4acedf40018708b68}{S\+H\+P\+R2}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_a8ac3a3b8dd23fb279640b98a95fb796a}{S\+H\+P\+R3}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_ae2b73d4b9744b878527466ec57dbfdb7}{S\+H\+C\+SR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_a51c6a21cb789c655257efe5796c7f503}{C\+F\+SR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_a7f0b5d6f24446f1f603a6d9ef6259de2}{H\+F\+SR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_af178d6003a18eb7452c51edcec14ec5d}{D\+F\+SR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_af81b60a951ac45ddc8376500ed1580ef}{M\+M\+F\+AR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_a57e3932788931280ee70b7389c4b23f4}{B\+F\+AR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___mem_map_aa02bdd6294d9240a566fe92085f62ae1}{A\+F\+SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+CB -\/ Peripheral register structure 

Definition at line 9816 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!A\+C\+T\+LR@{A\+C\+T\+LR}}
\index{A\+C\+T\+LR@{A\+C\+T\+LR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{A\+C\+T\+LR}{ACTLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+A\+C\+T\+LR}\hypertarget{struct_s_c_b___mem_map_a474a33074611146734690e48ed41282e}{}\label{struct_s_c_b___mem_map_a474a33074611146734690e48ed41282e}
Auxiliary Control Register,, offset\+: 0x8 

Definition at line 9818 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!A\+F\+SR@{A\+F\+SR}}
\index{A\+F\+SR@{A\+F\+SR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{A\+F\+SR}{AFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+A\+F\+SR}\hypertarget{struct_s_c_b___mem_map_aa02bdd6294d9240a566fe92085f62ae1}{}\label{struct_s_c_b___mem_map_aa02bdd6294d9240a566fe92085f62ae1}
Auxiliary Fault Status Register, offset\+: 0x\+D3C 

Definition at line 9835 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!A\+I\+R\+CR@{A\+I\+R\+CR}}
\index{A\+I\+R\+CR@{A\+I\+R\+CR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{A\+I\+R\+CR}{AIRCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+A\+I\+R\+CR}\hypertarget{struct_s_c_b___mem_map_a3f874ca1c6e17ae4beadac22e8ec17ec}{}\label{struct_s_c_b___mem_map_a3f874ca1c6e17ae4beadac22e8ec17ec}
Application Interrupt and Reset Control Register, offset\+: 0x\+D0C 

Definition at line 9823 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!B\+F\+AR@{B\+F\+AR}}
\index{B\+F\+AR@{B\+F\+AR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{B\+F\+AR}{BFAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+B\+F\+AR}\hypertarget{struct_s_c_b___mem_map_a57e3932788931280ee70b7389c4b23f4}{}\label{struct_s_c_b___mem_map_a57e3932788931280ee70b7389c4b23f4}
Bus\+Fault Address Register, offset\+: 0x\+D38 

Definition at line 9834 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+CR}{CCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+C\+CR}\hypertarget{struct_s_c_b___mem_map_aa6e957027d8c505047cd58101bb784aa}{}\label{struct_s_c_b___mem_map_aa6e957027d8c505047cd58101bb784aa}
Configuration and Control Register, offset\+: 0x\+D14 

Definition at line 9825 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!C\+F\+SR@{C\+F\+SR}}
\index{C\+F\+SR@{C\+F\+SR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+F\+SR}{CFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+C\+F\+SR}\hypertarget{struct_s_c_b___mem_map_a51c6a21cb789c655257efe5796c7f503}{}\label{struct_s_c_b___mem_map_a51c6a21cb789c655257efe5796c7f503}
Configurable Fault Status Registers, offset\+: 0x\+D28 

Definition at line 9830 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!C\+P\+U\+ID@{C\+P\+U\+ID}}
\index{C\+P\+U\+ID@{C\+P\+U\+ID}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+P\+U\+ID}{CPUID}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+C\+P\+U\+ID}\hypertarget{struct_s_c_b___mem_map_ad020795dcc3605b4c828af83df8b8836}{}\label{struct_s_c_b___mem_map_ad020795dcc3605b4c828af83df8b8836}
C\+P\+U\+ID Base Register, offset\+: 0x\+D00 

Definition at line 9820 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!D\+F\+SR@{D\+F\+SR}}
\index{D\+F\+SR@{D\+F\+SR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{D\+F\+SR}{DFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+D\+F\+SR}\hypertarget{struct_s_c_b___mem_map_af178d6003a18eb7452c51edcec14ec5d}{}\label{struct_s_c_b___mem_map_af178d6003a18eb7452c51edcec14ec5d}
Debug Fault Status Register, offset\+: 0x\+D30 

Definition at line 9832 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!H\+F\+SR@{H\+F\+SR}}
\index{H\+F\+SR@{H\+F\+SR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{H\+F\+SR}{HFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+H\+F\+SR}\hypertarget{struct_s_c_b___mem_map_a7f0b5d6f24446f1f603a6d9ef6259de2}{}\label{struct_s_c_b___mem_map_a7f0b5d6f24446f1f603a6d9ef6259de2}
Hard\+Fault Status register, offset\+: 0x\+D2C 

Definition at line 9831 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!I\+C\+SR@{I\+C\+SR}}
\index{I\+C\+SR@{I\+C\+SR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{I\+C\+SR}{ICSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+I\+C\+SR}\hypertarget{struct_s_c_b___mem_map_aafbaa0d0a4b79969877c9b84be8aaf7a}{}\label{struct_s_c_b___mem_map_aafbaa0d0a4b79969877c9b84be8aaf7a}
Interrupt Control and State Register, offset\+: 0x\+D04 

Definition at line 9821 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!M\+M\+F\+AR@{M\+M\+F\+AR}}
\index{M\+M\+F\+AR@{M\+M\+F\+AR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{M\+M\+F\+AR}{MMFAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+M\+M\+F\+AR}\hypertarget{struct_s_c_b___mem_map_af81b60a951ac45ddc8376500ed1580ef}{}\label{struct_s_c_b___mem_map_af81b60a951ac45ddc8376500ed1580ef}
Mem\+Manage Address Register, offset\+: 0x\+D34 

Definition at line 9833 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED_0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}\hypertarget{struct_s_c_b___mem_map_af7bf3148523b4393be4bbefcfca42536}{}\label{struct_s_c_b___mem_map_af7bf3148523b4393be4bbefcfca42536}


Definition at line 9817 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED_1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}\hypertarget{struct_s_c_b___mem_map_a43cc7c47828036be100191e7ebd7115b}{}\label{struct_s_c_b___mem_map_a43cc7c47828036be100191e7ebd7115b}


Definition at line 9819 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+CR@{S\+CR}}
\index{S\+CR@{S\+CR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S\+CR}{SCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+CR}\hypertarget{struct_s_c_b___mem_map_ac8d0a0d974bde944d42429065dd2f44a}{}\label{struct_s_c_b___mem_map_ac8d0a0d974bde944d42429065dd2f44a}
System Control Register, offset\+: 0x\+D10 

Definition at line 9824 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+C\+SR@{S\+H\+C\+SR}}
\index{S\+H\+C\+SR@{S\+H\+C\+SR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S\+H\+C\+SR}{SHCSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+H\+C\+SR}\hypertarget{struct_s_c_b___mem_map_ae2b73d4b9744b878527466ec57dbfdb7}{}\label{struct_s_c_b___mem_map_ae2b73d4b9744b878527466ec57dbfdb7}
System Handler Control and State Register, offset\+: 0x\+D24 

Definition at line 9829 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+P\+R1@{S\+H\+P\+R1}}
\index{S\+H\+P\+R1@{S\+H\+P\+R1}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S\+H\+P\+R1}{SHPR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+H\+P\+R1}\hypertarget{struct_s_c_b___mem_map_afe02d5ca0102ec35b79172d453854ed0}{}\label{struct_s_c_b___mem_map_afe02d5ca0102ec35b79172d453854ed0}
System Handler Priority Register 1, offset\+: 0x\+D18 

Definition at line 9826 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+P\+R2@{S\+H\+P\+R2}}
\index{S\+H\+P\+R2@{S\+H\+P\+R2}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S\+H\+P\+R2}{SHPR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+H\+P\+R2}\hypertarget{struct_s_c_b___mem_map_a1636322022eb10e4acedf40018708b68}{}\label{struct_s_c_b___mem_map_a1636322022eb10e4acedf40018708b68}
System Handler Priority Register 2, offset\+: 0x\+D1C 

Definition at line 9827 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!S\+H\+P\+R3@{S\+H\+P\+R3}}
\index{S\+H\+P\+R3@{S\+H\+P\+R3}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{S\+H\+P\+R3}{SHPR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+H\+P\+R3}\hypertarget{struct_s_c_b___mem_map_a8ac3a3b8dd23fb279640b98a95fb796a}{}\label{struct_s_c_b___mem_map_a8ac3a3b8dd23fb279640b98a95fb796a}
System Handler Priority Register 3, offset\+: 0x\+D20 

Definition at line 9828 of file M\+K20\+D7.\+h.

\index{S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}!V\+T\+OR@{V\+T\+OR}}
\index{V\+T\+OR@{V\+T\+OR}!S\+C\+B\+\_\+\+Mem\+Map@{S\+C\+B\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{V\+T\+OR}{VTOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Mem\+Map\+::\+V\+T\+OR}\hypertarget{struct_s_c_b___mem_map_aa327db1d9948595498fba43acc8d336b}{}\label{struct_s_c_b___mem_map_aa327db1d9948595498fba43acc8d336b}
Vector Table Offset Register, offset\+: 0x\+D08 

Definition at line 9822 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
