<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_KPSDK_CODE/hal/dspi/fsl_dspi_hal.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_b7ac37f54e8a27fdc1725a3ee8aaa04f.html">TARGET_KPSDK_CODE</a></li><li class="navelem"><a class="el" href="dir_9f52966abe3ff666756fc6385c708658.html">hal</a></li><li class="navelem"><a class="el" href="dir_5979c9d8a0a8807dac68bcd64aeabf2f.html">dspi</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">fsl_dspi_hal.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="fsl__dspi__hal_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013 - 2014, Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *   of conditions and the following disclaimer.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *   list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *   other materials provided with the distribution.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *   contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *   software without specific prior written permission.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#if !defined(__FSL_DSPI_HAL_H__)</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define __FSL_DSPI_HAL_H__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;fsl_dspi_features.h&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;fsl_device_registers.h&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * Definitions</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* Defines constant value arrays for the baud rate pre-scalar and scalar divider values.*/</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint32_t s_baudratePrescaler[] = { 2, 3, 5, 7 };</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint32_t s_baudrateScaler[] = { 2, 4, 6, 8, 16, 32, 64, 128, 256, 512, 1024, 2048,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                           4096, 8192, 16384, 32768 };</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint32_t s_delayPrescaler[] = { 1, 3, 5, 7 };</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint32_t s_delayScaler[] = { 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                           4096, 8192, 16384, 32768, 65536 };</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ga06b41ab984bc03e6f1eb07988edcb3ea">   60</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__dspi__hal.html#ga06b41ab984bc03e6f1eb07988edcb3ea">_dspi_status</a></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;{</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    kStatus_DSPI_Success = 0,</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaa9e7142dae4811be5426a39b6ddb40c31">   63</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaa9e7142dae4811be5426a39b6ddb40c31">kStatus_DSPI_SlaveTxUnderrun</a>,        </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaaba716de1ad68e6351cd2d26d0985b2e6">   64</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaaba716de1ad68e6351cd2d26d0985b2e6">kStatus_DSPI_SlaveRxOverrun</a>,             </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaa2509eed6de02d7a5c463d3c7b8b68eef">   65</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaa2509eed6de02d7a5c463d3c7b8b68eef">kStatus_DSPI_Timeout</a>,                    </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaad5ecc8346da4119b8609c6bcb4c57e40">   66</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaad5ecc8346da4119b8609c6bcb4c57e40">kStatus_DSPI_Busy</a>,                       </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaacec0b51b1aaabedb0343cdbb07754d01">   68</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaacec0b51b1aaabedb0343cdbb07754d01">kStatus_DSPI_NoTransferInProgress</a>,       </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaa41231c8e5ed53006eaa1a49ed5a5a904">   70</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaa41231c8e5ed53006eaa1a49ed5a5a904">kStatus_DSPI_InvalidBitCount</a>,         </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaa6c53f1865e5e78c67f06ff1238b27fdc">   71</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaa6c53f1865e5e78c67f06ff1238b27fdc">kStatus_DSPI_InvalidInstanceNumber</a>,   </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaac1713712f0410e28da008d714734a6bd">   72</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaac1713712f0410e28da008d714734a6bd">kStatus_DSPI_OutOfRange</a>               </div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;} <a class="code" href="group__dspi__hal.html#ga22d7dd51eeb108e60311c4139d619e12">dspi_status_t</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ga22d5d3420ce510463f61e41cbe1d1410">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__dspi__hal.html#ga22d5d3420ce510463f61e41cbe1d1410">_dspi_master_slave_mode</a> {</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga22d5d3420ce510463f61e41cbe1d1410abf70091c32d55b88b5cdf4993fd252b6">   77</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga22d5d3420ce510463f61e41cbe1d1410abf70091c32d55b88b5cdf4993fd252b6">kDspiMaster</a> = 1,     </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga22d5d3420ce510463f61e41cbe1d1410aff050dc09b18c67f40105d176c787e0a">   78</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga22d5d3420ce510463f61e41cbe1d1410aff050dc09b18c67f40105d176c787e0a">kDspiSlave</a> = 0       </div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;} <a class="code" href="group__dspi__hal.html#gab8a31428154823fb3a47109f79f62269">dspi_master_slave_mode_t</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ga8324f34ea4af085c11052288fc94983e">   82</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__dspi__hal.html#ga8324f34ea4af085c11052288fc94983e">_dspi_clock_polarity</a> {</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga8324f34ea4af085c11052288fc94983eafffdb6de18c3b46c509c406ac7230586">   83</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga8324f34ea4af085c11052288fc94983eafffdb6de18c3b46c509c406ac7230586">kDspiClockPolarity_ActiveHigh</a> = 0,   </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga8324f34ea4af085c11052288fc94983ea415b9652394fc6b7c50f5d5377426b13">   84</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga8324f34ea4af085c11052288fc94983ea415b9652394fc6b7c50f5d5377426b13">kDspiClockPolarity_ActiveLow</a> = 1     </div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;} <a class="code" href="group__dspi__hal.html#ga959b683effa08cff187f755506526745">dspi_clock_polarity_t</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ga648d70d13ec12505a80c423841f53510">   88</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__dspi__hal.html#ga648d70d13ec12505a80c423841f53510">_dspi_clock_phase</a> {</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga648d70d13ec12505a80c423841f53510ada723d5970a0b0a28d96a0e707cabd9c">   89</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga648d70d13ec12505a80c423841f53510ada723d5970a0b0a28d96a0e707cabd9c">kDspiClockPhase_FirstEdge</a> = 0,       </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga648d70d13ec12505a80c423841f53510a4f1c4fe8e246d3a87f60c99d214d8921">   91</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga648d70d13ec12505a80c423841f53510a4f1c4fe8e246d3a87f60c99d214d8921">kDspiClockPhase_SecondEdge</a> = 1       </div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;} <a class="code" href="group__dspi__hal.html#gace26aa668a9601c9d79bdd5205f37b14">dspi_clock_phase_t</a>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gaf1134e11fc318e82a6c15882fdab2760">   96</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__dspi__hal.html#gaf1134e11fc318e82a6c15882fdab2760">_dspi_shift_direction</a> {</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ggaf1134e11fc318e82a6c15882fdab2760aed75ebb641f649ff0c4eb77d2624bcf2">   97</a></span>&#160;    <a class="code" href="group__dspi__hal.html#ggaf1134e11fc318e82a6c15882fdab2760aed75ebb641f649ff0c4eb77d2624bcf2">kDspiMsbFirst</a> = 0,   </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ggaf1134e11fc318e82a6c15882fdab2760a582f124b275827ec23b5e4a1a70b25a7">   98</a></span>&#160;    <a class="code" href="group__dspi__hal.html#ggaf1134e11fc318e82a6c15882fdab2760a582f124b275827ec23b5e4a1a70b25a7">kDspiLsbFirst</a> = 1    </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;} <a class="code" href="group__dspi__hal.html#ga536388ab9d8d1b88f7d112a83b769366">dspi_shift_direction_t</a>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ga78060c4222b1affc8e41f937909ee999">  102</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__dspi__hal.html#ga78060c4222b1affc8e41f937909ee999">_dspi_ctar_selection</a> {</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga78060c4222b1affc8e41f937909ee999a21d94da5d7c4e6134907fad358147b35">  103</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga78060c4222b1affc8e41f937909ee999a21d94da5d7c4e6134907fad358147b35">kDspiCtar0</a> = 0,   </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga78060c4222b1affc8e41f937909ee999a46f7fb3102bd17be1feeec4ef83f9573">  104</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga78060c4222b1affc8e41f937909ee999a46f7fb3102bd17be1feeec4ef83f9573">kDspiCtar1</a> = 1    </div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;} <a class="code" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ga1b2a1103a54ad51c35f2bdaa52ac7363">  108</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__dspi__hal.html#ga1b2a1103a54ad51c35f2bdaa52ac7363">_dspi_pcs_polarity_config</a> {</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga1b2a1103a54ad51c35f2bdaa52ac7363ac82558209fcd03cfcff410f43ccd13df">  109</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga1b2a1103a54ad51c35f2bdaa52ac7363ac82558209fcd03cfcff410f43ccd13df">kDspiPcs_ActiveHigh</a> = 0, </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga1b2a1103a54ad51c35f2bdaa52ac7363af89a174f7da2c2d1dd94eaee5f451ac7">  110</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga1b2a1103a54ad51c35f2bdaa52ac7363af89a174f7da2c2d1dd94eaee5f451ac7">kDspiPcs_ActiveLow</a>  = 1 </div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;} <a class="code" href="group__dspi__hal.html#ga8e5abd30c155a0fa6cc651a6535e8aee">dspi_pcs_polarity_config_t</a>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ga738d1c33c04047440e86e29fabbbba94">  114</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__dspi__hal.html#ga738d1c33c04047440e86e29fabbbba94">_dspi_which_pcs_config</a> {</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94abf98b398d467bec5ce1332e7769b9c97">  115</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94abf98b398d467bec5ce1332e7769b9c97">kDspiPcs0</a> = 1 &lt;&lt; 0, </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94aae6b37fc82d8d2b7425b85dd63172acf">  116</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94aae6b37fc82d8d2b7425b85dd63172acf">kDspiPcs1</a> = 1 &lt;&lt; 1, </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94aa57c28d2307f3a08d2ca37fede94704b">  117</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94aa57c28d2307f3a08d2ca37fede94704b">kDspiPcs2</a> = 1 &lt;&lt; 2, </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94a009e764ff551a29673559bdf51e68b37">  118</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94a009e764ff551a29673559bdf51e68b37">kDspiPcs3</a> = 1 &lt;&lt; 3, </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94a68dbb918dfd1398b2b161142e99a2b76">  119</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94a68dbb918dfd1398b2b161142e99a2b76">kDspiPcs4</a> = 1 &lt;&lt; 4, </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94a4fa2a14f449a06e76693a89b6861157c">  120</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94a4fa2a14f449a06e76693a89b6861157c">kDspiPcs5</a> = 1 &lt;&lt; 5  </div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;} <a class="code" href="group__dspi__hal.html#ga5377cd155b68bf00351fff6e58230062">dspi_which_pcs_config_t</a>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ga02a53597bff1469f0365b74ad7a20237">  127</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__dspi__hal.html#ga02a53597bff1469f0365b74ad7a20237">_dspi_master_sample_point</a> {</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga02a53597bff1469f0365b74ad7a20237a6031fe2cc4a3f05a525ed515736fe8fc">  128</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga02a53597bff1469f0365b74ad7a20237a6031fe2cc4a3f05a525ed515736fe8fc">kDspiSckToSin_0Clock</a> = 0,  </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga02a53597bff1469f0365b74ad7a20237a369e0c0de897725cc26ecbe774c52cea">  129</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga02a53597bff1469f0365b74ad7a20237a369e0c0de897725cc26ecbe774c52cea">kDspiSckToSin_1Clock</a> = 1,  </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga02a53597bff1469f0365b74ad7a20237a22ba66b2d6cfc7ab9e75415894aa457d">  130</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga02a53597bff1469f0365b74ad7a20237a22ba66b2d6cfc7ab9e75415894aa457d">kDspiSckToSin_2Clock</a> = 2   </div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;} <a class="code" href="group__dspi__hal.html#gacbea989c0426eb1d297b286589e453d1">dspi_master_sample_point_t</a>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gae3f607745b9b2fa245188acbe25877f0">  134</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__dspi__hal.html#gae3f607745b9b2fa245188acbe25877f0">_dspi_fifo</a> {</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ggae3f607745b9b2fa245188acbe25877f0a1bc4ddf8090ce2f77222df8b019b77de">  135</a></span>&#160;    <a class="code" href="group__dspi__hal.html#ggae3f607745b9b2fa245188acbe25877f0a1bc4ddf8090ce2f77222df8b019b77de">kDspiTxFifo</a> = 0,    </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ggae3f607745b9b2fa245188acbe25877f0a17a12e128e1f01f8024a4de10e7e09d5">  136</a></span>&#160;    <a class="code" href="group__dspi__hal.html#ggae3f607745b9b2fa245188acbe25877f0a17a12e128e1f01f8024a4de10e7e09d5">kDspiRxFifo</a> = 1     </div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;} <a class="code" href="group__dspi__hal.html#ga4b51d4ff135ca4cb541d18e20b2c0995">dspi_fifo_t</a>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gabf58af9938cec54ac95d73644f41e5f4">  140</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__dspi__hal.html#gabf58af9938cec54ac95d73644f41e5f4">_dspi_dma_or_int_mode</a> {</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ggabf58af9938cec54ac95d73644f41e5f4ae6f189b379c53dc2ddc1ac1b509dae9e">  141</a></span>&#160;    <a class="code" href="group__dspi__hal.html#ggabf58af9938cec54ac95d73644f41e5f4ae6f189b379c53dc2ddc1ac1b509dae9e">kDspiGenerateIntReq</a> = 0, </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ggabf58af9938cec54ac95d73644f41e5f4a3bb79d3c56c6110432d38dddef054344">  142</a></span>&#160;    <a class="code" href="group__dspi__hal.html#ggabf58af9938cec54ac95d73644f41e5f4a3bb79d3c56c6110432d38dddef054344">kDspiGenerateDmaReq</a> = 1  </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;} <a class="code" href="group__dspi__hal.html#ga8a47ddde41f47a45d797d000b6f5e6f8">dspi_dma_or_int_mode_t</a>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ga4ceea9e434ef062f9d1a9f34520143a3">  146</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__dspi__hal.html#ga4ceea9e434ef062f9d1a9f34520143a3">_dspi_status_and_interrupt_request</a> {</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3a1250abd2c9532ec9024d4e4589b15c4e">  147</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3a1250abd2c9532ec9024d4e4589b15c4e">kDspiTxComplete</a> = BP_SPI_RSER_TCF_RE,  </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3a76ae26ce982dc760f34d43ef77aff4df">  148</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3a76ae26ce982dc760f34d43ef77aff4df">kDspiTxAndRxStatus</a> = BP_SPI_SR_TXRXS,  </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3ae26e3bb587466c7075af063a5a342b68">  149</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3ae26e3bb587466c7075af063a5a342b68">kDspiEndOfQueue</a> = BP_SPI_RSER_EOQF_RE, </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3a9e1094f02be24573437b71f3c64a78cd">  150</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3a9e1094f02be24573437b71f3c64a78cd">kDspiTxFifoUnderflow</a> = BP_SPI_RSER_TFUF_RE, </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3ac47470dc6b1cd08d73107f4aedb1ffb0">  151</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3ac47470dc6b1cd08d73107f4aedb1ffb0">kDspiTxFifoFillRequest</a> = BP_SPI_RSER_TFFF_RE, </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3add17f34827e8e5921d4c121569534239">  152</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3add17f34827e8e5921d4c121569534239">kDspiRxFifoOverflow</a> = BP_SPI_RSER_RFOF_RE, </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3a573f7989c51c8a6fe6a48dd6388b32d1">  153</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3a573f7989c51c8a6fe6a48dd6388b32d1">kDspiRxFifoDrainRequest</a> = BP_SPI_RSER_RFDF_RE </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;} <a class="code" href="group__dspi__hal.html#ga59af3ccb7f04892167dc3ddf75cf2696">dspi_status_and_interrupt_request_t</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ga7840b2a1d0cefe7f4168ab8384ee0e99">  157</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__dspi__hal.html#ga7840b2a1d0cefe7f4168ab8384ee0e99">_dspi_fifo_counter_pointer</a> {</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga7840b2a1d0cefe7f4168ab8384ee0e99ac6931fb9e3b476e6fd89401b83ac3067">  158</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga7840b2a1d0cefe7f4168ab8384ee0e99ac6931fb9e3b476e6fd89401b83ac3067">kDspiRxFifoPointer</a> = BP_SPI_SR_POPNXTPTR, </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga7840b2a1d0cefe7f4168ab8384ee0e99acf7633495ed23f4216d761ae1be426a3">  159</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga7840b2a1d0cefe7f4168ab8384ee0e99acf7633495ed23f4216d761ae1be426a3">kDspiRxFifoCounter</a> = BP_SPI_SR_RXCTR,     </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga7840b2a1d0cefe7f4168ab8384ee0e99ae0c9617e48e3fb684e9358ada3925af3">  160</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga7840b2a1d0cefe7f4168ab8384ee0e99ae0c9617e48e3fb684e9358ada3925af3">kDspiTxFifoPointer</a> = BP_SPI_SR_TXNXTPTR,  </div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga7840b2a1d0cefe7f4168ab8384ee0e99a4f5aa8b944ed48d343f58caf405d4b2c">  161</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga7840b2a1d0cefe7f4168ab8384ee0e99a4f5aa8b944ed48d343f58caf405d4b2c">kDspiTxFifoCounter</a> = BP_SPI_SR_TXCTR      </div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;} <a class="code" href="group__dspi__hal.html#ga637a55caf13059a9b15922c74b1031fe">dspi_fifo_counter_pointer_t</a>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#ga86dbb9c380b74c6654a44a73e90573f9">  165</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__dspi__hal.html#ga86dbb9c380b74c6654a44a73e90573f9">_dspi_delay_type</a> {</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga86dbb9c380b74c6654a44a73e90573f9a1b1297e9388df6c83b58ca3bbb3cb267">  166</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga86dbb9c380b74c6654a44a73e90573f9a1b1297e9388df6c83b58ca3bbb3cb267">kDspiPcsToSck</a> = 1,      </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga86dbb9c380b74c6654a44a73e90573f9ae7abf34372d1fd3044103519f52865c8">  167</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga86dbb9c380b74c6654a44a73e90573f9ae7abf34372d1fd3044103519f52865c8">kDspiLastSckToPcs</a> = 2,  </div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__dspi__hal.html#gga86dbb9c380b74c6654a44a73e90573f9a0993c646e3ceed8b6a36ae347592813f">  168</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gga86dbb9c380b74c6654a44a73e90573f9a0993c646e3ceed8b6a36ae347592813f">kDspiAfterTransfer</a> = 3, </div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;} <a class="code" href="group__dspi__hal.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="structDspiDataFormatConfig.html">  177</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDspiDataFormatConfig.html">DspiDataFormatConfig</a> {</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="structDspiDataFormatConfig.html#ac63c29bae9be526eb82eb9188a3685d4">  178</a></span>&#160;    uint32_t <a class="code" href="structDspiDataFormatConfig.html#ac63c29bae9be526eb82eb9188a3685d4">bitsPerFrame</a>;        </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="structDspiDataFormatConfig.html#a6351c261cb1ec33e415c3cfe5118acb9">  179</a></span>&#160;    <a class="code" href="group__dspi__hal.html#ga959b683effa08cff187f755506526745">dspi_clock_polarity_t</a> <a class="code" href="structDspiDataFormatConfig.html#a6351c261cb1ec33e415c3cfe5118acb9">clkPolarity</a>;   </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="structDspiDataFormatConfig.html#a6a28276cf9ea7163033dc4d69a6162ff">  180</a></span>&#160;    <a class="code" href="group__dspi__hal.html#gace26aa668a9601c9d79bdd5205f37b14">dspi_clock_phase_t</a> <a class="code" href="structDspiDataFormatConfig.html#a6a28276cf9ea7163033dc4d69a6162ff">clkPhase</a>;     </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="structDspiDataFormatConfig.html#ad0c3a440790fa062778dfa1f4ca48175">  181</a></span>&#160;    <a class="code" href="group__dspi__hal.html#ga536388ab9d8d1b88f7d112a83b769366">dspi_shift_direction_t</a> <a class="code" href="structDspiDataFormatConfig.html#ad0c3a440790fa062778dfa1f4ca48175">direction</a>; </div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;} <a class="code" href="group__dspi__hal.html#ga0eeb6e5b9b331a951edcf24c269bdfcd">dspi_data_format_config_t</a>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="structDspiSlaveConfig.html">  192</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDspiSlaveConfig.html">DspiSlaveConfig</a> {</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="structDspiSlaveConfig.html#a5ffbcd22f2cf3d37c7077bbeec5bda09">  193</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structDspiSlaveConfig.html#a5ffbcd22f2cf3d37c7077bbeec5bda09">isEnabled</a>;                         </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="structDspiSlaveConfig.html#adcf7d1b1459b3bbb29dda94959865a13">  194</a></span>&#160;    <a class="code" href="structDspiDataFormatConfig.html">dspi_data_format_config_t</a> <a class="code" href="structDspiSlaveConfig.html#adcf7d1b1459b3bbb29dda94959865a13">dataConfig</a>;    </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="structDspiSlaveConfig.html#a65f1d87361fb1474f06f39ce29227e44">  195</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structDspiSlaveConfig.html#a65f1d87361fb1474f06f39ce29227e44">isTxFifoDisabled</a>;                    </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="structDspiSlaveConfig.html#a43ae46356c2bd0ee4655d14a8ed4bff9">  196</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structDspiSlaveConfig.html#a43ae46356c2bd0ee4655d14a8ed4bff9">isRxFifoDisabled</a>;                    </div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;} <a class="code" href="group__dspi__hal.html#gad42506023f30bef1b75fbda14adc91c3">dspi_slave_config_t</a>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="structDspiBaudRateDivisors.html">  207</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDspiBaudRateDivisors.html">DspiBaudRateDivisors</a> {</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="structDspiBaudRateDivisors.html#a9033a92322a6c09c14fda53c0a30ee8a">  208</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structDspiBaudRateDivisors.html#a9033a92322a6c09c14fda53c0a30ee8a">doubleBaudRate</a>;          </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structDspiBaudRateDivisors.html#a251394cd7f2814166f5ec7fe5ea23de0">  209</a></span>&#160;    uint32_t <a class="code" href="structDspiBaudRateDivisors.html#a251394cd7f2814166f5ec7fe5ea23de0">prescaleDivisor</a>;     </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structDspiBaudRateDivisors.html#acc76829281ddb9966694c198c4ff8529">  210</a></span>&#160;    uint32_t <a class="code" href="structDspiBaudRateDivisors.html#acc76829281ddb9966694c198c4ff8529">baudRateDivisor</a>;     </div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;} <a class="code" href="group__dspi__hal.html#ga6426ca15a4ec2fd17077db5a401737e5">dspi_baud_rate_divisors_t</a>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="structDspiCommandDataConfig.html">  224</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structDspiCommandDataConfig.html">DspiCommandDataConfig</a> {</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="structDspiCommandDataConfig.html#a7d50d6a3cca29e69ce757ea1a0f0bce5">  225</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structDspiCommandDataConfig.html#a7d50d6a3cca29e69ce757ea1a0f0bce5">isChipSelectContinuous</a>;  </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="structDspiCommandDataConfig.html#abedde50b4a95ebfb8475cbdd64875447">  227</a></span>&#160;    <a class="code" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> <a class="code" href="structDspiCommandDataConfig.html#abedde50b4a95ebfb8475cbdd64875447">whichCtar</a>; </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="structDspiCommandDataConfig.html#ab8a264f828371aabec0a9a08097c14dd">  229</a></span>&#160;    <a class="code" href="group__dspi__hal.html#ga5377cd155b68bf00351fff6e58230062">dspi_which_pcs_config_t</a> <a class="code" href="structDspiCommandDataConfig.html#ab8a264f828371aabec0a9a08097c14dd">whichPcs</a>;   </div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="structDspiCommandDataConfig.html#a1c1b72544deeae3cd733e5c66fc9da4b">  230</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structDspiCommandDataConfig.html#a1c1b72544deeae3cd733e5c66fc9da4b">isEndOfQueue</a>;            </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="structDspiCommandDataConfig.html#ad820da8c6cbf602b707588cf53f8b36a">  231</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structDspiCommandDataConfig.html#ad820da8c6cbf602b707588cf53f8b36a">clearTransferCount</a>;      </div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;} <a class="code" href="group__dspi__hal.html#gaaf494c415fa4baf4998efa41992e85ce">dspi_command_config_t</a>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> * Variables</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> uint32_t spi_base_addr[];</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> * API</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#if defined(__cplusplus)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dspi__hal.html#gacd6eeaedf410e9e1f41b5b33649e2f53">DSPI_HAL_Init</a>(uint32_t baseAddr);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> DSPI_HAL_Enable(uint32_t baseAddr)</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;{</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    BW_SPI_MCR_MDIS(baseAddr, 0);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;}</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> DSPI_HAL_Disable(uint32_t baseAddr)</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;{</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    BW_SPI_MCR_MDIS(baseAddr, 1);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;}</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;uint32_t <a class="code" href="group__dspi__hal.html#ga3884240ccf644a9e72baa9bddaf879a9">DSPI_HAL_SetBaudRate</a>(uint32_t baseAddr, <a class="code" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> whichCtar,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                              uint32_t bitsPerSec, uint32_t sourceClockInHz);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dspi__hal.html#ga50dd7a2c010f8075d8781a5f11840687">DSPI_HAL_SetBaudDivisors</a>(uint32_t baseAddr,</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                              <a class="code" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> whichCtar,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                              <span class="keyword">const</span> <a class="code" href="structDspiBaudRateDivisors.html">dspi_baud_rate_divisors_t</a> * divisors);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> DSPI_HAL_SetMasterSlaveMode(uint32_t baseAddr, <a class="code" href="group__dspi__hal.html#gab8a31428154823fb3a47109f79f62269">dspi_master_slave_mode_t</a> mode)</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;{</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    BW_SPI_MCR_MSTR(baseAddr, (uint32_t)mode);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;}</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> DSPI_HAL_IsMaster(uint32_t baseAddr)</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;{</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordflow">return</span> (<span class="keywordtype">bool</span>)BR_SPI_MCR_MSTR(baseAddr);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;}</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> DSPI_HAL_SetContinuousSckCmd(uint32_t baseAddr, <span class="keywordtype">bool</span> enable)</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;{</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    BW_SPI_MCR_CONT_SCKE(baseAddr, (enable == <span class="keyword">true</span>));</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;}</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> DSPI_HAL_SetModifiedTimingFormatCmd(uint32_t baseAddr, <span class="keywordtype">bool</span> enable)</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;{</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    BW_SPI_MCR_MTFE(baseAddr, (enable == <span class="keyword">true</span>));</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;}</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> DSPI_HAL_SetPcsStrobeCmd(uint32_t baseAddr, <span class="keywordtype">bool</span> enable)</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;{</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    BW_SPI_MCR_PCSSE(baseAddr, (enable == <span class="keyword">true</span>));</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;}</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> DSPI_HAL_SetRxFifoOverwriteCmd(uint32_t baseAddr, <span class="keywordtype">bool</span> enable)</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;{</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    BW_SPI_MCR_ROOE(baseAddr, (enable == <span class="keyword">true</span>));</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;}</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dspi__hal.html#ga6204761965cfc6d7ad5fe88ff4529162">DSPI_HAL_SetPcsPolarityMode</a>(uint32_t baseAddr, <a class="code" href="group__dspi__hal.html#ga5377cd155b68bf00351fff6e58230062">dspi_which_pcs_config_t</a> pcs,</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                                 <a class="code" href="group__dspi__hal.html#ga8e5abd30c155a0fa6cc651a6535e8aee">dspi_pcs_polarity_config_t</a> activeLowOrHigh);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dspi__hal.html#ga83363cb5c1c771b1dadfbb4e6a5b84f9">DSPI_HAL_SetFifoCmd</a>(uint32_t baseAddr, <span class="keywordtype">bool</span> enableTxFifo, <span class="keywordtype">bool</span> enableRxFifo);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dspi__hal.html#ga4cc1d890bdeca0e0dd2b289d124e78b5">DSPI_HAL_SetFlushFifoCmd</a>(uint32_t baseAddr, <span class="keywordtype">bool</span> enableFlushTxFifo, <span class="keywordtype">bool</span> enableFlushRxFifo);</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> DSPI_HAL_SetDatainSamplepointMode(uint32_t baseAddr,</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                                                   <a class="code" href="group__dspi__hal.html#gacbea989c0426eb1d297b286589e453d1">dspi_master_sample_point_t</a> samplePnt)</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;{</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    BW_SPI_MCR_SMPL_PT(baseAddr, samplePnt);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;}</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> DSPI_HAL_StartTransfer(uint32_t baseAddr)</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;{</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    BW_SPI_MCR_HALT(baseAddr, 0);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;}</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> DSPI_HAL_StopTransfer(uint32_t baseAddr)</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;{</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    BW_SPI_MCR_HALT(baseAddr, 1);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;}</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<a class="code" href="group__dspi__hal.html#ga22d7dd51eeb108e60311c4139d619e12">dspi_status_t</a> <a class="code" href="group__dspi__hal.html#ga349aed7131a754766b0375ba2028daf9">DSPI_HAL_SetDataFormat</a>(uint32_t baseAddr,</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                                     <a class="code" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> whichCtar,</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="structDspiDataFormatConfig.html">dspi_data_format_config_t</a> * config);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dspi__hal.html#ga777d6d624b0d638b3ec3e4532e26e2ad">DSPI_HAL_SetDelay</a>(uint32_t baseAddr, <a class="code" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> whichCtar, uint32_t prescaler,</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                       uint32_t scaler, <a class="code" href="group__dspi__hal.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a> whichDelay);</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;uint32_t <a class="code" href="group__dspi__hal.html#ga93d0ac8aa458b6cce74efd6d7eb7f3c7">DSPI_HAL_CalculateDelay</a>(uint32_t baseAddr, <a class="code" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> whichCtar,</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;                                 <a class="code" href="group__dspi__hal.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a> whichDelay, uint32_t sourceClockInHz,</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                                 uint32_t delayInNanoSec);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> DSPI_HAL_SetDozemodeCmd(uint32_t baseAddr, <span class="keywordtype">bool</span> enable)</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;{</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    BW_SPI_MCR_DOZE(baseAddr, (enable == <span class="keyword">true</span>));</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;}</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dspi__hal.html#ga39e1c8668d664e897a0eba1efa99a79b">DSPI_HAL_SetTxFifoFillDmaIntMode</a>(uint32_t baseAddr, <a class="code" href="group__dspi__hal.html#ga8a47ddde41f47a45d797d000b6f5e6f8">dspi_dma_or_int_mode_t</a> mode, <span class="keywordtype">bool</span> enable);</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dspi__hal.html#ga3ae755726cfcdb0e1b1dd97124ddf70c">DSPI_HAL_SetRxFifoDrainDmaIntMode</a>(uint32_t baseAddr, <a class="code" href="group__dspi__hal.html#ga8a47ddde41f47a45d797d000b6f5e6f8">dspi_dma_or_int_mode_t</a> mode, <span class="keywordtype">bool</span> enable);</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dspi__hal.html#ga33301419ad92394cc238fc4ae5c020b9">DSPI_HAL_SetIntMode</a>(uint32_t baseAddr,</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                              <a class="code" href="group__dspi__hal.html#ga59af3ccb7f04892167dc3ddf75cf2696">dspi_status_and_interrupt_request_t</a> interruptSrc,</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                              <span class="keywordtype">bool</span> enable);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> DSPI_HAL_GetIntMode(uint32_t baseAddr,</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                                             <a class="code" href="group__dspi__hal.html#ga59af3ccb7f04892167dc3ddf75cf2696">dspi_status_and_interrupt_request_t</a> interruptSrc)</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;{</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <span class="keywordflow">return</span> ((HW_SPI_RSER_RD(baseAddr) &gt;&gt; interruptSrc) &amp; 0x1);</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;}</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> DSPI_HAL_GetStatusFlag(uint32_t baseAddr,</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                                        <a class="code" href="group__dspi__hal.html#ga59af3ccb7f04892167dc3ddf75cf2696">dspi_status_and_interrupt_request_t</a> statusFlag)</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;{</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="keywordflow">return</span> ((HW_SPI_SR_RD(baseAddr) &gt;&gt; statusFlag) &amp; 0x1);</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;}</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> DSPI_HAL_ClearStatusFlag(uint32_t baseAddr,</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                                              <a class="code" href="group__dspi__hal.html#ga59af3ccb7f04892167dc3ddf75cf2696">dspi_status_and_interrupt_request_t</a> statusFlag)</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;{</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    HW_SPI_SR_SET(baseAddr, (0x1U &lt;&lt; statusFlag));</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;}</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t DSPI_HAL_GetFifoCountOrPtr(uint32_t baseAddr,</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                                              <a class="code" href="group__dspi__hal.html#ga637a55caf13059a9b15922c74b1031fe">dspi_fifo_counter_pointer_t</a> desiredParameter)</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;{</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="keywordflow">return</span> ((HW_SPI_SR_RD(baseAddr) &gt;&gt; desiredParameter) &amp; 0xFU);</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;}</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t DSPI_HAL_ReadData(uint32_t baseAddr)</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;{</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">return</span> HW_SPI_POPR_RD(baseAddr);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;}</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> DSPI_HAL_WriteDataSlavemode(uint32_t baseAddr, uint32_t data)</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;{</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    HW_SPI_PUSHR_SLAVE_WR(baseAddr, data);</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;}</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dspi__hal.html#gab0c96db580d27200d4afc44383f52d73">DSPI_HAL_WriteDataMastermode</a>(uint32_t baseAddr,</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;                                  <a class="code" href="structDspiCommandDataConfig.html">dspi_command_config_t</a> * command,</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;                                  uint16_t data);</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__dspi__hal.html#ga59b29aae7daf75de09c4a8e6b637bd7c">DSPI_HAL_WriteDataMastermodeBlocking</a>(uint32_t baseAddr,</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                                          <a class="code" href="structDspiCommandDataConfig.html">dspi_command_config_t</a> * command,</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;                                          uint16_t data);</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t DSPI_HAL_GetTransferCount(uint32_t baseAddr)</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;{</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <span class="keywordflow">return</span> BR_SPI_TCR_SPI_TCNT(baseAddr);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;}</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> DSPI_HAL_PresetTransferCount(uint32_t baseAddr, uint16_t presetValue)</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;{</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    BW_SPI_TCR_SPI_TCNT(baseAddr, presetValue);</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;}</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;uint32_t <a class="code" href="group__dspi__hal.html#ga524e117873f9f93c2118f0175b9f6cc5">DSPI_HAL_GetFifoData</a>(uint32_t baseAddr, <a class="code" href="group__dspi__hal.html#ga4b51d4ff135ca4cb541d18e20b2c0995">dspi_fifo_t</a> whichFifo, uint32_t whichFifoEntry);</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> DSPI_HAL_SetHaltInDebugmodeCmd(uint32_t baseAddr, <span class="keywordtype">bool</span> enable)</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;{</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    BW_SPI_MCR_FRZ(baseAddr, (enable == <span class="keyword">true</span>));</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;}</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">/* @}*/</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#if defined(__cplusplus)</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;}</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __FSL_DSPI_HAL_H__*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment"> * EOF</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="ttc" id="group__dspi__hal_html_gga06b41ab984bc03e6f1eb07988edcb3eaa6c53f1865e5e78c67f06ff1238b27fdc"><div class="ttname"><a href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaa6c53f1865e5e78c67f06ff1238b27fdc">kStatus_DSPI_InvalidInstanceNumber</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:71</div></div>
<div class="ttc" id="group__dspi__hal_html_gga738d1c33c04047440e86e29fabbbba94a009e764ff551a29673559bdf51e68b37"><div class="ttname"><a href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94a009e764ff551a29673559bdf51e68b37">kDspiPcs3</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:118</div></div>
<div class="ttc" id="structDspiCommandDataConfig_html_ab8a264f828371aabec0a9a08097c14dd"><div class="ttname"><a href="structDspiCommandDataConfig.html#ab8a264f828371aabec0a9a08097c14dd">DspiCommandDataConfig::whichPcs</a></div><div class="ttdeci">dspi_which_pcs_config_t whichPcs</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:229</div></div>
<div class="ttc" id="group__dspi__hal_html_gga4ceea9e434ef062f9d1a9f34520143a3a1250abd2c9532ec9024d4e4589b15c4e"><div class="ttname"><a href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3a1250abd2c9532ec9024d4e4589b15c4e">kDspiTxComplete</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:147</div></div>
<div class="ttc" id="structDspiCommandDataConfig_html"><div class="ttname"><a href="structDspiCommandDataConfig.html">DspiCommandDataConfig</a></div><div class="ttdoc">DSPI command and data configuration structure. </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:224</div></div>
<div class="ttc" id="group__dspi__hal_html_ga22d5d3420ce510463f61e41cbe1d1410"><div class="ttname"><a href="group__dspi__hal.html#ga22d5d3420ce510463f61e41cbe1d1410">_dspi_master_slave_mode</a></div><div class="ttdeci">_dspi_master_slave_mode</div><div class="ttdoc">DSPI master or slave configuration. </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:76</div></div>
<div class="ttc" id="group__dspi__hal_html_ga7840b2a1d0cefe7f4168ab8384ee0e99"><div class="ttname"><a href="group__dspi__hal.html#ga7840b2a1d0cefe7f4168ab8384ee0e99">_dspi_fifo_counter_pointer</a></div><div class="ttdeci">_dspi_fifo_counter_pointer</div><div class="ttdoc">DSPI FIFO counter or pointer defines based on bit positions. </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:157</div></div>
<div class="ttc" id="structDspiDataFormatConfig_html_ad0c3a440790fa062778dfa1f4ca48175"><div class="ttname"><a href="structDspiDataFormatConfig.html#ad0c3a440790fa062778dfa1f4ca48175">DspiDataFormatConfig::direction</a></div><div class="ttdeci">dspi_shift_direction_t direction</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:181</div></div>
<div class="ttc" id="structDspiDataFormatConfig_html_a6a28276cf9ea7163033dc4d69a6162ff"><div class="ttname"><a href="structDspiDataFormatConfig.html#a6a28276cf9ea7163033dc4d69a6162ff">DspiDataFormatConfig::clkPhase</a></div><div class="ttdeci">dspi_clock_phase_t clkPhase</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:180</div></div>
<div class="ttc" id="group__dspi__hal_html_ga349aed7131a754766b0375ba2028daf9"><div class="ttname"><a href="group__dspi__hal.html#ga349aed7131a754766b0375ba2028daf9">DSPI_HAL_SetDataFormat</a></div><div class="ttdeci">dspi_status_t DSPI_HAL_SetDataFormat(uint32_t baseAddr, dspi_ctar_selection_t whichCtar, const dspi_data_format_config_t *config)</div><div class="ttdoc">Configures the data format for a particular CTAR. </div></div>
<div class="ttc" id="group__dspi__hal_html_gga7840b2a1d0cefe7f4168ab8384ee0e99a4f5aa8b944ed48d343f58caf405d4b2c"><div class="ttname"><a href="group__dspi__hal.html#gga7840b2a1d0cefe7f4168ab8384ee0e99a4f5aa8b944ed48d343f58caf405d4b2c">kDspiTxFifoCounter</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:161</div></div>
<div class="ttc" id="group__dspi__hal_html_ggaf1134e11fc318e82a6c15882fdab2760a582f124b275827ec23b5e4a1a70b25a7"><div class="ttname"><a href="group__dspi__hal.html#ggaf1134e11fc318e82a6c15882fdab2760a582f124b275827ec23b5e4a1a70b25a7">kDspiLsbFirst</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:98</div></div>
<div class="ttc" id="group__dspi__hal_html_gga02a53597bff1469f0365b74ad7a20237a369e0c0de897725cc26ecbe774c52cea"><div class="ttname"><a href="group__dspi__hal.html#gga02a53597bff1469f0365b74ad7a20237a369e0c0de897725cc26ecbe774c52cea">kDspiSckToSin_1Clock</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:129</div></div>
<div class="ttc" id="group__dspi__hal_html_gga7840b2a1d0cefe7f4168ab8384ee0e99acf7633495ed23f4216d761ae1be426a3"><div class="ttname"><a href="group__dspi__hal.html#gga7840b2a1d0cefe7f4168ab8384ee0e99acf7633495ed23f4216d761ae1be426a3">kDspiRxFifoCounter</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:159</div></div>
<div class="ttc" id="group__dspi__hal_html_gga78060c4222b1affc8e41f937909ee999a46f7fb3102bd17be1feeec4ef83f9573"><div class="ttname"><a href="group__dspi__hal.html#gga78060c4222b1affc8e41f937909ee999a46f7fb3102bd17be1feeec4ef83f9573">kDspiCtar1</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:104</div></div>
<div class="ttc" id="group__dspi__hal_html_ga1b2a1103a54ad51c35f2bdaa52ac7363"><div class="ttname"><a href="group__dspi__hal.html#ga1b2a1103a54ad51c35f2bdaa52ac7363">_dspi_pcs_polarity_config</a></div><div class="ttdeci">_dspi_pcs_polarity_config</div><div class="ttdoc">DSPI Peripheral Chip Select (PCS) Polarity configuration. </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:108</div></div>
<div class="ttc" id="group__dspi__hal_html_gga738d1c33c04047440e86e29fabbbba94abf98b398d467bec5ce1332e7769b9c97"><div class="ttname"><a href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94abf98b398d467bec5ce1332e7769b9c97">kDspiPcs0</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:115</div></div>
<div class="ttc" id="group__dspi__hal_html_gga738d1c33c04047440e86e29fabbbba94aa57c28d2307f3a08d2ca37fede94704b"><div class="ttname"><a href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94aa57c28d2307f3a08d2ca37fede94704b">kDspiPcs2</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:117</div></div>
<div class="ttc" id="group__dspi__hal_html_gga648d70d13ec12505a80c423841f53510a4f1c4fe8e246d3a87f60c99d214d8921"><div class="ttname"><a href="group__dspi__hal.html#gga648d70d13ec12505a80c423841f53510a4f1c4fe8e246d3a87f60c99d214d8921">kDspiClockPhase_SecondEdge</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:91</div></div>
<div class="ttc" id="group__dspi__hal_html_ga648d70d13ec12505a80c423841f53510"><div class="ttname"><a href="group__dspi__hal.html#ga648d70d13ec12505a80c423841f53510">_dspi_clock_phase</a></div><div class="ttdeci">_dspi_clock_phase</div><div class="ttdoc">DSPI clock phase configuration for a given CTAR. </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:88</div></div>
<div class="ttc" id="group__dspi__hal_html_ga536388ab9d8d1b88f7d112a83b769366"><div class="ttname"><a href="group__dspi__hal.html#ga536388ab9d8d1b88f7d112a83b769366">dspi_shift_direction_t</a></div><div class="ttdeci">enum _dspi_shift_direction dspi_shift_direction_t</div><div class="ttdoc">DSPI data shifter direction options for a given CTAR. </div></div>
<div class="ttc" id="group__dspi__hal_html_ga4cc1d890bdeca0e0dd2b289d124e78b5"><div class="ttname"><a href="group__dspi__hal.html#ga4cc1d890bdeca0e0dd2b289d124e78b5">DSPI_HAL_SetFlushFifoCmd</a></div><div class="ttdeci">void DSPI_HAL_SetFlushFifoCmd(uint32_t baseAddr, bool enableFlushTxFifo, bool enableFlushRxFifo)</div><div class="ttdoc">Flushes the DSPI FIFOs. </div></div>
<div class="ttc" id="group__dspi__hal_html_gga06b41ab984bc03e6f1eb07988edcb3eaa2509eed6de02d7a5c463d3c7b8b68eef"><div class="ttname"><a href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaa2509eed6de02d7a5c463d3c7b8b68eef">kStatus_DSPI_Timeout</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:65</div></div>
<div class="ttc" id="group__dspi__hal_html_gga738d1c33c04047440e86e29fabbbba94a68dbb918dfd1398b2b161142e99a2b76"><div class="ttname"><a href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94a68dbb918dfd1398b2b161142e99a2b76">kDspiPcs4</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:119</div></div>
<div class="ttc" id="group__dspi__hal_html_gaf817b2c70ff1e28088181cd418f4528b"><div class="ttname"><a href="group__dspi__hal.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a></div><div class="ttdeci">enum _dspi_delay_type dspi_delay_type_t</div><div class="ttdoc">DSPI delay type selection. </div></div>
<div class="ttc" id="group__dspi__hal_html_gga06b41ab984bc03e6f1eb07988edcb3eaa9e7142dae4811be5426a39b6ddb40c31"><div class="ttname"><a href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaa9e7142dae4811be5426a39b6ddb40c31">kStatus_DSPI_SlaveTxUnderrun</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:63</div></div>
<div class="ttc" id="group__dspi__hal_html_gga738d1c33c04047440e86e29fabbbba94aae6b37fc82d8d2b7425b85dd63172acf"><div class="ttname"><a href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94aae6b37fc82d8d2b7425b85dd63172acf">kDspiPcs1</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:116</div></div>
<div class="ttc" id="group__dspi__hal_html_gga1b2a1103a54ad51c35f2bdaa52ac7363af89a174f7da2c2d1dd94eaee5f451ac7"><div class="ttname"><a href="group__dspi__hal.html#gga1b2a1103a54ad51c35f2bdaa52ac7363af89a174f7da2c2d1dd94eaee5f451ac7">kDspiPcs_ActiveLow</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:110</div></div>
<div class="ttc" id="group__dspi__hal_html_gga06b41ab984bc03e6f1eb07988edcb3eaad5ecc8346da4119b8609c6bcb4c57e40"><div class="ttname"><a href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaad5ecc8346da4119b8609c6bcb4c57e40">kStatus_DSPI_Busy</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:66</div></div>
<div class="ttc" id="group__dspi__hal_html_gga06b41ab984bc03e6f1eb07988edcb3eaa41231c8e5ed53006eaa1a49ed5a5a904"><div class="ttname"><a href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaa41231c8e5ed53006eaa1a49ed5a5a904">kStatus_DSPI_InvalidBitCount</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:70</div></div>
<div class="ttc" id="group__dspi__hal_html_ga0eeb6e5b9b331a951edcf24c269bdfcd"><div class="ttname"><a href="group__dspi__hal.html#ga0eeb6e5b9b331a951edcf24c269bdfcd">dspi_data_format_config_t</a></div><div class="ttdeci">struct DspiDataFormatConfig dspi_data_format_config_t</div><div class="ttdoc">DSPI data format settings configuration structure. </div></div>
<div class="ttc" id="structDspiDataFormatConfig_html"><div class="ttname"><a href="structDspiDataFormatConfig.html">DspiDataFormatConfig</a></div><div class="ttdoc">DSPI data format settings configuration structure. </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:177</div></div>
<div class="ttc" id="structDspiDataFormatConfig_html_ac63c29bae9be526eb82eb9188a3685d4"><div class="ttname"><a href="structDspiDataFormatConfig.html#ac63c29bae9be526eb82eb9188a3685d4">DspiDataFormatConfig::bitsPerFrame</a></div><div class="ttdeci">uint32_t bitsPerFrame</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:178</div></div>
<div class="ttc" id="group__dspi__hal_html_gga06b41ab984bc03e6f1eb07988edcb3eaacec0b51b1aaabedb0343cdbb07754d01"><div class="ttname"><a href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaacec0b51b1aaabedb0343cdbb07754d01">kStatus_DSPI_NoTransferInProgress</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:68</div></div>
<div class="ttc" id="group__dspi__hal_html_ga738d1c33c04047440e86e29fabbbba94"><div class="ttname"><a href="group__dspi__hal.html#ga738d1c33c04047440e86e29fabbbba94">_dspi_which_pcs_config</a></div><div class="ttdeci">_dspi_which_pcs_config</div><div class="ttdoc">DSPI Peripheral Chip Select (PCS) configuration (which PCS to configure) </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:114</div></div>
<div class="ttc" id="group__dspi__hal_html_ggae3f607745b9b2fa245188acbe25877f0a1bc4ddf8090ce2f77222df8b019b77de"><div class="ttname"><a href="group__dspi__hal.html#ggae3f607745b9b2fa245188acbe25877f0a1bc4ddf8090ce2f77222df8b019b77de">kDspiTxFifo</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:135</div></div>
<div class="ttc" id="group__dspi__hal_html_gga1b2a1103a54ad51c35f2bdaa52ac7363ac82558209fcd03cfcff410f43ccd13df"><div class="ttname"><a href="group__dspi__hal.html#gga1b2a1103a54ad51c35f2bdaa52ac7363ac82558209fcd03cfcff410f43ccd13df">kDspiPcs_ActiveHigh</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:109</div></div>
<div class="ttc" id="group__dspi__hal_html_gga02a53597bff1469f0365b74ad7a20237a6031fe2cc4a3f05a525ed515736fe8fc"><div class="ttname"><a href="group__dspi__hal.html#gga02a53597bff1469f0365b74ad7a20237a6031fe2cc4a3f05a525ed515736fe8fc">kDspiSckToSin_0Clock</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:128</div></div>
<div class="ttc" id="group__dspi__hal_html_gga738d1c33c04047440e86e29fabbbba94a4fa2a14f449a06e76693a89b6861157c"><div class="ttname"><a href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94a4fa2a14f449a06e76693a89b6861157c">kDspiPcs5</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:120</div></div>
<div class="ttc" id="group__dspi__hal_html_ga6204761965cfc6d7ad5fe88ff4529162"><div class="ttname"><a href="group__dspi__hal.html#ga6204761965cfc6d7ad5fe88ff4529162">DSPI_HAL_SetPcsPolarityMode</a></div><div class="ttdeci">void DSPI_HAL_SetPcsPolarityMode(uint32_t baseAddr, dspi_which_pcs_config_t pcs, dspi_pcs_polarity_config_t activeLowOrHigh)</div><div class="ttdoc">Configures the DSPI peripheral chip select polarity. </div></div>
<div class="ttc" id="group__dspi__hal_html_gace26aa668a9601c9d79bdd5205f37b14"><div class="ttname"><a href="group__dspi__hal.html#gace26aa668a9601c9d79bdd5205f37b14">dspi_clock_phase_t</a></div><div class="ttdeci">enum _dspi_clock_phase dspi_clock_phase_t</div><div class="ttdoc">DSPI clock phase configuration for a given CTAR. </div></div>
<div class="ttc" id="group__dspi__hal_html_ga33301419ad92394cc238fc4ae5c020b9"><div class="ttname"><a href="group__dspi__hal.html#ga33301419ad92394cc238fc4ae5c020b9">DSPI_HAL_SetIntMode</a></div><div class="ttdeci">void DSPI_HAL_SetIntMode(uint32_t baseAddr, dspi_status_and_interrupt_request_t interruptSrc, bool enable)</div><div class="ttdoc">Configures the DSPI interrupts. </div></div>
<div class="ttc" id="structDspiCommandDataConfig_html_ad820da8c6cbf602b707588cf53f8b36a"><div class="ttname"><a href="structDspiCommandDataConfig.html#ad820da8c6cbf602b707588cf53f8b36a">DspiCommandDataConfig::clearTransferCount</a></div><div class="ttdeci">bool clearTransferCount</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:231</div></div>
<div class="ttc" id="group__dspi__hal_html_gaf1134e11fc318e82a6c15882fdab2760"><div class="ttname"><a href="group__dspi__hal.html#gaf1134e11fc318e82a6c15882fdab2760">_dspi_shift_direction</a></div><div class="ttdeci">_dspi_shift_direction</div><div class="ttdoc">DSPI data shifter direction options for a given CTAR. </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:96</div></div>
<div class="ttc" id="group__dspi__hal_html_ga3ae755726cfcdb0e1b1dd97124ddf70c"><div class="ttname"><a href="group__dspi__hal.html#ga3ae755726cfcdb0e1b1dd97124ddf70c">DSPI_HAL_SetRxFifoDrainDmaIntMode</a></div><div class="ttdeci">void DSPI_HAL_SetRxFifoDrainDmaIntMode(uint32_t baseAddr, dspi_dma_or_int_mode_t mode, bool enable)</div><div class="ttdoc">Configures the DSPI Rx FIFO Drain request to generate DMA or interrupt requests. </div></div>
<div class="ttc" id="group__dspi__hal_html_gga06b41ab984bc03e6f1eb07988edcb3eaac1713712f0410e28da008d714734a6bd"><div class="ttname"><a href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaac1713712f0410e28da008d714734a6bd">kStatus_DSPI_OutOfRange</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:72</div></div>
<div class="ttc" id="group__dspi__hal_html_gga7840b2a1d0cefe7f4168ab8384ee0e99ac6931fb9e3b476e6fd89401b83ac3067"><div class="ttname"><a href="group__dspi__hal.html#gga7840b2a1d0cefe7f4168ab8384ee0e99ac6931fb9e3b476e6fd89401b83ac3067">kDspiRxFifoPointer</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:158</div></div>
<div class="ttc" id="group__dspi__hal_html_ga6426ca15a4ec2fd17077db5a401737e5"><div class="ttname"><a href="group__dspi__hal.html#ga6426ca15a4ec2fd17077db5a401737e5">dspi_baud_rate_divisors_t</a></div><div class="ttdeci">struct DspiBaudRateDivisors dspi_baud_rate_divisors_t</div><div class="ttdoc">DSPI baud rate divisors settings configuration structure. </div></div>
<div class="ttc" id="structDspiSlaveConfig_html_a65f1d87361fb1474f06f39ce29227e44"><div class="ttname"><a href="structDspiSlaveConfig.html#a65f1d87361fb1474f06f39ce29227e44">DspiSlaveConfig::isTxFifoDisabled</a></div><div class="ttdeci">bool isTxFifoDisabled</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:195</div></div>
<div class="ttc" id="group__dspi__hal_html_gga4ceea9e434ef062f9d1a9f34520143a3add17f34827e8e5921d4c121569534239"><div class="ttname"><a href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3add17f34827e8e5921d4c121569534239">kDspiRxFifoOverflow</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:152</div></div>
<div class="ttc" id="group__dspi__hal_html_gga02a53597bff1469f0365b74ad7a20237a22ba66b2d6cfc7ab9e75415894aa457d"><div class="ttname"><a href="group__dspi__hal.html#gga02a53597bff1469f0365b74ad7a20237a22ba66b2d6cfc7ab9e75415894aa457d">kDspiSckToSin_2Clock</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:130</div></div>
<div class="ttc" id="group__dspi__hal_html_gaaf494c415fa4baf4998efa41992e85ce"><div class="ttname"><a href="group__dspi__hal.html#gaaf494c415fa4baf4998efa41992e85ce">dspi_command_config_t</a></div><div class="ttdeci">struct DspiCommandDataConfig dspi_command_config_t</div><div class="ttdoc">DSPI command and data configuration structure. </div></div>
<div class="ttc" id="group__dspi__hal_html_ga4b51d4ff135ca4cb541d18e20b2c0995"><div class="ttname"><a href="group__dspi__hal.html#ga4b51d4ff135ca4cb541d18e20b2c0995">dspi_fifo_t</a></div><div class="ttdeci">enum _dspi_fifo dspi_fifo_t</div><div class="ttdoc">DSPI FIFO selects. </div></div>
<div class="ttc" id="group__dspi__hal_html_ga8a47ddde41f47a45d797d000b6f5e6f8"><div class="ttname"><a href="group__dspi__hal.html#ga8a47ddde41f47a45d797d000b6f5e6f8">dspi_dma_or_int_mode_t</a></div><div class="ttdeci">enum _dspi_dma_or_int_mode dspi_dma_or_int_mode_t</div><div class="ttdoc">DSPI Tx FIFO Fill and Rx FIFO Drain DMA or Interrupt configuration. </div></div>
<div class="ttc" id="group__dspi__hal_html_gga4ceea9e434ef062f9d1a9f34520143a3a76ae26ce982dc760f34d43ef77aff4df"><div class="ttname"><a href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3a76ae26ce982dc760f34d43ef77aff4df">kDspiTxAndRxStatus</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:148</div></div>
<div class="ttc" id="structDspiSlaveConfig_html"><div class="ttname"><a href="structDspiSlaveConfig.html">DspiSlaveConfig</a></div><div class="ttdoc">DSPI hardware configuration settings for slave mode. </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:192</div></div>
<div class="ttc" id="group__dspi__hal_html_ga83363cb5c1c771b1dadfbb4e6a5b84f9"><div class="ttname"><a href="group__dspi__hal.html#ga83363cb5c1c771b1dadfbb4e6a5b84f9">DSPI_HAL_SetFifoCmd</a></div><div class="ttdeci">void DSPI_HAL_SetFifoCmd(uint32_t baseAddr, bool enableTxFifo, bool enableRxFifo)</div><div class="ttdoc">Enables (or disables) the DSPI FIFOs. </div></div>
<div class="ttc" id="group__dspi__hal_html_ga5377cd155b68bf00351fff6e58230062"><div class="ttname"><a href="group__dspi__hal.html#ga5377cd155b68bf00351fff6e58230062">dspi_which_pcs_config_t</a></div><div class="ttdeci">enum _dspi_which_pcs_config dspi_which_pcs_config_t</div><div class="ttdoc">DSPI Peripheral Chip Select (PCS) configuration (which PCS to configure) </div></div>
<div class="ttc" id="group__dspi__hal_html_gga78060c4222b1affc8e41f937909ee999a21d94da5d7c4e6134907fad358147b35"><div class="ttname"><a href="group__dspi__hal.html#gga78060c4222b1affc8e41f937909ee999a21d94da5d7c4e6134907fad358147b35">kDspiCtar0</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:103</div></div>
<div class="ttc" id="group__dspi__hal_html_ga06b41ab984bc03e6f1eb07988edcb3ea"><div class="ttname"><a href="group__dspi__hal.html#ga06b41ab984bc03e6f1eb07988edcb3ea">_dspi_status</a></div><div class="ttdeci">_dspi_status</div><div class="ttdoc">Error codes for the DSPI driver. </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:60</div></div>
<div class="ttc" id="group__dspi__hal_html_gab8a31428154823fb3a47109f79f62269"><div class="ttname"><a href="group__dspi__hal.html#gab8a31428154823fb3a47109f79f62269">dspi_master_slave_mode_t</a></div><div class="ttdeci">enum _dspi_master_slave_mode dspi_master_slave_mode_t</div><div class="ttdoc">DSPI master or slave configuration. </div></div>
<div class="ttc" id="group__dspi__hal_html_gga86dbb9c380b74c6654a44a73e90573f9a1b1297e9388df6c83b58ca3bbb3cb267"><div class="ttname"><a href="group__dspi__hal.html#gga86dbb9c380b74c6654a44a73e90573f9a1b1297e9388df6c83b58ca3bbb3cb267">kDspiPcsToSck</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:166</div></div>
<div class="ttc" id="structDspiDataFormatConfig_html_a6351c261cb1ec33e415c3cfe5118acb9"><div class="ttname"><a href="structDspiDataFormatConfig.html#a6351c261cb1ec33e415c3cfe5118acb9">DspiDataFormatConfig::clkPolarity</a></div><div class="ttdeci">dspi_clock_polarity_t clkPolarity</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:179</div></div>
<div class="ttc" id="group__dspi__hal_html_gga06b41ab984bc03e6f1eb07988edcb3eaaba716de1ad68e6351cd2d26d0985b2e6"><div class="ttname"><a href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaaba716de1ad68e6351cd2d26d0985b2e6">kStatus_DSPI_SlaveRxOverrun</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:64</div></div>
<div class="ttc" id="group__dspi__hal_html_gga22d5d3420ce510463f61e41cbe1d1410abf70091c32d55b88b5cdf4993fd252b6"><div class="ttname"><a href="group__dspi__hal.html#gga22d5d3420ce510463f61e41cbe1d1410abf70091c32d55b88b5cdf4993fd252b6">kDspiMaster</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:77</div></div>
<div class="ttc" id="group__dspi__hal_html_ga50dd7a2c010f8075d8781a5f11840687"><div class="ttname"><a href="group__dspi__hal.html#ga50dd7a2c010f8075d8781a5f11840687">DSPI_HAL_SetBaudDivisors</a></div><div class="ttdeci">void DSPI_HAL_SetBaudDivisors(uint32_t baseAddr, dspi_ctar_selection_t whichCtar, const dspi_baud_rate_divisors_t *divisors)</div><div class="ttdoc">Configures the baud rate divisors manually. </div></div>
<div class="ttc" id="group__dspi__hal_html_ggabf58af9938cec54ac95d73644f41e5f4a3bb79d3c56c6110432d38dddef054344"><div class="ttname"><a href="group__dspi__hal.html#ggabf58af9938cec54ac95d73644f41e5f4a3bb79d3c56c6110432d38dddef054344">kDspiGenerateDmaReq</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:142</div></div>
<div class="ttc" id="group__dspi__hal_html_gacd6eeaedf410e9e1f41b5b33649e2f53"><div class="ttname"><a href="group__dspi__hal.html#gacd6eeaedf410e9e1f41b5b33649e2f53">DSPI_HAL_Init</a></div><div class="ttdeci">void DSPI_HAL_Init(uint32_t baseAddr)</div><div class="ttdoc">Restores the DSPI to reset the configuration. </div></div>
<div class="ttc" id="group__dspi__hal_html_gad42506023f30bef1b75fbda14adc91c3"><div class="ttname"><a href="group__dspi__hal.html#gad42506023f30bef1b75fbda14adc91c3">dspi_slave_config_t</a></div><div class="ttdeci">struct DspiSlaveConfig dspi_slave_config_t</div><div class="ttdoc">DSPI hardware configuration settings for slave mode. </div></div>
<div class="ttc" id="group__dspi__hal_html_gga648d70d13ec12505a80c423841f53510ada723d5970a0b0a28d96a0e707cabd9c"><div class="ttname"><a href="group__dspi__hal.html#gga648d70d13ec12505a80c423841f53510ada723d5970a0b0a28d96a0e707cabd9c">kDspiClockPhase_FirstEdge</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:89</div></div>
<div class="ttc" id="group__dspi__hal_html_gga8324f34ea4af085c11052288fc94983eafffdb6de18c3b46c509c406ac7230586"><div class="ttname"><a href="group__dspi__hal.html#gga8324f34ea4af085c11052288fc94983eafffdb6de18c3b46c509c406ac7230586">kDspiClockPolarity_ActiveHigh</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:83</div></div>
<div class="ttc" id="group__dspi__hal_html_gga7840b2a1d0cefe7f4168ab8384ee0e99ae0c9617e48e3fb684e9358ada3925af3"><div class="ttname"><a href="group__dspi__hal.html#gga7840b2a1d0cefe7f4168ab8384ee0e99ae0c9617e48e3fb684e9358ada3925af3">kDspiTxFifoPointer</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:160</div></div>
<div class="ttc" id="structDspiSlaveConfig_html_a43ae46356c2bd0ee4655d14a8ed4bff9"><div class="ttname"><a href="structDspiSlaveConfig.html#a43ae46356c2bd0ee4655d14a8ed4bff9">DspiSlaveConfig::isRxFifoDisabled</a></div><div class="ttdeci">bool isRxFifoDisabled</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:196</div></div>
<div class="ttc" id="group__dspi__hal_html_ga59b29aae7daf75de09c4a8e6b637bd7c"><div class="ttname"><a href="group__dspi__hal.html#ga59b29aae7daf75de09c4a8e6b637bd7c">DSPI_HAL_WriteDataMastermodeBlocking</a></div><div class="ttdeci">void DSPI_HAL_WriteDataMastermodeBlocking(uint32_t baseAddr, dspi_command_config_t *command, uint16_t data)</div><div class="ttdoc">Writes data into the data buffer, master mode and waits till complete to return. </div></div>
<div class="ttc" id="group__dspi__hal_html_gga4ceea9e434ef062f9d1a9f34520143a3a9e1094f02be24573437b71f3c64a78cd"><div class="ttname"><a href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3a9e1094f02be24573437b71f3c64a78cd">kDspiTxFifoUnderflow</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:150</div></div>
<div class="ttc" id="group__dspi__hal_html_gacbea989c0426eb1d297b286589e453d1"><div class="ttname"><a href="group__dspi__hal.html#gacbea989c0426eb1d297b286589e453d1">dspi_master_sample_point_t</a></div><div class="ttdeci">enum _dspi_master_sample_point dspi_master_sample_point_t</div><div class="ttdoc">DSPI Sample Point: Controls when the DSPI master samples SIN in Modified Transfer Format...</div></div>
<div class="ttc" id="group__dspi__hal_html_ga4ceea9e434ef062f9d1a9f34520143a3"><div class="ttname"><a href="group__dspi__hal.html#ga4ceea9e434ef062f9d1a9f34520143a3">_dspi_status_and_interrupt_request</a></div><div class="ttdeci">_dspi_status_and_interrupt_request</div><div class="ttdoc">DSPI status flags and interrupt request enable. </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:146</div></div>
<div class="ttc" id="group__dspi__hal_html_ga86dbb9c380b74c6654a44a73e90573f9"><div class="ttname"><a href="group__dspi__hal.html#ga86dbb9c380b74c6654a44a73e90573f9">_dspi_delay_type</a></div><div class="ttdeci">_dspi_delay_type</div><div class="ttdoc">DSPI delay type selection. </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:165</div></div>
<div class="ttc" id="group__dspi__hal_html_gga22d5d3420ce510463f61e41cbe1d1410aff050dc09b18c67f40105d176c787e0a"><div class="ttname"><a href="group__dspi__hal.html#gga22d5d3420ce510463f61e41cbe1d1410aff050dc09b18c67f40105d176c787e0a">kDspiSlave</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:78</div></div>
<div class="ttc" id="group__dspi__hal_html_ga524e117873f9f93c2118f0175b9f6cc5"><div class="ttname"><a href="group__dspi__hal.html#ga524e117873f9f93c2118f0175b9f6cc5">DSPI_HAL_GetFifoData</a></div><div class="ttdeci">uint32_t DSPI_HAL_GetFifoData(uint32_t baseAddr, dspi_fifo_t whichFifo, uint32_t whichFifoEntry)</div><div class="ttdoc">Reads FIFO registers for debug purposes. </div></div>
<div class="ttc" id="group__dspi__hal_html_gabf58af9938cec54ac95d73644f41e5f4"><div class="ttname"><a href="group__dspi__hal.html#gabf58af9938cec54ac95d73644f41e5f4">_dspi_dma_or_int_mode</a></div><div class="ttdeci">_dspi_dma_or_int_mode</div><div class="ttdoc">DSPI Tx FIFO Fill and Rx FIFO Drain DMA or Interrupt configuration. </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:140</div></div>
<div class="ttc" id="group__dspi__hal_html_ga8d2c04fe9fd119bdcc613f4c35095721"><div class="ttname"><a href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a></div><div class="ttdeci">enum _dspi_ctar_selection dspi_ctar_selection_t</div><div class="ttdoc">DSPI Clock and Transfer Attributes Register (CTAR) selection. </div></div>
<div class="ttc" id="group__dspi__hal_html_ga3884240ccf644a9e72baa9bddaf879a9"><div class="ttname"><a href="group__dspi__hal.html#ga3884240ccf644a9e72baa9bddaf879a9">DSPI_HAL_SetBaudRate</a></div><div class="ttdeci">uint32_t DSPI_HAL_SetBaudRate(uint32_t baseAddr, dspi_ctar_selection_t whichCtar, uint32_t bitsPerSec, uint32_t sourceClockInHz)</div><div class="ttdoc">Sets the DSPI baud rate in bits per second. </div></div>
<div class="ttc" id="group__dspi__hal_html_gga4ceea9e434ef062f9d1a9f34520143a3ae26e3bb587466c7075af063a5a342b68"><div class="ttname"><a href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3ae26e3bb587466c7075af063a5a342b68">kDspiEndOfQueue</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:149</div></div>
<div class="ttc" id="group__dspi__hal_html_ggaf1134e11fc318e82a6c15882fdab2760aed75ebb641f649ff0c4eb77d2624bcf2"><div class="ttname"><a href="group__dspi__hal.html#ggaf1134e11fc318e82a6c15882fdab2760aed75ebb641f649ff0c4eb77d2624bcf2">kDspiMsbFirst</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:97</div></div>
<div class="ttc" id="group__dspi__hal_html_ggabf58af9938cec54ac95d73644f41e5f4ae6f189b379c53dc2ddc1ac1b509dae9e"><div class="ttname"><a href="group__dspi__hal.html#ggabf58af9938cec54ac95d73644f41e5f4ae6f189b379c53dc2ddc1ac1b509dae9e">kDspiGenerateIntReq</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:141</div></div>
<div class="ttc" id="structDspiCommandDataConfig_html_abedde50b4a95ebfb8475cbdd64875447"><div class="ttname"><a href="structDspiCommandDataConfig.html#abedde50b4a95ebfb8475cbdd64875447">DspiCommandDataConfig::whichCtar</a></div><div class="ttdeci">dspi_ctar_selection_t whichCtar</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:227</div></div>
<div class="ttc" id="structDspiBaudRateDivisors_html"><div class="ttname"><a href="structDspiBaudRateDivisors.html">DspiBaudRateDivisors</a></div><div class="ttdoc">DSPI baud rate divisors settings configuration structure. </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:207</div></div>
<div class="ttc" id="group__dspi__hal_html_ga959b683effa08cff187f755506526745"><div class="ttname"><a href="group__dspi__hal.html#ga959b683effa08cff187f755506526745">dspi_clock_polarity_t</a></div><div class="ttdeci">enum _dspi_clock_polarity dspi_clock_polarity_t</div><div class="ttdoc">DSPI clock polarity configuration for a given CTAR. </div></div>
<div class="ttc" id="structDspiSlaveConfig_html_adcf7d1b1459b3bbb29dda94959865a13"><div class="ttname"><a href="structDspiSlaveConfig.html#adcf7d1b1459b3bbb29dda94959865a13">DspiSlaveConfig::dataConfig</a></div><div class="ttdeci">dspi_data_format_config_t dataConfig</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:194</div></div>
<div class="ttc" id="structDspiBaudRateDivisors_html_acc76829281ddb9966694c198c4ff8529"><div class="ttname"><a href="structDspiBaudRateDivisors.html#acc76829281ddb9966694c198c4ff8529">DspiBaudRateDivisors::baudRateDivisor</a></div><div class="ttdeci">uint32_t baudRateDivisor</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:210</div></div>
<div class="ttc" id="group__dspi__hal_html_gga4ceea9e434ef062f9d1a9f34520143a3a573f7989c51c8a6fe6a48dd6388b32d1"><div class="ttname"><a href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3a573f7989c51c8a6fe6a48dd6388b32d1">kDspiRxFifoDrainRequest</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:153</div></div>
<div class="ttc" id="structDspiCommandDataConfig_html_a7d50d6a3cca29e69ce757ea1a0f0bce5"><div class="ttname"><a href="structDspiCommandDataConfig.html#a7d50d6a3cca29e69ce757ea1a0f0bce5">DspiCommandDataConfig::isChipSelectContinuous</a></div><div class="ttdeci">bool isChipSelectContinuous</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:225</div></div>
<div class="ttc" id="structDspiSlaveConfig_html_a5ffbcd22f2cf3d37c7077bbeec5bda09"><div class="ttname"><a href="structDspiSlaveConfig.html#a5ffbcd22f2cf3d37c7077bbeec5bda09">DspiSlaveConfig::isEnabled</a></div><div class="ttdeci">bool isEnabled</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:193</div></div>
<div class="ttc" id="group__dspi__hal_html_ga59af3ccb7f04892167dc3ddf75cf2696"><div class="ttname"><a href="group__dspi__hal.html#ga59af3ccb7f04892167dc3ddf75cf2696">dspi_status_and_interrupt_request_t</a></div><div class="ttdeci">enum _dspi_status_and_interrupt_request dspi_status_and_interrupt_request_t</div><div class="ttdoc">DSPI status flags and interrupt request enable. </div></div>
<div class="ttc" id="group__dspi__hal_html_ggae3f607745b9b2fa245188acbe25877f0a17a12e128e1f01f8024a4de10e7e09d5"><div class="ttname"><a href="group__dspi__hal.html#ggae3f607745b9b2fa245188acbe25877f0a17a12e128e1f01f8024a4de10e7e09d5">kDspiRxFifo</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:136</div></div>
<div class="ttc" id="structDspiBaudRateDivisors_html_a9033a92322a6c09c14fda53c0a30ee8a"><div class="ttname"><a href="structDspiBaudRateDivisors.html#a9033a92322a6c09c14fda53c0a30ee8a">DspiBaudRateDivisors::doubleBaudRate</a></div><div class="ttdeci">bool doubleBaudRate</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:208</div></div>
<div class="ttc" id="group__dspi__hal_html_ga39e1c8668d664e897a0eba1efa99a79b"><div class="ttname"><a href="group__dspi__hal.html#ga39e1c8668d664e897a0eba1efa99a79b">DSPI_HAL_SetTxFifoFillDmaIntMode</a></div><div class="ttdeci">void DSPI_HAL_SetTxFifoFillDmaIntMode(uint32_t baseAddr, dspi_dma_or_int_mode_t mode, bool enable)</div><div class="ttdoc">Configures the DSPI Tx FIFO fill request to generate DMA or interrupt requests. </div></div>
<div class="ttc" id="group__dspi__hal_html_ga02a53597bff1469f0365b74ad7a20237"><div class="ttname"><a href="group__dspi__hal.html#ga02a53597bff1469f0365b74ad7a20237">_dspi_master_sample_point</a></div><div class="ttdeci">_dspi_master_sample_point</div><div class="ttdoc">DSPI Sample Point: Controls when the DSPI master samples SIN in Modified Transfer Format...</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:127</div></div>
<div class="ttc" id="group__dspi__hal_html_gab0c96db580d27200d4afc44383f52d73"><div class="ttname"><a href="group__dspi__hal.html#gab0c96db580d27200d4afc44383f52d73">DSPI_HAL_WriteDataMastermode</a></div><div class="ttdeci">void DSPI_HAL_WriteDataMastermode(uint32_t baseAddr, dspi_command_config_t *command, uint16_t data)</div><div class="ttdoc">Writes data into the data buffer, master mode. </div></div>
<div class="ttc" id="group__dspi__hal_html_gga4ceea9e434ef062f9d1a9f34520143a3ac47470dc6b1cd08d73107f4aedb1ffb0"><div class="ttname"><a href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3ac47470dc6b1cd08d73107f4aedb1ffb0">kDspiTxFifoFillRequest</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:151</div></div>
<div class="ttc" id="group__dspi__hal_html_ga637a55caf13059a9b15922c74b1031fe"><div class="ttname"><a href="group__dspi__hal.html#ga637a55caf13059a9b15922c74b1031fe">dspi_fifo_counter_pointer_t</a></div><div class="ttdeci">enum _dspi_fifo_counter_pointer dspi_fifo_counter_pointer_t</div><div class="ttdoc">DSPI FIFO counter or pointer defines based on bit positions. </div></div>
<div class="ttc" id="group__dspi__hal_html_ga22d7dd51eeb108e60311c4139d619e12"><div class="ttname"><a href="group__dspi__hal.html#ga22d7dd51eeb108e60311c4139d619e12">dspi_status_t</a></div><div class="ttdeci">enum _dspi_status dspi_status_t</div><div class="ttdoc">Error codes for the DSPI driver. </div></div>
<div class="ttc" id="group__dspi__hal_html_ga8e5abd30c155a0fa6cc651a6535e8aee"><div class="ttname"><a href="group__dspi__hal.html#ga8e5abd30c155a0fa6cc651a6535e8aee">dspi_pcs_polarity_config_t</a></div><div class="ttdeci">enum _dspi_pcs_polarity_config dspi_pcs_polarity_config_t</div><div class="ttdoc">DSPI Peripheral Chip Select (PCS) Polarity configuration. </div></div>
<div class="ttc" id="group__dspi__hal_html_gae3f607745b9b2fa245188acbe25877f0"><div class="ttname"><a href="group__dspi__hal.html#gae3f607745b9b2fa245188acbe25877f0">_dspi_fifo</a></div><div class="ttdeci">_dspi_fifo</div><div class="ttdoc">DSPI FIFO selects. </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:134</div></div>
<div class="ttc" id="group__dspi__hal_html_gga86dbb9c380b74c6654a44a73e90573f9ae7abf34372d1fd3044103519f52865c8"><div class="ttname"><a href="group__dspi__hal.html#gga86dbb9c380b74c6654a44a73e90573f9ae7abf34372d1fd3044103519f52865c8">kDspiLastSckToPcs</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:167</div></div>
<div class="ttc" id="structDspiBaudRateDivisors_html_a251394cd7f2814166f5ec7fe5ea23de0"><div class="ttname"><a href="structDspiBaudRateDivisors.html#a251394cd7f2814166f5ec7fe5ea23de0">DspiBaudRateDivisors::prescaleDivisor</a></div><div class="ttdeci">uint32_t prescaleDivisor</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:209</div></div>
<div class="ttc" id="structDspiCommandDataConfig_html_a1c1b72544deeae3cd733e5c66fc9da4b"><div class="ttname"><a href="structDspiCommandDataConfig.html#a1c1b72544deeae3cd733e5c66fc9da4b">DspiCommandDataConfig::isEndOfQueue</a></div><div class="ttdeci">bool isEndOfQueue</div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:230</div></div>
<div class="ttc" id="group__dspi__hal_html_ga78060c4222b1affc8e41f937909ee999"><div class="ttname"><a href="group__dspi__hal.html#ga78060c4222b1affc8e41f937909ee999">_dspi_ctar_selection</a></div><div class="ttdeci">_dspi_ctar_selection</div><div class="ttdoc">DSPI Clock and Transfer Attributes Register (CTAR) selection. </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:102</div></div>
<div class="ttc" id="group__dspi__hal_html_ga93d0ac8aa458b6cce74efd6d7eb7f3c7"><div class="ttname"><a href="group__dspi__hal.html#ga93d0ac8aa458b6cce74efd6d7eb7f3c7">DSPI_HAL_CalculateDelay</a></div><div class="ttdeci">uint32_t DSPI_HAL_CalculateDelay(uint32_t baseAddr, dspi_ctar_selection_t whichCtar, dspi_delay_type_t whichDelay, uint32_t sourceClockInHz, uint32_t delayInNanoSec)</div><div class="ttdoc">Calculates the delay prescaler and scaler based on the desired delay input in nanoseconds. </div></div>
<div class="ttc" id="group__dspi__hal_html_ga777d6d624b0d638b3ec3e4532e26e2ad"><div class="ttname"><a href="group__dspi__hal.html#ga777d6d624b0d638b3ec3e4532e26e2ad">DSPI_HAL_SetDelay</a></div><div class="ttdeci">void DSPI_HAL_SetDelay(uint32_t baseAddr, dspi_ctar_selection_t whichCtar, uint32_t prescaler, uint32_t scaler, dspi_delay_type_t whichDelay)</div><div class="ttdoc">Manually configures the delay prescaler and scaler for a particular CTAR. </div></div>
<div class="ttc" id="group__dspi__hal_html_gga86dbb9c380b74c6654a44a73e90573f9a0993c646e3ceed8b6a36ae347592813f"><div class="ttname"><a href="group__dspi__hal.html#gga86dbb9c380b74c6654a44a73e90573f9a0993c646e3ceed8b6a36ae347592813f">kDspiAfterTransfer</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:168</div></div>
<div class="ttc" id="group__dspi__hal_html_ga8324f34ea4af085c11052288fc94983e"><div class="ttname"><a href="group__dspi__hal.html#ga8324f34ea4af085c11052288fc94983e">_dspi_clock_polarity</a></div><div class="ttdeci">_dspi_clock_polarity</div><div class="ttdoc">DSPI clock polarity configuration for a given CTAR. </div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:82</div></div>
<div class="ttc" id="group__dspi__hal_html_gga8324f34ea4af085c11052288fc94983ea415b9652394fc6b7c50f5d5377426b13"><div class="ttname"><a href="group__dspi__hal.html#gga8324f34ea4af085c11052288fc94983ea415b9652394fc6b7c50f5d5377426b13">kDspiClockPolarity_ActiveLow</a></div><div class="ttdef"><b>Definition:</b> fsl_dspi_hal.h:84</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
