// Seed: 3011480512
module module_0 (
    id_1,
    id_2
);
  output wor id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  wire id_3;
  wire id_4;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd39,
    parameter id_3 = 32'd12,
    parameter id_4 = 32'd26
) (
    _id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire _id_4;
  inout wire _id_3;
  input wire id_2;
  input wire _id_1;
  nmos #(id_1) (1, -1, 1);
  logic [(  id_4  ) : id_4] id_9;
  ;
  wire [id_1 : id_1] id_10;
  module_0 modCall_1 (
      id_6,
      id_8
  );
  wire [(  id_3  ) : id_3] id_11;
  generate
    genvar id_12;
  endgenerate
endmodule
