x436 = InputArguments()
 - Type: Array[Text]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x437 = OpenCSVFile(Const("/home/mattfel/slac/data_fs/processed/xppc00117_r136_refsub_ipm4_del3.out"),false)
 - Type: CSVFile
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x438 = ReadTokens(x437,Const(" "))
 - Type: Array[Text]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x439 = ReadTokens(x437,Const("\n"))
 - Type: Array[Text]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x440 = CloseCSVFile(x437)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x443 = ArrayMap(x438,Block((x438,b5) => x441),Block((x441) => x442)) {
 - Type: Array[Fix[TRUE,_16,_0]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
  block 0: Block((x438,b5) => x441) {
    x441 = ArrayApply(x438,b5)
     - Type: Text
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
  } // End of x443 block #0
  block 1: Block((x441) => x442) {
    x442 = TextToFix(x441,TRUE,_16,_0)
     - Type: Fix[TRUE,_16,_0]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
  } // End of x443 block #1
} // End of x443
x444 = ArrayLength(x439)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x445 = ArrayLength(x438)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x446 = FixDiv(x445,x444)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          20.0
 - Reduce Latency:   20.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x447 = ArgInNew(Const(0))
 - Name: COLS
 - Type: Reg[Fix[TRUE,_32,_0]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x448 = ArgInNew(Const(0))
 - Name: ROWS
 - Type: Reg[Fix[TRUE,_32,_0]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x449 = ArgInNew(Const(0))
 - Name: ROWS_TODO
 - Type: Reg[Fix[TRUE,_32,_0]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x450 = SetReg(x447,x446)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x451 = SetReg(x448,x444)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x452 = ArrayApply(x436,Const(0))
 - Type: Text
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x453 = TextToFix(x452,TRUE,_32,_0)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x454 = SetReg(x449,x453)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x455 = RegRead(x448)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x456 = RegRead(x447)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x457 = DRAMHostNew(List(x455, x456),Const(0))
 - Name: input_dram
 - Type: DRAM2[Fix[TRUE,_16,_0]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x458 = SetMem(x457,x443)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x459 = RegRead(x449)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x460 = SimpleStruct(ArrayBuffer((idx,Const(0)), (v,Const(0))))
 - Type: score
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x461 = DRAMHostNew(List(x459),x460)
 - Name: output_rising_dram
 - Type: DRAM1[score]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x462 = RegRead(x449)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x463 = DRAMHostNew(List(x462),x460)
 - Name: output_falling_dram
 - Type: DRAM1[score]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x135 = AccelScope(Block(Const(()))) {
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
  block 0: Block(Const(())) {
    x804 = RegRead(x449)
     - Type: Fix[TRUE,_32,_0]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x465 = CounterNew(Const(0),x804,Const(1),Const(1))
     - Type: Counter[Fix[TRUE,_32,_0]]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x466 = CounterChainNew(List(x465))
     - Type: CounterChain
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x781 = UnrolledForeach(Set(),x466,Block(Const(())),List(List(b467)),List(List(b468)),None) {
     - Type: Void
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
      block 0: Block(Const(())) {
        x469 = FIFONew(Const(64))
         - Name: input_fifo_0
         - Type: FIFO[Fix[TRUE,_16,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x470 = FIFONew(Const(4))
         - Name: rising_0
         - Type: FIFO[score]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x471 = FIFONew(Const(4))
         - Name: falling_0
         - Type: FIFO[score]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x531 = UnitPipe(Set(b468),Block(Const(()))) {
         - Type: Void
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
          block 0: Block(Const(())) {
            x472 = StreamOutNew(BurstCmdBus)
             - Type: StreamOut[BurstCmd]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x473 = FIFONew(Const(16))
             - Type: FIFO[IssuedCmd]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x474 = StreamInNew(BurstDataBus())
             - Type: StreamIn[Fix[TRUE,_16,_0]]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x502 = UnitPipe(Set(),Block(Const(()))) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x475 = RegRead(x447)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x476 = FixMul(b467,x475)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          6.0
                 - Reduce Latency:   6.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x826 = DelayLine(6,Const(1))
                 - Type: Fix[TRUE,_16,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x477 = FixSLA(x476,x826)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x827 = DelayLine(6,Const(63))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x819 = FixAnd(x477,x827)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x480 = FixSLA(x475,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x481 = FixSub(x477,x819)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x828 = DelayLine(6,x480)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x482 = FixAdd(x477,x828)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x829 = DelayLine(7,Const(63))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x820 = FixAnd(x482,x829)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x830 = DelayLine(7,Const(0))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x484 = FixEql(x820,x830)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x831 = DelayLine(7,Const(64))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x485 = FixSub(x831,x820)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x832 = DelayLine(8,Const(0))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x833 = DelayLine(1,x484)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x486 = Mux(x833,x832,x485)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.5
                 - Reduce Latency:   0.5
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x487 = FixSRA(x819,x826)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x834 = DelayLine(8,Const(1))
                 - Type: Fix[TRUE,_16,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x488 = FixSRA(x486,x834)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x835 = DelayLine(6,x475)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x489 = FixAdd(x487,x835)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x490 = FixAdd(x835,x487)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x836 = DelayLine(2,x490)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x837 = DelayLine(1,x488)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x491 = FixAdd(x836,x837)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x492 = FixAdd(x828,x819)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x838 = DelayLine(1,x492)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x493 = FixAdd(x838,x486)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x494 = FixToFix(x481,TRUE,_64,_0)
                 - Type: Fix[TRUE,_64,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x495 = DRAMAddress(x457)
                 - Type: Fix[TRUE,_64,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x839 = DelayLine(7,x495)
                 - Type: Fix[TRUE,_64,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x496 = FixAdd(x494,x839)
                 - Type: Fix[TRUE,_64,_0]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x840 = DelayLine(9,Const(true))
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x497 = SimpleStruct(ArrayBuffer((offset,x496), (size,x493), (isLoad,x840)))
                 - Type: BurstCmd
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x498 = DRAMIsAlloc(x457)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x841 = DelayLine(9,x498)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x499 = StreamOutBankedWrite(x472,ArrayBuffer(x497),ArrayBuffer(Set(x841)))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x842 = DelayLine(4,x487)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x843 = DelayLine(3,x489)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x500 = SimpleStruct(ArrayBuffer((size,x491), (start,x842), (end,x843)))
                 - Type: IssuedCmd
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x844 = DelayLine(10,Const(true))
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x501 = FIFOBankedEnq(x473,ArrayBuffer(x500),ArrayBuffer(Set(x844)))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x502 block #0
            } // End of x502
            x503 = FringeDenseLoad(x457,x472,x474)
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x530 = UnitPipe(Set(),Block(Const(()))) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x504 = RegNew(Const(0))
                 - Type: Reg[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x505 = RegNew(Const(0))
                 - Type: Reg[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x506 = RegNew(Const(0))
                 - Type: Reg[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x515 = UnitPipe(Set(),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x507 = FIFOBankedDeq(x473,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd])
                     - Type: Vec[IssuedCmd]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x845 = DelayLine(2,x507)
                     - Type: Vec[IssuedCmd]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x508 = VecApply(x845,0)
                     - Type: IssuedCmd
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x509 = FieldApply(x508,start)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x510 = RegWrite(x504,x509,Set())
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x511 = FieldApply(x508,end)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x512 = RegWrite(x505,x511,Set())
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x513 = FieldApply(x508,size)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x514 = RegWrite(x506,x513,Set())
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x515 block #0
                } // End of x515
                x805 = RegRead(x506)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x517 = CounterNew(Const(0),x805,Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x518 = CounterChainNew(List(x517))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x529 = UnrolledForeach(Set(),x518,Block(Const(())),List(List(b519)),List(List(b520)),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x521 = RegRead(x504)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x522 = FixLeq(x521,b519)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.4
                     - Reduce Latency:   0.4
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x523 = RegRead(x505)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x524 = FixLst(b519,x523)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.4
                     - Reduce Latency:   0.4
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x525 = And(x522,x524)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x526 = StreamInBankedRead(x474,ArrayBuffer(Set(b520)))
                     - Type: Vec[Fix[TRUE,_16,_0]]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x846 = DelayLine(1,x526)
                     - Type: Vec[Fix[TRUE,_16,_0]]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x527 = VecApply(x846,0)
                     - Type: Fix[TRUE,_16,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x847 = DelayLine(1,b520)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x848 = DelayLine(1,x525)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x528 = FIFOBankedEnq(x469,ArrayBuffer(x527),ArrayBuffer(Set(x848, x847)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x529 block #0
                } // End of x529
              } // End of x530 block #0
            } // End of x530
          } // End of x531 block #0
        } // End of x531
        x806 = RegRead(x447)
         - Type: Fix[TRUE,_32,_0]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x533 = CounterNew(Const(0),x806,Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x534 = CounterChainNew(List(x533))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x661 = UnrolledForeach(Set(b468),x534,Block(Const(())),List(List(b535)),List(List(b536)),None) {
         - Type: Void
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
          block 0: Block(Const(())) {
            x537 = SimpleStruct(ArrayBuffer((idx,Const(0)), (v,Const(-999))))
             - Type: score
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x538 = RegNew(x537)
             - Name: best_rising_0
             - Type: Reg[score]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x539 = RegNew(x537)
             - Name: best_rising_1
             - Type: Reg[score]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x540 = RegNew(x537)
             - Name: best_falling_0
             - Type: Reg[score]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x541 = RegNew(x537)
             - Name: best_falling_1
             - Type: Reg[score]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x542 = RegFileNew(List(Const(20)),None)
             - Name: sr_0
             - Type: RegFile1[Fix[TRUE,_16,_0]]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x543 = LUTNew(List(Const(20)),List(Const(0.0000457763671875), Const(0.000335693359375), Const(0.001953125), Const(0.0084991455078125), Const(0.028045654296875), Const(0.069122314453125), Const(0.124359130859375), Const(0.1548919677734375), Const(0.1126861572265625), Const(0), Const(-0.1126861572265625), Const(-0.1548919677734375), Const(-0.124359130859375), Const(-0.069122314453125), Const(-0.028045654296875), Const(-0.0084991455078125), Const(-0.001953125), Const(-0.000335693359375), Const(-0.0000457763671875), Const(0)),LUT1[Fix[TRUE,_16,_16]])
             - Name: sharp_lut_0
             - Type: LUT1[Fix[TRUE,_16,_16]]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x547 = UnitPipe(Set(b536, b468),Block(Const(()))) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x544 = FIFOBankedDeq(x469,ArrayBuffer(Set(Const(true))),Vec[Fix[TRUE,_16,_0]])
                 - Type: Vec[Fix[TRUE,_16,_0]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x849 = DelayLine(2,x544)
                 - Type: Vec[Fix[TRUE,_16,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x545 = VecApply(x849,0)
                 - Type: Fix[TRUE,_16,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x850 = DelayLine(2,Const(0))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x546 = RegFileShiftIn(x542,x545,List(x850),Set(),0)
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x547 block #0
            } // End of x547
            x548 = RegNew(Const(0))
             - Name: t_0
             - Type: Reg[Fix[TRUE,_16,_16]]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x549 = RegNew(Const(0))
             - Name: t_1
             - Type: Reg[Fix[TRUE,_16,_16]]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x550 = CounterNew(Const(0),Const(20),Const(1),Const(1))
             - Type: Counter[Fix[TRUE,_32,_0]]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x551 = CounterChainNew(List(x550))
             - Type: CounterChain
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x570 = UnrolledReduce(Set(b536, b468),x551,Block((x549) => Const(())),List(List(b552)),List(List(b553)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block((x549) => Const(())) {
                x554 = RegFileVectorRead(x542,Vector(List(b552)),Vector(Set(b553, b536, b468)),Vec[Fix[TRUE,_16,_0]])
                 - Type: Vec[Fix[TRUE,_16,_0]]
                 - Cycle: <no cycle>
                 - Latency:          1.25
                 - Reduce Latency:   1.25
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x851 = DelayLine(1,x554)
                 - Type: Vec[Fix[TRUE,_16,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x555 = VecApply(x851,0)
                 - Type: Fix[TRUE,_16,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x556 = FixToFix(x555,TRUE,_16,_16)
                 - Type: Fix[TRUE,_16,_16]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x559 = LUTBankedRead(x543,Vector(List(b552)),Vector(b552),Vector(Set(b553, b536, b468)),Vec[Fix[TRUE,_16,_16]])
                 - Type: Vec[Fix[TRUE,_16,_16]]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x852 = DelayLine(1,x559)
                 - Type: Vec[Fix[TRUE,_16,_16]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x560 = VecApply(x852,0)
                 - Type: Fix[TRUE,_16,_16]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x565 = FixEql(b552,Const(0))
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x853 = DelayLine(1,x565)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x825 = RegAccumFMA(x549,x556,x560,Set(),x853)
                 - Type: Fix[TRUE,_16,_16]
                 - Cycle: <no cycle>
                 - Latency:          9.807354922057604
                 - Reduce Latency:   9.807354922057604
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x569 = RegWrite(x548,x825,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x570 block #0
            } // End of x570
            x571 = RegNew(Const(false))
             - Type: Reg[Bit]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x572 = RegNew(Const(false))
             - Type: Reg[Bit]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x573 = RegNew(Const(false))
             - Type: Reg[Bit]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x574 = RegNew(Const(false))
             - Type: Reg[Bit]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x589 = UnitPipe(Set(b536, b468),Block(Const(()))) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x575 = FixEql(b535,Const(20))
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x576 = FixLst(Const(20),b535)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.4
                 - Reduce Latency:   0.4
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x577 = RegRead(x548)
                 - Type: Fix[TRUE,_16,_16]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x578 = FixToFix(x577,TRUE,_32,_0)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x579 = RegRead(x538)
                 - Type: score
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x580 = FieldApply(x579,v)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x581 = FixLst(x580,x578)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.4
                 - Reduce Latency:   0.4
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x582 = And(x576,x581)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x583 = Or(x575,x582)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x584 = Not(x583)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x585 = RegWrite(x571,x575,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x586 = RegWrite(x572,x576,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x587 = RegWrite(x573,x583,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x854 = DelayLine(1,x584)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x588 = RegWrite(x574,x854,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x589 block #0
            } // End of x589
            x807 = RegRead(x573)
             - Type: Bit
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x808 = RegRead(x574)
             - Type: Bit
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x600 = Switch(List(x807, x808),Block(x599)) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(x599) {
                x598 = SwitchCase(Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x592 = RegRead(x548)
                     - Type: Fix[TRUE,_16,_16]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x593 = FixToFix(x592,TRUE,_32,_0)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x594 = SimpleStruct(ArrayBuffer((idx,b535), (v,x593)))
                     - Type: score
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x595 = RegRead(x573)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x596 = RegWrite(x539,x594,Set(x595))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x597 = RegWrite(x538,x594,Set(x595))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x598 block #0
                } // End of x598
                x599 = SwitchCase(Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                  } // End of x599 block #0
                } // End of x599
              } // End of x600 block #0
            } // End of x600
            x601 = RegNew(Const(false))
             - Type: Reg[Bit]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x602 = RegNew(Const(false))
             - Type: Reg[Bit]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x609 = UnitPipe(Set(b536, b468),Block(Const(()))) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x603 = RegRead(x447)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x604 = FixSub(x603,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x855 = DelayLine(1,b535)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x605 = FixEql(x855,x604)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x606 = Not(x605)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x607 = RegWrite(x601,x605,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x608 = RegWrite(x602,x606,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x609 block #0
            } // End of x609
            x809 = RegRead(x601)
             - Type: Bit
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x810 = RegRead(x602)
             - Type: Bit
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x617 = Switch(List(x809, x810),Block(x616)) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(x616) {
                x615 = SwitchCase(Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x612 = RegRead(x539)
                     - Type: score
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x613 = RegRead(x601)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x614 = FIFOBankedEnq(x470,ArrayBuffer(x612),ArrayBuffer(Set(Const(true), x613)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x615 block #0
                } // End of x615
                x616 = SwitchCase(Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                  } // End of x616 block #0
                } // End of x616
              } // End of x617 block #0
            } // End of x617
            x618 = RegNew(Const(false))
             - Type: Reg[Bit]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x619 = RegNew(Const(false))
             - Type: Reg[Bit]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x632 = UnitPipe(Set(b536, b468),Block(Const(()))) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x620 = RegRead(x548)
                 - Type: Fix[TRUE,_16,_16]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x621 = FixToFix(x620,TRUE,_32,_0)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x622 = RegRead(x541)
                 - Type: score
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x623 = FieldApply(x622,v)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x624 = FixLst(x621,x623)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.4
                 - Reduce Latency:   0.4
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x625 = RegRead(x572)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x626 = And(x625,x624)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x627 = RegRead(x571)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x628 = Or(x627,x626)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x629 = Not(x628)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x630 = RegWrite(x618,x628,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x856 = DelayLine(1,x629)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x631 = RegWrite(x619,x856,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x632 block #0
            } // End of x632
            x811 = RegRead(x618)
             - Type: Bit
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x812 = RegRead(x619)
             - Type: Bit
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x643 = Switch(List(x811, x812),Block(x642)) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(x642) {
                x641 = SwitchCase(Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x635 = RegRead(x548)
                     - Type: Fix[TRUE,_16,_16]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x636 = FixToFix(x635,TRUE,_32,_0)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x637 = SimpleStruct(ArrayBuffer((idx,b535), (v,x636)))
                     - Type: score
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x638 = RegRead(x618)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x639 = RegWrite(x541,x637,Set(x638))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x640 = RegWrite(x540,x637,Set(x638))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x641 block #0
                } // End of x641
                x642 = SwitchCase(Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                  } // End of x642 block #0
                } // End of x642
              } // End of x643 block #0
            } // End of x643
            x644 = RegNew(Const(false))
             - Type: Reg[Bit]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x645 = RegNew(Const(false))
             - Type: Reg[Bit]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x652 = UnitPipe(Set(b536, b468),Block(Const(()))) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x646 = RegRead(x447)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x647 = FixSub(x646,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x857 = DelayLine(1,b535)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x648 = FixEql(x857,x647)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x649 = Not(x648)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x650 = RegWrite(x644,x648,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x651 = RegWrite(x645,x649,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x652 block #0
            } // End of x652
            x813 = RegRead(x644)
             - Type: Bit
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x814 = RegRead(x645)
             - Type: Bit
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x660 = Switch(List(x813, x814),Block(x659)) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(x659) {
                x658 = SwitchCase(Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x655 = RegRead(x540)
                     - Type: score
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x656 = RegRead(x644)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x657 = FIFOBankedEnq(x471,ArrayBuffer(x655),ArrayBuffer(Set(Const(true), x656)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x658 block #0
                } // End of x658
                x659 = SwitchCase(Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                  } // End of x659 block #0
                } // End of x659
              } // End of x660 block #0
            } // End of x660
          } // End of x661 block #0
        } // End of x661
        x780 = UnitPipe(Set(b468),Block(Const(()))) {
         - Type: Void
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
          block 0: Block(Const(())) {
            x662 = SRAMNew(List(Const(128)),SRAM1[score])
             - Name: best_rising_sram_0
             - Type: SRAM1[score]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x663 = RegNew(Const(0))
             - Type: Reg[Fix[TRUE,_32,_0]]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x664 = RegNew(Const(false))
             - Type: Reg[Bit]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x665 = RegNew(Const(false))
             - Type: Reg[Bit]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x666 = RegNew(Const(false))
             - Type: Reg[Bit]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x683 = UnitPipe(Set(),Block(Const(()))) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x822 = FixAnd(b467,Const(127))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x668 = FIFOBankedDeq(x470,ArrayBuffer(Set(Const(true))),Vec[score])
                 - Type: Vec[score]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x858 = DelayLine(2,x668)
                 - Type: Vec[score]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x669 = VecApply(x858,0)
                 - Type: score
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x859 = DelayLine(2,x822)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x860 = DelayLine(2,Const(0))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x672 = SRAMBankedWrite(x662,Vector(x669),Vector(List(x860)),Vector(x859),Vector(Set()))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x673 = RegRead(x449)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x674 = FixSub(x673,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x861 = DelayLine(1,b467)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x675 = FixEql(x861,x674)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x676 = FixEql(x822,Const(127))
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x862 = DelayLine(1,x676)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x677 = Or(x675,x862)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x678 = Not(x677)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x679 = RegWrite(x663,x822,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x680 = RegWrite(x664,x676,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x681 = RegWrite(x665,x677,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x682 = RegWrite(x666,x678,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x683 block #0
            } // End of x683
            x815 = RegRead(x665)
             - Type: Bit
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x816 = RegRead(x666)
             - Type: Bit
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x722 = Switch(List(x815, x816),Block(x721)) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(x721) {
                x720 = SwitchCase(Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x686 = RegNew(Const(0))
                     - Type: Reg[Fix[TRUE,_32,_0]]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x690 = UnitPipe(Set(),Block(Const(()))) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x823 = FixAnd(b467,Const(127))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x688 = FixSub(b467,x823)
                         - Name: x$6
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x689 = RegWrite(x686,x688,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x690 block #0
                    } // End of x690
                    x718 = UnitPipe(Set(),Block(Const(()))) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x691 = StreamOutNew(BurstCmdBus)
                         - Type: StreamOut[BurstCmd]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x692 = StreamOutNew(BurstFullDataBus())
                         - Type: StreamOut[Tup2[score,Bit]]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x693 = StreamInNew(BurstAckBus)
                         - Type: StreamIn[Bit]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x702 = UnitPipe(Set(),Block(Const(()))) {
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                          block 0: Block(Const(())) {
                            x694 = RegRead(x686)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x695 = FixSLA(x694,Const(3))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.2
                             - Reduce Latency:   0.2
                             - Requires Regs:    true
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x696 = FixToFix(x695,TRUE,_64,_0)
                             - Type: Fix[TRUE,_64,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x697 = DRAMAddress(x461)
                             - Type: Fix[TRUE,_64,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x698 = FixAdd(x696,x697)
                             - Type: Fix[TRUE,_64,_0]
                             - Cycle: <no cycle>
                             - Latency:          2.0
                             - Reduce Latency:   2.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x863 = DelayLine(2,Const(false))
                             - Type: Bit
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x864 = DelayLine(2,Const(1024))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x699 = SimpleStruct(ArrayBuffer((offset,x698), (size,x864), (isLoad,x863)))
                             - Type: BurstCmd
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x700 = DRAMIsAlloc(x461)
                             - Type: Bit
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x865 = DelayLine(2,x700)
                             - Type: Bit
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x701 = StreamOutBankedWrite(x691,ArrayBuffer(x699),ArrayBuffer(Set(x865)))
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                          } // End of x702 block #0
                        } // End of x702
                        x703 = CounterNew(Const(0),Const(128),Const(1),Const(1))
                         - Type: Counter[Fix[TRUE,_32,_0]]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x704 = CounterChainNew(List(x703))
                         - Type: CounterChain
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x713 = UnrolledForeach(Set(),x704,Block(Const(())),List(List(b705)),List(List(b706)),None) {
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                          block 0: Block(Const(())) {
                            x709 = SRAMBankedRead(x662,Vector(List(Const(0))),Vector(b705),Vector(Set(b706)),Vec[score])
                             - Type: Vec[score]
                             - Cycle: <no cycle>
                             - Latency:          2.0
                             - Reduce Latency:   2.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x710 = VecApply(x709,0)
                             - Type: score
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x866 = DelayLine(2,Const(true))
                             - Type: Bit
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x711 = SimpleStruct(ArrayBuffer((_1,x710), (_2,x866)))
                             - Type: Tup2[score,Bit]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x867 = DelayLine(2,b706)
                             - Type: Bit
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x712 = StreamOutBankedWrite(x692,ArrayBuffer(x711),ArrayBuffer(Set(x867)))
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                          } // End of x713 block #0
                        } // End of x713
                        x714 = FringeDenseStore(x461,x691,x692,x693)
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x717 = UnitPipe(Set(),Block(Const(()))) {
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                          block 0: Block(Const(())) {
                            x715 = StreamInBankedRead(x693,ArrayBuffer(Set()))
                             - Type: Vec[Bit]
                             - Cycle: <no cycle>
                             - Latency:          1.0
                             - Reduce Latency:   1.0
                             - Requires Regs:    true
                             - Built-In Latency: 0.0
                             - Delays: <none>
                          } // End of x717 block #0
                        } // End of x717
                      } // End of x718 block #0
                    } // End of x718
                  } // End of x720 block #0
                } // End of x720
                x721 = SwitchCase(Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                  } // End of x721 block #0
                } // End of x721
              } // End of x722 block #0
            } // End of x722
            x723 = SRAMNew(List(Const(128)),SRAM1[score])
             - Name: best_falling_sram_0
             - Type: SRAM1[score]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x724 = RegNew(Const(false))
             - Type: Reg[Bit]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x725 = RegNew(Const(false))
             - Type: Reg[Bit]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x740 = UnitPipe(Set(),Block(Const(()))) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x726 = FIFOBankedDeq(x471,ArrayBuffer(Set(Const(true))),Vec[score])
                 - Type: Vec[score]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x868 = DelayLine(2,x726)
                 - Type: Vec[score]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x727 = VecApply(x868,0)
                 - Type: score
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x728 = RegRead(x663)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x869 = DelayLine(2,x728)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x870 = DelayLine(2,Const(0))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x731 = SRAMBankedWrite(x723,Vector(x727),Vector(List(x870)),Vector(x869),Vector(Set()))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x732 = RegRead(x449)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x733 = FixSub(x732,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x871 = DelayLine(1,b467)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x734 = FixEql(x871,x733)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x735 = RegRead(x664)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x872 = DelayLine(1,x735)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x736 = Or(x734,x872)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x737 = Not(x736)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x738 = RegWrite(x724,x736,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x739 = RegWrite(x725,x737,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x740 block #0
            } // End of x740
            x817 = RegRead(x724)
             - Type: Bit
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x818 = RegRead(x725)
             - Type: Bit
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x779 = Switch(List(x817, x818),Block(x778)) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(x778) {
                x777 = SwitchCase(Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x743 = RegNew(Const(0))
                     - Type: Reg[Fix[TRUE,_32,_0]]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x747 = UnitPipe(Set(),Block(Const(()))) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x824 = FixAnd(b467,Const(127))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x745 = FixSub(b467,x824)
                         - Name: x$7
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x746 = RegWrite(x743,x745,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x747 block #0
                    } // End of x747
                    x775 = UnitPipe(Set(),Block(Const(()))) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x748 = StreamOutNew(BurstCmdBus)
                         - Type: StreamOut[BurstCmd]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x749 = StreamOutNew(BurstFullDataBus())
                         - Type: StreamOut[Tup2[score,Bit]]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x750 = StreamInNew(BurstAckBus)
                         - Type: StreamIn[Bit]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x759 = UnitPipe(Set(),Block(Const(()))) {
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                          block 0: Block(Const(())) {
                            x751 = RegRead(x743)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x752 = FixSLA(x751,Const(3))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.2
                             - Reduce Latency:   0.2
                             - Requires Regs:    true
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x753 = FixToFix(x752,TRUE,_64,_0)
                             - Type: Fix[TRUE,_64,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x754 = DRAMAddress(x463)
                             - Type: Fix[TRUE,_64,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x755 = FixAdd(x753,x754)
                             - Type: Fix[TRUE,_64,_0]
                             - Cycle: <no cycle>
                             - Latency:          2.0
                             - Reduce Latency:   2.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x873 = DelayLine(2,Const(false))
                             - Type: Bit
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x874 = DelayLine(2,Const(1024))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x756 = SimpleStruct(ArrayBuffer((offset,x755), (size,x874), (isLoad,x873)))
                             - Type: BurstCmd
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x757 = DRAMIsAlloc(x463)
                             - Type: Bit
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x875 = DelayLine(2,x757)
                             - Type: Bit
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x758 = StreamOutBankedWrite(x748,ArrayBuffer(x756),ArrayBuffer(Set(x875)))
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                          } // End of x759 block #0
                        } // End of x759
                        x760 = CounterNew(Const(0),Const(128),Const(1),Const(1))
                         - Type: Counter[Fix[TRUE,_32,_0]]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x761 = CounterChainNew(List(x760))
                         - Type: CounterChain
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x770 = UnrolledForeach(Set(),x761,Block(Const(())),List(List(b762)),List(List(b763)),None) {
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                          block 0: Block(Const(())) {
                            x766 = SRAMBankedRead(x723,Vector(List(Const(0))),Vector(b762),Vector(Set(b763)),Vec[score])
                             - Type: Vec[score]
                             - Cycle: <no cycle>
                             - Latency:          2.0
                             - Reduce Latency:   2.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x767 = VecApply(x766,0)
                             - Type: score
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x876 = DelayLine(2,Const(true))
                             - Type: Bit
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x768 = SimpleStruct(ArrayBuffer((_1,x767), (_2,x876)))
                             - Type: Tup2[score,Bit]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x877 = DelayLine(2,b763)
                             - Type: Bit
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x769 = StreamOutBankedWrite(x749,ArrayBuffer(x768),ArrayBuffer(Set(x877)))
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                          } // End of x770 block #0
                        } // End of x770
                        x771 = FringeDenseStore(x463,x748,x749,x750)
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x774 = UnitPipe(Set(),Block(Const(()))) {
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                          block 0: Block(Const(())) {
                            x772 = StreamInBankedRead(x750,ArrayBuffer(Set()))
                             - Type: Vec[Bit]
                             - Cycle: <no cycle>
                             - Latency:          1.0
                             - Reduce Latency:   1.0
                             - Requires Regs:    true
                             - Built-In Latency: 0.0
                             - Delays: <none>
                          } // End of x774 block #0
                        } // End of x774
                      } // End of x775 block #0
                    } // End of x775
                  } // End of x777 block #0
                } // End of x777
                x778 = SwitchCase(Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                  } // End of x778 block #0
                } // End of x778
              } // End of x779 block #0
            } // End of x779
          } // End of x780 block #0
        } // End of x780
      } // End of x781 block #0
    } // End of x781
  } // End of x135 block #0
} // End of x135
x782 = ArrayNew(x459)
 - Name: result_rising_dram
 - Type: Array[score]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x783 = GetMem(x461,x782)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x784 = TextConcat(List(Const("Rising:"), Const("\n")))
 - Type: Text
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x785 = PrintIf(Set(),x784)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x786 = ArrayLength(x782)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x791 = SeriesForeach(Const(0),x786,Const(1),Block((b141) => Const(()))) {
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
  block 0: Block((b141) => Const(())) {
    x787 = ArrayApply(x782,b141)
     - Type: score
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x788 = GenericToText(x787)
     - Type: Text
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x789 = TextConcat(List(x788, Const(" ")))
     - Type: Text
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x790 = PrintIf(Set(),x789)
     - Type: Void
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
  } // End of x791 block #0
} // End of x791
x792 = PrintIf(Set(),Const("\n"))
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x793 = ArrayNew(x462)
 - Name: result_falling_dram
 - Type: Array[score]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x794 = GetMem(x463,x793)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x795 = TextConcat(List(Const("Falling:"), Const("\n")))
 - Type: Text
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x796 = PrintIf(Set(),x795)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x797 = ArrayLength(x793)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x802 = SeriesForeach(Const(0),x797,Const(1),Block((b153) => Const(()))) {
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
  block 0: Block((b153) => Const(())) {
    x798 = ArrayApply(x793,b153)
     - Type: score
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x799 = GenericToText(x798)
     - Type: Text
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x800 = TextConcat(List(x799, Const(" ")))
     - Type: Text
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x801 = PrintIf(Set(),x800)
     - Type: Void
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
  } // End of x802 block #0
} // End of x802
x803 = PrintIf(Set(),Const("\n"))
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
