module uart_test
(
input wire clk, reset ,
input wire rx ,
input wire [2:0] btn ,
output wire tx ,
output wire [3:0] an ,
output wire [7:0] sseg , led
);
wire tx_full, rx_empty , btn_tick;
wire [7:0] rec_data , rec_data1 ;

// i n s t a n t i a t e u a r t
uart uart_unit
(. clk(clk), .reset (reset), . rd_uart (btn_tick) ,
. wr_uart(btn_tick), .rx(rx), .w_data(rec_data1),
. tx_full(tx_full), .rx_empty(rx_empty),
.r_data(rec_data), .tx(tx));

debounce btn_db_unit
( .clk( clk) , .reset(reset) , .sw(btn[0]) ,
 .db_level(), .db_tick(btn_tick)) ;
// incrernented d a t a l o o p s back
assign rec_data1 = rec_data + 1;
// LED d i s p l a y
assign led = rec_data;
 assign an = 4'b1110;
assign sseg = {1'b1, ~tx_full, 2'b11 , ~rx_empty, 3'b111};
endmodule