{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499360147741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499360147741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 13:55:47 2017 " "Processing started: Thu Jul 06 13:55:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499360147741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499360147741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_UNICYCLE -c MIPS_UNICYCLE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_UNICYCLE -c MIPS_UNICYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499360147741 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499360148413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_arch " "Found design unit 1: ULA-ULA_arch" {  } { { "ULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149569 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360149569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_BANK-REG_BANK_arch " "Found design unit 1: REG_BANK-REG_BANK_arch" {  } { { "REG_BANK.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG_BANK.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149569 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_BANK " "Found entity 1: REG_BANK" {  } { { "REG_BANK.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG_BANK.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360149569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MI-MI_arch " "Found design unit 1: MI-MI_arch" {  } { { "MI.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149585 ""} { "Info" "ISGN_ENTITY_NAME" "1 MI " "Found entity 1: MI" {  } { { "MI.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MI.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360149585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MD-MD_arch " "Found design unit 1: MD-MD_arch" {  } { { "MD.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MD.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149585 ""} { "Info" "ISGN_ENTITY_NAME" "1 MD " "Found entity 1: MD" {  } { { "MD.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MD.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360149585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOM-SOM_arch " "Found design unit 1: SOM-SOM_arch" {  } { { "SOM.vhd" "" { Text "C:/Users/aluno/Desktop/Final/SOM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149601 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOM " "Found entity 1: SOM" {  } { { "SOM.vhd" "" { Text "C:/Users/aluno/Desktop/Final/SOM.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360149601 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus II megafunction library" {  } { { "MUX.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MUX.vhd" 11 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1499360149601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX_arch " "Found design unit 1: MUX-MUX_arch" {  } { { "MUX.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149601 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MUX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360149601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-REG_arch " "Found design unit 1: REG-REG_arch" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149601 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360149601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIGN_EX-SIGN_EX_arch " "Found design unit 1: SIGN_EX-SIGN_EX_arch" {  } { { "SIGN_EX.vhd" "" { Text "C:/Users/aluno/Desktop/Final/SIGN_EX.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149601 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIGN_EX " "Found entity 1: SIGN_EX" {  } { { "SIGN_EX.vhd" "" { Text "C:/Users/aluno/Desktop/Final/SIGN_EX.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360149601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_unicycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_unicycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_UNICYCLE-MIPS_UNICYCLE_ARCH " "Found design unit 1: MIPS_UNICYCLE-MIPS_UNICYCLE_ARCH" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149616 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_UNICYCLE " "Found entity 1: MIPS_UNICYCLE" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360149616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-CU_ARCH " "Found design unit 1: CU-CU_ARCH" {  } { { "CU.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149616 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360149616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CULA-CULA_ARCH " "Found design unit 1: CULA-CULA_ARCH" {  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149616 ""} { "Info" "ISGN_ENTITY_NAME" "1 CULA " "Found entity 1: CULA" {  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360149616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_A-REG_A_arch " "Found design unit 1: REG_A-REG_A_arch" {  } { { "REG_A.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG_A.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149632 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_A " "Found entity 1: REG_A" {  } { { "REG_A.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG_A.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360149632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX7-MUX7_arch " "Found design unit 1: MUX7-MUX7_arch" {  } { { "MUX7.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MUX7.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149632 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX7 " "Found entity 1: MUX7" {  } { { "MUX7.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MUX7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360149632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX5-MUX5_arch " "Found design unit 1: MUX5-MUX5_arch" {  } { { "MUX5.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MUX5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149632 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX5 " "Found entity 1: MUX5" {  } { { "MUX5.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MUX5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360149632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_TESTBENCH-behavioral " "Found design unit 1: MIPS_TESTBENCH-behavioral" {  } { { "MIPS_TESTBENCH.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_TESTBENCH.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149648 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_TESTBENCH " "Found entity 1: MIPS_TESTBENCH" {  } { { "MIPS_TESTBENCH.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_TESTBENCH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499360149648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499360149648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_UNICYCLE " "Elaborating entity \"MIPS_UNICYCLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499360149726 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SaidaMUXJAL2 MIPS_UNICYCLE.vhd(138) " "VHDL Signal Declaration warning at MIPS_UNICYCLE.vhd(138): used explicit default value for signal \"SaidaMUXJAL2\" because signal was never assigned a value" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 138 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DATA8 MIPS_UNICYCLE.vhd(143) " "VHDL Signal Declaration warning at MIPS_UNICYCLE.vhd(143): used explicit default value for signal \"DATA8\" because signal was never assigned a value" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 143 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DATA4 MIPS_UNICYCLE.vhd(144) " "VHDL Signal Declaration warning at MIPS_UNICYCLE.vhd(144): used explicit default value for signal \"DATA4\" because signal was never assigned a value" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 144 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LeMem MIPS_UNICYCLE.vhd(149) " "Verilog HDL or VHDL warning at MIPS_UNICYCLE.vhd(149): object \"LeMem\" assigned a value but never read" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "MIPS_UNICYCLE.vhd(213) " "VHDL Subtype or Type Declaration warning at MIPS_UNICYCLE.vhd(213): subtype or type has null range" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 213 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[0\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[0\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[1\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[1\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[2\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[2\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[3\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[3\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[4\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[4\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[5\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[5\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[6\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[6\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[7\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[7\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[8\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[8\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[9\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[9\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[10\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[10\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[11\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[11\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[12\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[12\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[13\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[13\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[14\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[14\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[15\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[15\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[16\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[16\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[17\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[17\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[18\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[18\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[19\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[19\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[20\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[20\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[21\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[21\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[22\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[22\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[23\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[23\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[24\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[24\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[25\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[25\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[26\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[26\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[27\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[27\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[28\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[28\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[29\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[29\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[30\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[30\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ShowOut\[31\] MIPS_UNICYCLE.vhd(220) " "Inferred latch for \"ShowOut\[31\]\" at MIPS_UNICYCLE.vhd(220)" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149726 "|MIPS_UNICYCLE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:CUPORT " "Elaborating entity \"CU\" for hierarchy \"CU:CUPORT\"" {  } { { "MIPS_UNICYCLE.vhd" "CUPORT" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360149741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:PC " "Elaborating entity \"REG\" for hierarchy \"REG:PC\"" {  } { { "MIPS_UNICYCLE.vhd" "PC" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360149741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MI MI:InstMemo " "Elaborating entity \"MI\" for hierarchy \"MI:InstMemo\"" {  } { { "MIPS_UNICYCLE.vhd" "InstMemo" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360149757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5 MUX5:MUXREGDST " "Elaborating entity \"MUX5\" for hierarchy \"MUX5:MUXREGDST\"" {  } { { "MIPS_UNICYCLE.vhd" "MUXREGDST" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360149773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_BANK REG_BANK:RegBank " "Elaborating entity \"REG_BANK\" for hierarchy \"REG_BANK:RegBank\"" {  } { { "MIPS_UNICYCLE.vhd" "RegBank" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360149819 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero REG_BANK.vhd(50) " "VHDL Process Statement warning at REG_BANK.vhd(50): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REG_BANK.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG_BANK.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499360149835 "|MIPS_UNICYCLE|REG_BANK:RegBank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGN_EX SIGN_EX:EXTE " "Elaborating entity \"SIGN_EX\" for hierarchy \"SIGN_EX:EXTE\"" {  } { { "MIPS_UNICYCLE.vhd" "EXTE" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360149835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CULA CULA:ULAC " "Elaborating entity \"CULA\" for hierarchy \"CULA:ULAC\"" {  } { { "MIPS_UNICYCLE.vhd" "ULAC" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360149866 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ulaop CULA.vhd(20) " "VHDL Process Statement warning at CULA.vhd(20): inferring latch(es) for signal or variable \"ulaop\", which holds its previous value in one or more paths through the process" {  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1499360149882 "|MIPS_UNICYCLE|CULA:ULAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaop\[0\] CULA.vhd(20) " "Inferred latch for \"ulaop\[0\]\" at CULA.vhd(20)" {  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149882 "|MIPS_UNICYCLE|CULA:ULAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaop\[1\] CULA.vhd(20) " "Inferred latch for \"ulaop\[1\]\" at CULA.vhd(20)" {  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149882 "|MIPS_UNICYCLE|CULA:ULAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaop\[2\] CULA.vhd(20) " "Inferred latch for \"ulaop\[2\]\" at CULA.vhd(20)" {  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149882 "|MIPS_UNICYCLE|CULA:ULAC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaop\[3\] CULA.vhd(20) " "Inferred latch for \"ulaop\[3\]\" at CULA.vhd(20)" {  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1499360149882 "|MIPS_UNICYCLE|CULA:ULAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:MUXORIGULA " "Elaborating entity \"MUX\" for hierarchy \"MUX:MUXORIGULA\"" {  } { { "MIPS_UNICYCLE.vhd" "MUXORIGULA" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360149882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULAA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULAA\"" {  } { { "MIPS_UNICYCLE.vhd" "ULAA" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360149898 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSB ULA.vhd(39) " "VHDL Process Statement warning at ULA.vhd(39): signal \"MSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/ULA.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499360149913 "|MIPS_UNICYCLE|ULA:ULAA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MSB ULA.vhd(46) " "VHDL Process Statement warning at ULA.vhd(46): signal \"MSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/ULA.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1499360149913 "|MIPS_UNICYCLE|ULA:ULAA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD MD:DataMemo " "Elaborating entity \"MD\" for hierarchy \"MD:DataMemo\"" {  } { { "MIPS_UNICYCLE.vhd" "DataMemo" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360149913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX7 MUX7:MUXBRANCH " "Elaborating entity \"MUX7\" for hierarchy \"MUX7:MUXBRANCH\"" {  } { { "MIPS_UNICYCLE.vhd" "MUXBRANCH" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499360149944 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[0\]\$latch " "LATCH primitive \"ShowOut\[0\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[1\]\$latch " "LATCH primitive \"ShowOut\[1\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[2\]\$latch " "LATCH primitive \"ShowOut\[2\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[3\]\$latch " "LATCH primitive \"ShowOut\[3\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[4\]\$latch " "LATCH primitive \"ShowOut\[4\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[5\]\$latch " "LATCH primitive \"ShowOut\[5\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[6\]\$latch " "LATCH primitive \"ShowOut\[6\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[7\]\$latch " "LATCH primitive \"ShowOut\[7\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[8\]\$latch " "LATCH primitive \"ShowOut\[8\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[9\]\$latch " "LATCH primitive \"ShowOut\[9\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[10\]\$latch " "LATCH primitive \"ShowOut\[10\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[11\]\$latch " "LATCH primitive \"ShowOut\[11\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[12\]\$latch " "LATCH primitive \"ShowOut\[12\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[13\]\$latch " "LATCH primitive \"ShowOut\[13\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[14\]\$latch " "LATCH primitive \"ShowOut\[14\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[15\]\$latch " "LATCH primitive \"ShowOut\[15\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[16\]\$latch " "LATCH primitive \"ShowOut\[16\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[17\]\$latch " "LATCH primitive \"ShowOut\[17\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[18\]\$latch " "LATCH primitive \"ShowOut\[18\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[19\]\$latch " "LATCH primitive \"ShowOut\[19\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[20\]\$latch " "LATCH primitive \"ShowOut\[20\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[21\]\$latch " "LATCH primitive \"ShowOut\[21\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[22\]\$latch " "LATCH primitive \"ShowOut\[22\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[23\]\$latch " "LATCH primitive \"ShowOut\[23\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[24\]\$latch " "LATCH primitive \"ShowOut\[24\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[25\]\$latch " "LATCH primitive \"ShowOut\[25\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[26\]\$latch " "LATCH primitive \"ShowOut\[26\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[27\]\$latch " "LATCH primitive \"ShowOut\[27\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[28\]\$latch " "LATCH primitive \"ShowOut\[28\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[29\]\$latch " "LATCH primitive \"ShowOut\[29\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[30\]\$latch " "LATCH primitive \"ShowOut\[30\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ShowOut\[31\]\$latch " "LATCH primitive \"ShowOut\[31\]\$latch\" is permanently enabled" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1499360150507 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MD:DataMemo\|mem " "RAM logic \"MD:DataMemo\|mem\" is uninferred due to asynchronous read logic" {  } { { "MD.vhd" "mem" { Text "C:/Users/aluno/Desktop/Final/MD.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1499360150554 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1499360150554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CULA:ULAC\|ulaop\[2\] " "Latch CULA:ULAC\|ulaop\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG:PC\|dataout\[6\] " "Ports D and ENA on the latch are fed by the same signal REG:PC\|dataout\[6\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499360152444 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR REG:PC\|dataout\[6\] " "Ports ENA and CLR on the latch are fed by the same signal REG:PC\|dataout\[6\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499360152444 ""}  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1499360152444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CULA:ULAC\|ulaop\[0\] " "Latch CULA:ULAC\|ulaop\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG:PC\|dataout\[5\] " "Ports D and ENA on the latch are fed by the same signal REG:PC\|dataout\[5\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499360152444 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE REG:PC\|dataout\[2\] " "Ports ENA and PRE on the latch are fed by the same signal REG:PC\|dataout\[2\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499360152444 ""}  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1499360152444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CULA:ULAC\|ulaop\[1\] " "Latch CULA:ULAC\|ulaop\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG:PC\|dataout\[5\] " "Ports D and ENA on the latch are fed by the same signal REG:PC\|dataout\[5\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499360152444 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE REG:PC\|dataout\[6\] " "Ports ENA and PRE on the latch are fed by the same signal REG:PC\|dataout\[6\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499360152444 ""}  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1499360152444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CULA:ULAC\|ulaop\[3\] " "Latch CULA:ULAC\|ulaop\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG:PC\|dataout\[3\] " "Ports D and ENA on the latch are fed by the same signal REG:PC\|dataout\[3\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499360152460 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR REG:PC\|dataout\[6\] " "Ports ENA and CLR on the latch are fed by the same signal REG:PC\|dataout\[6\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1499360152460 ""}  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1499360152460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499360153819 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360153819 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegSw\[0\] " "No output dependent on input pin \"RegSw\[0\]\"" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360154069 "|MIPS_UNICYCLE|RegSw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegSw\[1\] " "No output dependent on input pin \"RegSw\[1\]\"" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360154069 "|MIPS_UNICYCLE|RegSw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegSw\[2\] " "No output dependent on input pin \"RegSw\[2\]\"" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360154069 "|MIPS_UNICYCLE|RegSw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegSw\[3\] " "No output dependent on input pin \"RegSw\[3\]\"" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360154069 "|MIPS_UNICYCLE|RegSw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegSw\[4\] " "No output dependent on input pin \"RegSw\[4\]\"" {  } { { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360154069 "|MIPS_UNICYCLE|RegSw[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1499360154069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499360154069 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499360154069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Implemented 257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1499360154069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499360154069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499360154148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 13:55:54 2017 " "Processing ended: Thu Jul 06 13:55:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499360154148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499360154148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499360154148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499360154148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499360156023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499360156023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 13:55:55 2017 " "Processing started: Thu Jul 06 13:55:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499360156023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1499360156023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS_UNICYCLE -c MIPS_UNICYCLE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS_UNICYCLE -c MIPS_UNICYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1499360156023 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1499360156179 ""}
{ "Info" "0" "" "Project  = MIPS_UNICYCLE" {  } {  } 0 0 "Project  = MIPS_UNICYCLE" 0 0 "Fitter" 0 0 1499360156179 ""}
{ "Info" "0" "" "Revision = MIPS_UNICYCLE" {  } {  } 0 0 "Revision = MIPS_UNICYCLE" 0 0 "Fitter" 0 0 1499360156179 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1499360156335 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MIPS_UNICYCLE EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design MIPS_UNICYCLE" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1499360156491 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1499360156632 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1499360156648 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499360157038 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1499360157038 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499360157038 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499360157038 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499360157038 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1499360157038 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 47 " "No exact pin location assignment(s) for 47 pins of 47 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegSw\[0\] " "Pin RegSw\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RegSw[0] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegSw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegSw\[1\] " "Pin RegSw\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RegSw[1] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegSw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegSw\[2\] " "Pin RegSw\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RegSw[2] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegSw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegSw\[3\] " "Pin RegSw\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RegSw[3] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegSw[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegSw\[4\] " "Pin RegSw\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RegSw[4] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegSw[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[0\] " "Pin ShowOut\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[0] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[1\] " "Pin ShowOut\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[1] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[2\] " "Pin ShowOut\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[2] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[3\] " "Pin ShowOut\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[3] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[4\] " "Pin ShowOut\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[4] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[5\] " "Pin ShowOut\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[5] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[6\] " "Pin ShowOut\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[6] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[7\] " "Pin ShowOut\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[7] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[8\] " "Pin ShowOut\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[8] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[9\] " "Pin ShowOut\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[9] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[10\] " "Pin ShowOut\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[10] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[11\] " "Pin ShowOut\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[11] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[12\] " "Pin ShowOut\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[12] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[13\] " "Pin ShowOut\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[13] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[14\] " "Pin ShowOut\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[14] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[15\] " "Pin ShowOut\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[15] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[16\] " "Pin ShowOut\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[16] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[17\] " "Pin ShowOut\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[17] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[18\] " "Pin ShowOut\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[18] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[19\] " "Pin ShowOut\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[19] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[20\] " "Pin ShowOut\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[20] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[21\] " "Pin ShowOut\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[21] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[22\] " "Pin ShowOut\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[22] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[23\] " "Pin ShowOut\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[23] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[24\] " "Pin ShowOut\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[24] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[25\] " "Pin ShowOut\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[25] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[26\] " "Pin ShowOut\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[26] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[27\] " "Pin ShowOut\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[27] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[28\] " "Pin ShowOut\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[28] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[29\] " "Pin ShowOut\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[29] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[30\] " "Pin ShowOut\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[30] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowOut\[31\] " "Pin ShowOut\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowOut[31] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowSw\[0\] " "Pin ShowSw\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowSw[0] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowSw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataSw\[2\] " "Pin DataSw\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DataSw[2] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataSw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataSw\[3\] " "Pin DataSw\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DataSw[3] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataSw[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataSw\[1\] " "Pin DataSw\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DataSw[1] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataSw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataSw\[0\] " "Pin DataSw\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DataSw[0] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataSw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataSw\[4\] " "Pin DataSw\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DataSw[4] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataSw[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataSw\[5\] " "Pin DataSw\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DataSw[5] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataSw[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataSw\[6\] " "Pin DataSw\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DataSw[6] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataSw[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ShowSw\[1\] " "Pin ShowSw\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ShowSw[1] } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ShowSw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499360157085 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1499360157085 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1499360157288 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS_UNICYCLE.sdc " "Synopsys Design Constraints File file not found: 'MIPS_UNICYCLE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1499360157288 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1499360157288 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ULAC\|ulaop\[0\]\|combout " "Node \"ULAC\|ulaop\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360157288 ""} { "Warning" "WSTA_SCC_NODE" "ULAC\|ulaop\[0\]~0\|datac " "Node \"ULAC\|ulaop\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360157288 ""} { "Warning" "WSTA_SCC_NODE" "ULAC\|ulaop\[0\]~0\|combout " "Node \"ULAC\|ulaop\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360157288 ""} { "Warning" "WSTA_SCC_NODE" "ULAC\|ulaop\[0\]\|datab " "Node \"ULAC\|ulaop\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360157288 ""}  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1499360157288 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CUPORT\|Mux6~0  from: dataa  to: combout " "Cell: CUPORT\|Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360157319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CUPORT\|Mux6~0  from: datac  to: combout " "Cell: CUPORT\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360157319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CUPORT\|Mux6~0  from: datad  to: combout " "Cell: CUPORT\|Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360157319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InstMemo\|mem~36  from: datab  to: combout " "Cell: InstMemo\|mem~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360157319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InstMemo\|mem~40  from: dataa  to: combout " "Cell: InstMemo\|mem~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360157319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InstMemo\|mem~41  from: dataa  to: combout " "Cell: InstMemo\|mem~41  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360157319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InstMemo\|mem~46  from: datac  to: combout " "Cell: InstMemo\|mem~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360157319 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1499360157319 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1499360157335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499360157366 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG:PC\|dataout\[3\] " "Destination node REG:PC\|dataout\[3\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG:PC|dataout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499360157366 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG:PC\|dataout\[4\] " "Destination node REG:PC\|dataout\[4\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG:PC|dataout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499360157366 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG:PC\|dataout\[5\] " "Destination node REG:PC\|dataout\[5\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG:PC|dataout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499360157366 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG:PC\|dataout\[6\] " "Destination node REG:PC\|dataout\[6\]" {  } { { "REG.vhd" "" { Text "C:/Users/aluno/Desktop/Final/REG.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG:PC|dataout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499360157366 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499360157366 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "MIPS_UNICYCLE.vhd" "" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499360157366 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CU:CUPORT\|Mux6~1  " "Automatically promoted node CU:CUPORT\|Mux6~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1499360157366 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add2~17 " "Destination node Add2~17" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add2~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499360157366 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add2~19 " "Destination node Add2~19" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add2~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499360157366 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add2~21 " "Destination node Add2~21" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add2~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499360157366 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add2~23 " "Destination node Add2~23" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add2~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1499360157366 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1499360157366 ""}  } { { "CU.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CU.vhd" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CU:CUPORT|Mux6~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1499360157366 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1499360157476 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1499360157476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1499360157476 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499360157476 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499360157476 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1499360157476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1499360157476 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1499360157476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1499360157491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1499360157491 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1499360157491 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 3.3V 14 32 0 " "Number of I/O pins in group: 46 (unused VREF, 3.3V VCCIO, 14 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1499360157491 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1499360157491 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1499360157491 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499360157491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499360157491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499360157491 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499360157491 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1499360157491 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1499360157491 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499360157523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1499360158085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499360158273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1499360158273 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1499360159304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499360159304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1499360159413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/Users/aluno/Desktop/Final/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1499360160273 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1499360160273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499360161476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1499360161491 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1499360161491 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1499360161507 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1499360161507 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[0\] 0 " "Pin \"ShowOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[1\] 0 " "Pin \"ShowOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[2\] 0 " "Pin \"ShowOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[3\] 0 " "Pin \"ShowOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[4\] 0 " "Pin \"ShowOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[5\] 0 " "Pin \"ShowOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[6\] 0 " "Pin \"ShowOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[7\] 0 " "Pin \"ShowOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[8\] 0 " "Pin \"ShowOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[9\] 0 " "Pin \"ShowOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[10\] 0 " "Pin \"ShowOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[11\] 0 " "Pin \"ShowOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[12\] 0 " "Pin \"ShowOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[13\] 0 " "Pin \"ShowOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[14\] 0 " "Pin \"ShowOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[15\] 0 " "Pin \"ShowOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[16\] 0 " "Pin \"ShowOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[17\] 0 " "Pin \"ShowOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[18\] 0 " "Pin \"ShowOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[19\] 0 " "Pin \"ShowOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[20\] 0 " "Pin \"ShowOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[21\] 0 " "Pin \"ShowOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[22\] 0 " "Pin \"ShowOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[23\] 0 " "Pin \"ShowOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[24\] 0 " "Pin \"ShowOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[25\] 0 " "Pin \"ShowOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[26\] 0 " "Pin \"ShowOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[27\] 0 " "Pin \"ShowOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[28\] 0 " "Pin \"ShowOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[29\] 0 " "Pin \"ShowOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[30\] 0 " "Pin \"ShowOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ShowOut\[31\] 0 " "Pin \"ShowOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499360161523 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1499360161523 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1499360161679 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1499360161694 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1499360161851 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499360162038 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1499360162085 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aluno/Desktop/Final/output_files/MIPS_UNICYCLE.fit.smsg " "Generated suppressed messages file C:/Users/aluno/Desktop/Final/output_files/MIPS_UNICYCLE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1499360162210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "690 " "Peak virtual memory: 690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499360163273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 13:56:03 2017 " "Processing ended: Thu Jul 06 13:56:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499360163273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499360163273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499360163273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1499360163273 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1499360164679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499360164679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 13:56:04 2017 " "Processing started: Thu Jul 06 13:56:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499360164679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1499360164679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS_UNICYCLE -c MIPS_UNICYCLE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS_UNICYCLE -c MIPS_UNICYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1499360164679 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1499360165366 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1499360165382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499360166476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 13:56:06 2017 " "Processing ended: Thu Jul 06 13:56:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499360166476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499360166476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499360166476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1499360166476 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1499360167132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1499360168429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499360168429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 13:56:07 2017 " "Processing started: Thu Jul 06 13:56:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499360168429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499360168429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS_UNICYCLE -c MIPS_UNICYCLE " "Command: quartus_sta MIPS_UNICYCLE -c MIPS_UNICYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499360168429 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1499360169351 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499360169569 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1499360169757 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPS_UNICYCLE.sdc " "Synopsys Design Constraints File file not found: 'MIPS_UNICYCLE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1499360169773 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1499360169773 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169788 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name REG:PC\|dataout\[2\] REG:PC\|dataout\[2\] " "create_clock -period 1.000 -name REG:PC\|dataout\[2\] REG:PC\|dataout\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169788 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169788 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ULAC\|ulaop\[0\]\|combout " "Node \"ULAC\|ulaop\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360169788 ""} { "Warning" "WSTA_SCC_NODE" "ULAC\|ulaop\[0\]~0\|dataa " "Node \"ULAC\|ulaop\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360169788 ""} { "Warning" "WSTA_SCC_NODE" "ULAC\|ulaop\[0\]~0\|combout " "Node \"ULAC\|ulaop\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360169788 ""} { "Warning" "WSTA_SCC_NODE" "ULAC\|ulaop\[0\]\|datab " "Node \"ULAC\|ulaop\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499360169788 ""}  } { { "CULA.vhd" "" { Text "C:/Users/aluno/Desktop/Final/CULA.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1499360169788 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CUPORT\|Mux6~0  from: dataa  to: combout " "Cell: CUPORT\|Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CUPORT\|Mux6~0  from: datac  to: combout " "Cell: CUPORT\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CUPORT\|Mux6~0  from: datad  to: combout " "Cell: CUPORT\|Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InstMemo\|mem~36  from: dataa  to: combout " "Cell: InstMemo\|mem~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InstMemo\|mem~40  from: datac  to: combout " "Cell: InstMemo\|mem~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InstMemo\|mem~41  from: dataa  to: combout " "Cell: InstMemo\|mem~41  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InstMemo\|mem~46  from: datac  to: combout " "Cell: InstMemo\|mem~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169788 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1499360169788 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1499360169788 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1499360169804 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1499360169835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.919 " "Worst-case setup slack is -7.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.919      -267.290 clk  " "   -7.919      -267.290 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.313        -6.198 REG:PC\|dataout\[2\]  " "   -2.313        -6.198 REG:PC\|dataout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499360169851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.373 " "Worst-case hold slack is -3.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.373        -9.875 REG:PC\|dataout\[2\]  " "   -3.373        -9.875 REG:PC\|dataout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.211        -4.302 clk  " "   -2.211        -4.302 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499360169866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.315 " "Worst-case recovery slack is -2.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.315        -6.703 REG:PC\|dataout\[2\]  " "   -2.315        -6.703 REG:PC\|dataout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499360169882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.462 " "Worst-case removal slack is -3.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.462       -10.327 REG:PC\|dataout\[2\]  " "   -3.462       -10.327 REG:PC\|dataout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499360169898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -38.380 clk  " "   -1.380       -38.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001        -0.022 REG:PC\|dataout\[2\]  " "   -0.001        -0.022 REG:PC\|dataout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360169898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499360169898 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1499360170569 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1499360170569 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CUPORT\|Mux6~0  from: dataa  to: combout " "Cell: CUPORT\|Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170601 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CUPORT\|Mux6~0  from: datac  to: combout " "Cell: CUPORT\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170601 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CUPORT\|Mux6~0  from: datad  to: combout " "Cell: CUPORT\|Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170601 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InstMemo\|mem~36  from: dataa  to: combout " "Cell: InstMemo\|mem~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170601 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InstMemo\|mem~40  from: datac  to: combout " "Cell: InstMemo\|mem~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170601 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InstMemo\|mem~41  from: dataa  to: combout " "Cell: InstMemo\|mem~41  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170601 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: InstMemo\|mem~46  from: datac  to: combout " "Cell: InstMemo\|mem~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170601 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1499360170601 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1499360170601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.785 " "Worst-case setup slack is -2.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.785       -93.048 clk  " "   -2.785       -93.048 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.817        -2.119 REG:PC\|dataout\[2\]  " "   -0.817        -2.119 REG:PC\|dataout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499360170648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.677 " "Worst-case hold slack is -1.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.677        -4.947 REG:PC\|dataout\[2\]  " "   -1.677        -4.947 REG:PC\|dataout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.351        -5.575 clk  " "   -1.351        -5.575 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499360170726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.803 " "Worst-case recovery slack is -0.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803        -2.318 REG:PC\|dataout\[2\]  " "   -0.803        -2.318 REG:PC\|dataout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499360170741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.713 " "Worst-case removal slack is -1.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.713        -5.138 REG:PC\|dataout\[2\]  " "   -1.713        -5.138 REG:PC\|dataout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499360170757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -38.380 clk  " "   -1.380       -38.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286         0.000 REG:PC\|dataout\[2\]  " "    0.286         0.000 REG:PC\|dataout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1499360170773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1499360170773 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1499360171085 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1499360171210 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1499360171210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499360171429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 13:56:11 2017 " "Processing ended: Thu Jul 06 13:56:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499360171429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499360171429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499360171429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499360171429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499360172788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499360172788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 13:56:12 2017 " "Processing started: Thu Jul 06 13:56:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499360172788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499360172788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS_UNICYCLE -c MIPS_UNICYCLE " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS_UNICYCLE -c MIPS_UNICYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499360172788 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MIPS_UNICYCLE.vho\", \"MIPS_UNICYCLE_fast.vho MIPS_UNICYCLE_vhd.sdo MIPS_UNICYCLE_vhd_fast.sdo C:/Users/aluno/Desktop/Final/simulation/modelsim/ simulation " "Generated files \"MIPS_UNICYCLE.vho\", \"MIPS_UNICYCLE_fast.vho\", \"MIPS_UNICYCLE_vhd.sdo\" and \"MIPS_UNICYCLE_vhd_fast.sdo\" in directory \"C:/Users/aluno/Desktop/Final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1499360173632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499360173773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 13:56:13 2017 " "Processing ended: Thu Jul 06 13:56:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499360173773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499360173773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499360173773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499360173773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499360174960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499360174960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 13:56:14 2017 " "Processing started: Thu Jul 06 13:56:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499360174960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499360174960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui MIPS_UNICYCLE MIPS_UNICYCLE " "Command: quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui MIPS_UNICYCLE MIPS_UNICYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499360174960 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui MIPS_UNICYCLE MIPS_UNICYCLE " "Quartus(args): --block_on_gui MIPS_UNICYCLE MIPS_UNICYCLE" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1499360174960 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1499360175101 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1499360175241 ""}
{ "Warning" "0" "" "Warning: File MIPS_UNICYCLE_run_msim_gate_vhdl.do already exists - backing up current file as MIPS_UNICYCLE_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File MIPS_UNICYCLE_run_msim_gate_vhdl.do already exists - backing up current file as MIPS_UNICYCLE_run_msim_gate_vhdl.do.bak11" 0 0 "Quartus II" 0 0 1499360175398 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/aluno/Desktop/Final/simulation/modelsim/MIPS_UNICYCLE_run_msim_gate_vhdl.do" {  } { { "C:/Users/aluno/Desktop/Final/simulation/modelsim/MIPS_UNICYCLE_run_msim_gate_vhdl.do" "0" { Text "C:/Users/aluno/Desktop/Final/simulation/modelsim/MIPS_UNICYCLE_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/aluno/Desktop/Final/simulation/modelsim/MIPS_UNICYCLE_run_msim_gate_vhdl.do" 0 0 "Quartus II" 0 0 1499360175413 ""}
{ "Error" "0" "" "error deleting \"msim_transcript\": permission denied" {  } {  } 0 0 "error deleting \"msim_transcript\": permission denied" 0 0 "Quartus II" 0 0 1499360175491 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Quartus II" 0 0 1499360175491 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE_nativelink_simulation.rpt" {  } { { "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE_nativelink_simulation.rpt" "0" { Text "C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/aluno/Desktop/Final/MIPS_UNICYCLE_nativelink_simulation.rpt" 0 0 "Quartus II" 0 0 1499360175491 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 2 s 84 s " "Quartus II Full Compilation was unsuccessful. 2 errors, 84 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499360176054 ""}
