
*** Running vivado
    with args -log vga_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source vga_top.tcl -notrace
Command: synth_design -top vga_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 787.246 ; gain = 234.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_top' [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/vga_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'ee354_debouncer' [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/ee354_debounce_DPB_SCEN_CCEN_MCEN_r1.v:92]
	Parameter N_dc bound to: 28 - type: integer 
	Parameter INI bound to: 6'b000000 
	Parameter W84 bound to: 6'b000001 
	Parameter SCEN_st bound to: 6'b111100 
	Parameter WS bound to: 6'b100000 
	Parameter MCEN_st bound to: 6'b101100 
	Parameter CCEN_st bound to: 6'b100100 
	Parameter MCEN_cont bound to: 6'b101101 
	Parameter CCR bound to: 6'b100001 
	Parameter WFCR bound to: 6'b100010 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "user" *) [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/ee354_debounce_DPB_SCEN_CCEN_MCEN_r1.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/ee354_debounce_DPB_SCEN_CCEN_MCEN_r1.v:148]
INFO: [Synth 8-6155] done synthesizing module 'ee354_debouncer' (1#1) [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/ee354_debounce_DPB_SCEN_CCEN_MCEN_r1.v:92]
WARNING: [Synth 8-7023] instance 'ee354_debouncer_up' of module 'ee354_debouncer' has 7 connections declared, but only 4 given [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/vga_top.v:69]
WARNING: [Synth 8-7023] instance 'ee354_debouncer_down' of module 'ee354_debouncer' has 7 connections declared, but only 4 given [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/vga_top.v:70]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/display_controller.v:24]
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (2#1) [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/display_controller.v:24]
INFO: [Synth 8-6157] synthesizing module 'block_controller' [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:22]
	Parameter RED bound to: 12'b111100000000 
	Parameter GREEN bound to: 12'b000011110000 
	Parameter BLUE bound to: 12'b000000001111 
	Parameter PINK1 bound to: 12'b111111001111 
	Parameter PINK2 bound to: 12'b111110101111 
	Parameter BLACK bound to: 12'b000000000000 
	Parameter WHITE bound to: 12'b111111111111 
	Parameter INITIAL bound to: 5'b00001 
	Parameter PHASE1 bound to: 5'b00010 
	Parameter PHASE2 bound to: 5'b00100 
	Parameter PHASE3 bound to: 5'b01000 
	Parameter DONE bound to: 5'b10000 
	Parameter FULL_CLK_INIT bound to: 2'b00 
	Parameter OPERATIONS bound to: 2'b01 
	Parameter FULL_CLK_DONE bound to: 2'b10 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:172]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:172]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:250]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:250]
WARNING: [Synth 8-5788] Register bad_sub_x_reg[5] in module block_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:198]
WARNING: [Synth 8-5788] Register bad_sub_x_reg[4] in module block_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:198]
WARNING: [Synth 8-5788] Register bad_sub_x_reg[3] in module block_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:198]
WARNING: [Synth 8-5788] Register bad_sub_x_reg[2] in module block_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:198]
WARNING: [Synth 8-5788] Register bad_sub_x_reg[1] in module block_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:198]
WARNING: [Synth 8-5788] Register bad_sub_x_reg[0] in module block_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:198]
WARNING: [Synth 8-5788] Register bad_sub_y_reg[5] in module block_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:199]
WARNING: [Synth 8-5788] Register bad_sub_y_reg[4] in module block_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:199]
WARNING: [Synth 8-5788] Register bad_sub_y_reg[3] in module block_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:199]
WARNING: [Synth 8-5788] Register bad_sub_y_reg[2] in module block_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:199]
WARNING: [Synth 8-5788] Register bad_sub_y_reg[1] in module block_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:199]
WARNING: [Synth 8-5788] Register bad_sub_y_reg[0] in module block_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:199]
INFO: [Synth 8-6155] done synthesizing module 'block_controller' (3#1) [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/block_controller.v:22]
INFO: [Synth 8-226] default block is never used [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/vga_top.v:134]
INFO: [Synth 8-6155] done synthesizing module 'vga_top' (4#1) [D:/ee354/project/vga_project/vga_project.srcs/sources_1/imports/src/vga_top.v:24]
WARNING: [Synth 8-3917] design vga_top has port MemOE driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port MemWR driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port RamCS driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port QuadSpiFlashCS driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 859.918 ; gain = 307.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 859.918 ; gain = 307.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 859.918 ; gain = 307.258
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 859.918 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ee354/project/vga_project/vga_project.srcs/constrs_1/imports/src/nexys4.xdc]
Finished Parsing XDC File [D:/ee354/project/vga_project/vga_project.srcs/constrs_1/imports/src/nexys4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ee354/project/vga_project/vga_project.srcs/constrs_1/imports/src/nexys4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 976.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 976.184 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 976.184 ; gain = 423.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 976.184 ; gain = 423.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 976.184 ; gain = 423.523
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ee354_debouncer'
INFO: [Synth 8-5587] ROM size for "MCEN_count" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "debounce_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'block_controller'
INFO: [Synth 8-802] inferred FSM for state register 'full_clk_state_reg' in module 'block_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     INI |                        000000001 |                           000000
                     W84 |                        000000010 |                           000001
                 SCEN_st |                        000000100 |                           111100
                      WS |                        000001000 |                           100000
                 MCEN_st |                        000010000 |                           101100
                 CCEN_st |                        000100000 |                           100100
               MCEN_cont |                        001000000 |                           101101
                     CCR |                        010000000 |                           100001
                    WFCR |                        100000000 |                           100010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ee354_debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FULL_CLK_INIT |                              001 |                               00
              OPERATIONS |                              010 |                               01
           FULL_CLK_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'full_clk_state_reg' using encoding 'one-hot' in module 'block_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 INITIAL |                            00001 |                            00001
                  PHASE1 |                            00010 |                            00010
                  PHASE2 |                            00100 |                            00100
                  PHASE3 |                            01000 |                            01000
                    DONE |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'block_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 976.184 ; gain = 423.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 26    
	   2 Input     28 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 26    
	   2 Input     10 Bit       Adders := 40    
	   3 Input     10 Bit       Adders := 24    
	   2 Input      4 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 3     
	               10 Bit    Registers := 52    
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   9 Input     28 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	  14 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 99    
	   6 Input     10 Bit        Muxes := 37    
	   9 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 10    
	   9 Input      6 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 123   
	   3 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 145   
	   9 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ee354_debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   9 Input     28 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   9 Input      6 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 3     
Module display_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module block_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 26    
	   2 Input     28 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 26    
	   3 Input     10 Bit       Adders := 24    
	   2 Input     10 Bit       Adders := 38    
	   2 Input      4 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               10 Bit    Registers := 50    
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   3 Input     28 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	  14 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 99    
	   6 Input     10 Bit        Muxes := 37    
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 123   
	   3 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 137   
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design vga_top has port MemOE driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port MemWR driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port RamCS driven by constant 1
WARNING: [Synth 8-3917] design vga_top has port QuadSpiFlashCS driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\block_y_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'sc/bird_x_reg[2]' (FDE) to 'sc/bird_x_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc/bird_x_reg[0]' (FDE) to 'sc/bird_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc/bird_x_reg[1]' (FDE) to 'sc/bird_x_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc/bird_x_reg[3]' (FDE) to 'sc/bird_x_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc/bird_x_reg[4]' (FDE) to 'sc/bird_x_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc/bird_x_reg[5]' (FDE) to 'sc/bird_x_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc/bird_x_reg[6]' (FDE) to 'sc/bird_x_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc/\bird_x_reg[7] )
INFO: [Synth 8-3886] merging instance 'sc/bird_x_reg[8]' (FDE) to 'sc/bird_x_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\bird_x_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\bad_y_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\block_y_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\bad_y_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\block_y_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\bad_y_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\block_y_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\bad_y_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\block_y_reg[4][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\bad_y_reg[4][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\block_y_reg[5][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc/\bad_y_reg[5][9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 977.234 ; gain = 424.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 977.234 ; gain = 424.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 977.234 ; gain = 424.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1009.781 ; gain = 457.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1014.863 ; gain = 462.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1014.863 ; gain = 462.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1014.863 ; gain = 462.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1014.863 ; gain = 462.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1014.863 ; gain = 462.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1014.863 ; gain = 462.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   261|
|3     |LUT1   |   123|
|4     |LUT2   |   195|
|5     |LUT3   |    93|
|6     |LUT4   |   390|
|7     |LUT5   |   425|
|8     |LUT6   |   819|
|9     |MUXF7  |     1|
|10    |FDCE   |    64|
|11    |FDPE   |     4|
|12    |FDRE   |   488|
|13    |FDSE   |   129|
|14    |IBUF   |     6|
|15    |OBUF   |    34|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-------------------+------+
|      |Instance               |Module             |Cells |
+------+-----------------------+-------------------+------+
|1     |top                    |                   |  3034|
|2     |  dc                   |display_controller |   133|
|3     |  ee354_debouncer_down |ee354_debouncer    |    71|
|4     |  ee354_debouncer_up   |ee354_debouncer_0  |    70|
|5     |  sc                   |block_controller   |  2684|
+------+-----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1014.863 ; gain = 462.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1014.863 ; gain = 345.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1014.863 ; gain = 462.203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1027.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 262 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga_top' is not ideal for floorplanning, since the cellview 'block_controller' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1027.016 ; gain = 731.531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1027.016 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ee354/project/vga_project/vga_project.runs/synth_1/vga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_top_utilization_synth.rpt -pb vga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 23 02:17:25 2020...
