INFO: [VRFC 10-163] Analyzing VHDL file "C:/repo/my-vhdl-code/mealy_moore_fsm/mealy_moore_fsm.srcs/sources_1/new/fsm_mealy.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_mealy'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/repo/my-vhdl-code/mealy_moore_fsm/mealy_moore_fsm.srcs/sources_1/new/fsm_moore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_moore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/repo/my-vhdl-code/mealy_moore_fsm/mealy_moore_fsm.srcs/sources_1/new/top_mealy_moore_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_mealy_moore_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/repo/my-vhdl-code/mealy_moore_fsm/mealy_moore_fsm.srcs/sim_1/new/mealy_moore_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mealy_moore_fsm_tb'
