{
"benchmark_name": "FPGA01",
"benchmark_format": "bookshelf",
"architecture_name": "ultrascale",
"aux_input" : "benchmarks/ispd2016/FPGA01/design.aux",
"routing_architecture_input": "benchmarks/arch/ultrascale/fpga_arch.xml",
"gpu" : 0,
"target_density" : 1.0,
"random_seed" : 1000,
"max_global_place_iters" : 2000,
"lambda_iters" : 1,
"gamma_iters" : 1,
"sub_iters" : 1,
"global_place_flag" : 1,
"legalize_flag" : 1,
"detailed_place_flag" : 1,
"stop_overflow" : 0.1,
"dtype" : "float64",
"plot_flag" : 0,
"plot_dir": "plot/FPGA01",
"plot_target_at_names": ["LUT", "FF"],
"io_at_names": [],
"random_center_init_flag" : 1,
"num_threads" : 11,
"gp_model2area_types_map" : {
  "LUT1" : {"LUT" : ["sqrt(1/16)", "sqrt(1/16)"], "isLUT" : 1, "isFF" : 0},
  "LUT2" : {"LUT" : ["sqrt(1/16)", "sqrt(1/16)"], "isLUT" : 2, "isFF" : 0},
  "LUT3" : {"LUT" : ["sqrt(1/16)", "sqrt(1/16)"], "isLUT" : 3, "isFF" : 0},
  "LUT4" : {"LUT" : ["sqrt(1/16*2)", "sqrt(1/16*2)"], "isLUT" : 4, "isFF" : 0},
  "LUT5" : {"LUT" : ["sqrt(1/16*2)", "sqrt(1/16*2)"], "isLUT" : 5, "isFF" : 0},
  "LUT6" : {"LUT" : ["sqrt(1/16*2)", "sqrt(1/16*2)"], "isLUT" : 6, "isFF" : 0},
  "LUT6X" : {"LUT" : ["sqrt(1/16*2)", "sqrt(1/16*2)"], "isLUT" : 7, "isFF" : 0},
  "F7MUX" : {"LUT" : ["sqrt(1/16*2)", "sqrt(1/16*2)"], "isLUT" : 8, "isFF" : 0},
  "F8MUX" : {"LUT" : ["sqrt(1/16*2)", "sqrt(1/16*2)"], "isLUT" : 9, "isFF" : 0}, 
  "SEQ" : {"FF" : ["sqrt(1/16)", "sqrt(1/16)"], "isLUT" : 0, "isFF" : 1}, 
  "CARRY4" : {"CARRY4" : [1, 1], "isLUT" : 0, "isFF" : 0},
  "DSP1" : {"DSP1" : [1, 2.5], "isLUT" : 0, "isFF" : 0},
  "DRAM" : {"DRAM" : [1, 5], "isLUT" : 0, "isFF" : 0},
  "RAMA" : {"RAMA" : [1, 5], "isLUT" : 0, "isFF" : 0},
  "RAMB" : {"RAMB" : [1, 5], "isLUT" : 0, "isFF" : 0},
  "IOA" : {"IOA" : ["sqrt(1/64)", "sqrt(1/64)"], "isLUT" : 0, "isFF" : 0},
  "IOB" : {"IOB" : ["sqrt(1/64)", "sqrt(1/64)"], "isLUT" : 0, "isFF" : 0},
  "IPPIN" : {"IPPIN" : ["sqrt(1/64)", "sqrt(1/64)"], "isLUT" : 0, "isFF" : 0},
  "GCLK": {"GCLK": ["sqrt(1/64)","sqrt(1/64)"],"isLUT": 0, "isFF" : 0, "isClockSource": 1}
},
"gp_resource2area_types_map" : {
  "LUT" : "LUT",
  "FF" : "FF",
  "CARRY4" : "CARRY4",
  "DRAM" : "DRAM",
  "DSP1" : "DSP1",
  "RAMA" : "RAMA",
  "RAMB" : "RAMB",
  "IOA" : "IOA",
  "IOB" : "IOB",
  "IPPIN" : "IPPIN",
  "GCLK" : "GCLK"
 },
"resource_categories" : {
  "LUT" : "LUTL",
  "FF" : "FF",
  "CARRY4" : "Carry",
  "DSP1" : "SSSIR",
  "DRAM" : "SSSIR",
  "RAMA" : "SSSIR",
  "RAMB" : "SSSIR",
  "IOA" : "SSMIR",
  "IOB" : "SSMIR",
  "IPPIN" : "SSMIR",
  "GCLK" : "SSMIR"
},
"CLB_capacity" : 16,
"BLE_capacity" : 2,
"num_ControlSets_per_CLB" : 2,
"gp_adjust_area" : 1,
"gp_adjust_area_types": ["LUT", "FF"],
"gp_max_adjust_area_iters" : 6,
"gp_adjust_route_area" : 1,
"gp_adjust_area_route_opt_adjust_exponent" : 2.0,
"gp_adjust_area_max_route_opt_adjust_rate" : 2.0,
"gp_adjust_pin_area" : 1,
"gp_adjust_area_max_pin_opt_adjust_rate" : 1.6,
"gp_adjust_resource_area" : 1,
"dump_global_place_solution_flag" : 0,
"load_global_place_solution_file" : "",
"dump_legalize_solution_flag" : 0,
"load_legalize_solution_file" : "",
"result_dir" : "results/FPGA01"
}
