# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Execute/absolute_value.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity absolute_value
# -- Compiling architecture beh of absolute_value
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Execute/adder.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity adder
# -- Compiling architecture bhv of adder
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Execute/alu_abs.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity alu
# -- Compiling architecture rtl of alu
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Execute/ALU_CU_abs.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity alu_cu
# -- Compiling architecture bhe of alu_cu
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Execute/bmux.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity bmux
# -- Compiling architecture bhv of bmux
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Decode/Branch_check.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity branch_check
# -- Compiling architecture bhe of branch_check
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/tb/clk_gen.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Decode/CU_abs.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity cu
# -- Compiling architecture bhe of cu
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Memories/data_memory.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_memory
# -- Compiling architecture beh of data_memory
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Stages/EX_Stage.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture bhe of ex_stage
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Special_units/forwarding_unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity forwarding_unit
# -- Compiling architecture beh of forwarding_unit
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Special_units/Hazard_Detection_Unit.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity hazard_detection_unit
# -- Compiling architecture bhe of hazard_detection_unit
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Stages/ID_Stage.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity id_stage
# -- Compiling architecture beh of id_stage
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Stages/IF_Stage.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity if_stage
# -- Compiling architecture beh of if_stage
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Decode/ImmediateGen.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity immediategen
# -- Compiling architecture beh of immediategen
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Memories/istruction_memory.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity istruction_memory
# -- Compiling architecture beh of istruction_memory
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/common/mux2to1.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mux2to1
# -- Compiling architecture beh of mux2to1
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/common/mux3to1.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mux3to1
# -- Compiling architecture beh of mux3to1
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/common/mux4to1.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mux4to1
# -- Compiling architecture beh of mux4to1
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Decode/mux_controls.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mux_controls
# -- Compiling architecture beh of mux_controls
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Execute/out_mux_abs.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity out_mux
# -- Compiling architecture bhv of out_mux
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Fetch/PC_reg.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc
# -- Compiling architecture bhe of pc
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Pipeline_registers/pipe_ex_mem.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pipe_ex_mem
# -- Compiling architecture beh of pipe_ex_mem
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Pipeline_registers/pipe_id_ex.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pipe_id_ex
# -- Compiling architecture beh of pipe_id_ex
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Pipeline_registers/pipe_if_id.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pipe_if_id
# -- Compiling architecture beh of pipe_if_id
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Pipeline_registers/pipe_mem_wb.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pipe_mem_wb
# -- Compiling architecture beh of pipe_mem_wb
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/common/reg.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity reg
# -- Compiling architecture bhe of reg
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Decode/register_file.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity register_file
# -- Compiling architecture beh of register_file
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/common/regN.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity regn
# -- Compiling architecture bhe of regn
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/common/regN_load.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity regn_load
# -- Compiling architecture bhe of regn_load
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/RISCV.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity riscv
# -- Compiling architecture beh of riscv
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Execute/slt_comparator.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity slt_comparator
# -- Compiling architecture bhv of slt_comparator
vlog -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/tb/tb_riscv.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_riscv
# 
# Top level modules:
# 	tb_riscv
vcom -93 -work ./work /home/isa15/Laboratori/Lab3/riscv_Abs/src/Stages/WB_Stage.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Compiling entity wb_stage
# -- Compiling architecture beh of wb_stage
vsim work.tb_riscv
# vsim work.tb_riscv 
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_riscv(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.riscv(beh)#1
# Loading work.if_stage(beh)
# Loading work.mux2to1(beh)
# Loading work.pc(bhe)
# Loading work.adder(bhv)
# Loading work.pipe_if_id(beh)#1
# Loading work.regn_load(bhe)#1
# Loading work.regn_load(bhe)#2
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_signed(body)
# Loading work.id_stage(beh)
# Loading work.register_file(beh)
# Loading work.immediategen(beh)
# Loading work.cu(bhe)
# Loading work.mux_controls(beh)
# Loading work.branch_check(bhe)
# Loading work.pipe_id_ex(beh)#1
# Loading work.regn(bhe)#1
# Loading work.reg(bhe)
# Loading work.regn(bhe)#2
# Loading work.regn(bhe)#3
# Loading work.regn(bhe)#4
# Loading work.regn(bhe)#5
# Loading work.ex_stage(bhe)
# Loading work.alu_cu(bhe)
# Loading work.alu(rtl)
# Loading work.bmux(bhv)
# Loading work.slt_comparator(bhv)
# Loading work.absolute_value(beh)
# Loading work.out_mux(bhv)
# Loading work.mux3to1(beh)
# Loading work.pipe_ex_mem(beh)
# Loading work.pipe_mem_wb(beh)
# Loading work.wb_stage(beh)
# Loading work.mux4to1(beh)
# Loading work.hazard_detection_unit(bhe)
# Loading work.forwarding_unit(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.istruction_memory(beh)
# Loading work.data_memory(beh)
add wave sim:/tb_riscv/*
add wave sim:/tb_riscv/UUT/decode/rf/rf
add wave sim:/tb_riscv/DM/mem_write
add wave sim:/tb_riscv/DM/data_array
run 900 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_riscv/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_riscv/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_riscv/UUT/decode/br_check
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_riscv/UUT/decode/br_check
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_riscv/UUT/decode/rf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_riscv/UUT/decode/rf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_riscv/DM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_riscv/IM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_riscv/UUT/decode/rf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_riscv/UUT/decode/rf
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /tb_riscv/UUT/decode/br_check
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /tb_riscv/UUT/decode/br_check
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 7  Instance: /tb_riscv/UUT/decode/br_check
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 7  Instance: /tb_riscv/UUT/decode/br_check
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 45 ns  Iteration: 4  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 45 ns  Iteration: 7  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 85 ns  Iteration: 4  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 85 ns  Iteration: 7  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 145 ns  Iteration: 4  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 145 ns  Iteration: 5  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 255 ns  Iteration: 4  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 255 ns  Iteration: 5  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 345 ns  Iteration: 4  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 345 ns  Iteration: 5  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 435 ns  Iteration: 4  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 435 ns  Iteration: 5  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 545 ns  Iteration: 4  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 545 ns  Iteration: 5  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 635 ns  Iteration: 4  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 635 ns  Iteration: 5  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 725 ns  Iteration: 4  Instance: /tb_riscv/UUT/execute/alu_component
# ** Warning: NUMERIC_STD.TO_INTEGER encountered integer overflow.
#    Time: 725 ns  Iteration: 5  Instance: /tb_riscv/UUT/execute/alu_component
add wave sim:/tb_riscv/UUT/decode/rf/rf
quit -sim
