// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_pp0_stage0 = 28'd32;
parameter    ap_ST_fsm_state12 = 28'd64;
parameter    ap_ST_fsm_state13 = 28'd128;
parameter    ap_ST_fsm_state14 = 28'd256;
parameter    ap_ST_fsm_state15 = 28'd512;
parameter    ap_ST_fsm_state16 = 28'd1024;
parameter    ap_ST_fsm_state17 = 28'd2048;
parameter    ap_ST_fsm_state18 = 28'd4096;
parameter    ap_ST_fsm_state19 = 28'd8192;
parameter    ap_ST_fsm_state20 = 28'd16384;
parameter    ap_ST_fsm_state21 = 28'd32768;
parameter    ap_ST_fsm_state22 = 28'd65536;
parameter    ap_ST_fsm_state23 = 28'd131072;
parameter    ap_ST_fsm_state24 = 28'd262144;
parameter    ap_ST_fsm_state25 = 28'd524288;
parameter    ap_ST_fsm_state26 = 28'd1048576;
parameter    ap_ST_fsm_state27 = 28'd2097152;
parameter    ap_ST_fsm_state28 = 28'd4194304;
parameter    ap_ST_fsm_state29 = 28'd8388608;
parameter    ap_ST_fsm_state30 = 28'd16777216;
parameter    ap_ST_fsm_state31 = 28'd33554432;
parameter    ap_ST_fsm_state32 = 28'd67108864;
parameter    ap_ST_fsm_state33 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [8:0] layer_in_V_8_address0;
reg    layer_in_V_8_ce0;
reg    layer_in_V_8_we0;
wire   [15:0] layer_in_V_8_q0;
reg   [31:0] sX_3;
reg   [31:0] sY_3;
reg   [31:0] pY_3;
reg   [31:0] pX_3;
wire   [8:0] w5_V_address0;
reg    w5_V_ce0;
wire   [190:0] w5_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln247_fu_1122_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state30;
reg   [15:0] acc_V_31_0_reg_652;
reg   [15:0] acc_V_30_0_reg_665;
reg   [15:0] acc_V_29_0_reg_678;
reg   [15:0] acc_V_28_0_reg_691;
reg   [15:0] acc_V_27_0_reg_704;
reg   [15:0] acc_V_26_0_reg_717;
reg   [15:0] acc_V_25_0_reg_730;
reg   [15:0] acc_V_24_0_reg_743;
reg   [15:0] acc_V_23_0_reg_756;
reg   [15:0] acc_V_22_0_reg_769;
reg   [15:0] acc_V_21_0_reg_782;
reg   [15:0] acc_V_20_0_reg_795;
reg   [15:0] acc_V_19_0_reg_808;
reg   [15:0] acc_V_18_0_reg_821;
reg   [15:0] acc_V_17_0_reg_834;
reg   [15:0] acc_V_16_0_reg_847;
reg   [15:0] acc_V_15_0_reg_860;
reg   [15:0] acc_V_14_0_reg_873;
reg   [15:0] acc_V_13_0_reg_886;
reg   [15:0] acc_V_12_0_reg_899;
reg   [15:0] acc_V_11_0_reg_912;
reg   [15:0] acc_V_10_0_reg_925;
reg   [15:0] acc_V_9_0_reg_938;
reg   [15:0] acc_V_8_0_reg_951;
reg   [15:0] acc_V_7_0_reg_964;
reg   [15:0] acc_V_6_0_reg_977;
reg   [15:0] acc_V_5_0_reg_990;
reg   [15:0] acc_V_4_0_reg_1003;
reg   [15:0] acc_V_3_0_reg_1016;
reg   [15:0] acc_V_2_0_reg_1029;
reg   [15:0] acc_V_1_0_reg_1042;
reg   [15:0] acc_V_0_0_reg_1055;
reg   [8:0] in_index_reg_1068;
reg    ap_block_state1;
wire   [10:0] i_fu_1116_p2;
reg   [10:0] i_reg_2585;
wire    ap_CS_fsm_state2;
wire   [5:0] i1_fu_1128_p2;
reg   [5:0] i1_reg_2593;
reg    ap_block_state3;
reg   [15:0] tmp_V_reg_2598;
reg   [31:0] sX_3_load_reg_2603;
wire    ap_CS_fsm_state5;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_ready;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done;
wire   [0:0] icmp_ln255_fu_1143_p2;
reg   [0:0] icmp_ln255_reg_2608;
reg   [31:0] sY_3_load_reg_2613;
wire   [0:0] icmp_ln255_4_fu_1153_p2;
reg   [0:0] icmp_ln255_4_reg_2618;
reg   [31:0] pY_3_load_reg_2623;
reg   [31:0] pX_3_load_reg_2629;
wire   [0:0] and_ln255_4_fu_1211_p2;
reg   [0:0] and_ln255_4_reg_2635;
wire   [0:0] icmp_ln336_fu_1217_p2;
reg   [0:0] icmp_ln336_reg_2639;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state6_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state8_pp0_stage0_iter2;
wire    ap_block_state9_pp0_stage0_iter3;
wire    ap_block_state10_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln336_reg_2639_pp0_iter1_reg;
reg   [0:0] icmp_ln336_reg_2639_pp0_iter2_reg;
reg   [0:0] icmp_ln336_reg_2639_pp0_iter3_reg;
reg   [0:0] icmp_ln336_reg_2639_pp0_iter4_reg;
wire   [8:0] ir_fu_1223_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [15:0] layer_in_V_8_load_reg_2658;
wire   [5:0] trunc_ln344_fu_1235_p1;
reg  signed [5:0] trunc_ln344_reg_2663;
reg  signed [5:0] tmp_65_reg_2668;
reg  signed [5:0] tmp_66_reg_2673;
reg  signed [5:0] tmp_67_reg_2678;
reg  signed [5:0] tmp_68_reg_2683;
reg  signed [5:0] tmp_69_reg_2688;
reg  signed [5:0] tmp_70_reg_2693;
reg  signed [5:0] tmp_71_reg_2698;
reg  signed [5:0] tmp_72_reg_2703;
reg  signed [5:0] tmp_73_reg_2708;
reg  signed [5:0] tmp_74_reg_2713;
reg  signed [5:0] tmp_75_reg_2718;
reg  signed [5:0] tmp_76_reg_2723;
reg  signed [5:0] tmp_77_reg_2728;
reg  signed [5:0] tmp_78_reg_2733;
reg  signed [5:0] tmp_79_reg_2738;
reg  signed [5:0] tmp_80_reg_2743;
reg  signed [5:0] tmp_81_reg_2748;
reg  signed [5:0] tmp_82_reg_2753;
reg  signed [5:0] tmp_83_reg_2758;
reg  signed [5:0] tmp_84_reg_2763;
reg  signed [5:0] tmp_85_reg_2768;
reg  signed [5:0] tmp_86_reg_2773;
reg  signed [5:0] tmp_87_reg_2778;
reg  signed [5:0] tmp_88_reg_2783;
reg  signed [5:0] tmp_89_reg_2788;
reg  signed [5:0] tmp_90_reg_2793;
reg  signed [5:0] tmp_91_reg_2798;
reg  signed [5:0] tmp_92_reg_2803;
reg  signed [5:0] tmp_93_reg_2808;
reg  signed [5:0] tmp_94_reg_2813;
reg  signed [4:0] tmp_95_reg_2818;
wire  signed [20:0] sext_ln1116_cast_fu_1549_p1;
reg   [15:0] trunc_ln708_31_reg_3019;
wire  signed [20:0] grp_fu_2236_p2;
reg  signed [20:0] mul_ln1118_reg_3024;
wire  signed [20:0] grp_fu_2242_p2;
reg  signed [20:0] mul_ln1118_68_reg_3029;
wire  signed [20:0] grp_fu_2248_p2;
reg  signed [20:0] mul_ln1118_69_reg_3034;
wire  signed [20:0] grp_fu_2254_p2;
reg  signed [20:0] mul_ln1118_70_reg_3039;
wire  signed [20:0] grp_fu_2260_p2;
reg  signed [20:0] mul_ln1118_71_reg_3044;
wire  signed [20:0] grp_fu_2266_p2;
reg  signed [20:0] mul_ln1118_72_reg_3049;
wire  signed [20:0] grp_fu_2272_p2;
reg  signed [20:0] mul_ln1118_73_reg_3054;
wire  signed [20:0] grp_fu_2278_p2;
reg  signed [20:0] mul_ln1118_74_reg_3059;
wire  signed [20:0] grp_fu_2284_p2;
reg  signed [20:0] mul_ln1118_75_reg_3064;
wire  signed [20:0] grp_fu_2290_p2;
reg  signed [20:0] mul_ln1118_76_reg_3069;
wire  signed [20:0] grp_fu_2296_p2;
reg  signed [20:0] mul_ln1118_77_reg_3074;
wire  signed [20:0] grp_fu_2302_p2;
reg  signed [20:0] mul_ln1118_78_reg_3079;
wire  signed [20:0] grp_fu_2308_p2;
reg  signed [20:0] mul_ln1118_79_reg_3084;
wire  signed [20:0] grp_fu_2314_p2;
reg  signed [20:0] mul_ln1118_80_reg_3089;
wire  signed [20:0] grp_fu_2320_p2;
reg  signed [20:0] mul_ln1118_81_reg_3094;
wire  signed [20:0] grp_fu_2326_p2;
reg  signed [20:0] mul_ln1118_82_reg_3099;
wire  signed [20:0] grp_fu_2332_p2;
reg  signed [20:0] mul_ln1118_83_reg_3104;
wire  signed [20:0] grp_fu_2338_p2;
reg  signed [20:0] mul_ln1118_84_reg_3109;
wire  signed [20:0] grp_fu_2344_p2;
reg  signed [20:0] mul_ln1118_85_reg_3114;
wire  signed [20:0] grp_fu_2350_p2;
reg  signed [20:0] mul_ln1118_86_reg_3119;
wire  signed [20:0] grp_fu_2356_p2;
reg  signed [20:0] mul_ln1118_87_reg_3124;
wire  signed [20:0] grp_fu_2362_p2;
reg  signed [20:0] mul_ln1118_88_reg_3129;
wire  signed [20:0] grp_fu_2368_p2;
reg  signed [20:0] mul_ln1118_89_reg_3134;
wire  signed [20:0] grp_fu_2374_p2;
reg  signed [20:0] mul_ln1118_90_reg_3139;
wire  signed [20:0] grp_fu_2380_p2;
reg  signed [20:0] mul_ln1118_91_reg_3144;
wire  signed [20:0] grp_fu_2386_p2;
reg  signed [20:0] mul_ln1118_92_reg_3149;
wire  signed [20:0] grp_fu_2392_p2;
reg  signed [20:0] mul_ln1118_93_reg_3154;
wire  signed [20:0] grp_fu_2398_p2;
reg  signed [20:0] mul_ln1118_94_reg_3159;
wire  signed [20:0] grp_fu_2404_p2;
reg  signed [20:0] mul_ln1118_95_reg_3164;
wire  signed [20:0] grp_fu_2410_p2;
reg  signed [20:0] mul_ln1118_96_reg_3169;
wire  signed [20:0] grp_fu_2416_p2;
reg  signed [20:0] mul_ln1118_97_reg_3174;
wire   [15:0] acc_31_V_fu_1664_p2;
reg   [15:0] acc_31_V_reg_3179;
reg    ap_enable_reg_pp0_iter4;
wire   [15:0] acc_0_V_fu_1948_p2;
reg    ap_enable_reg_pp0_iter5;
wire   [15:0] acc_1_V_fu_1954_p2;
wire   [15:0] acc_2_V_fu_1960_p2;
wire   [15:0] acc_3_V_fu_1966_p2;
wire   [15:0] acc_4_V_fu_1972_p2;
wire   [15:0] acc_5_V_fu_1978_p2;
wire   [15:0] acc_6_V_fu_1984_p2;
wire   [15:0] acc_7_V_fu_1990_p2;
wire   [15:0] acc_8_V_fu_1996_p2;
wire   [15:0] acc_9_V_fu_2002_p2;
wire   [15:0] acc_10_V_fu_2008_p2;
wire   [15:0] acc_11_V_fu_2014_p2;
wire   [15:0] acc_12_V_fu_2020_p2;
wire   [15:0] acc_13_V_fu_2026_p2;
wire   [15:0] acc_14_V_fu_2032_p2;
wire   [15:0] acc_15_V_fu_2038_p2;
wire   [15:0] acc_16_V_fu_2044_p2;
wire   [15:0] acc_17_V_fu_2050_p2;
wire   [15:0] acc_18_V_fu_2056_p2;
wire   [15:0] acc_19_V_fu_2062_p2;
wire   [15:0] acc_20_V_fu_2068_p2;
wire   [15:0] acc_21_V_fu_2074_p2;
wire   [15:0] acc_22_V_fu_2080_p2;
wire   [15:0] acc_23_V_fu_2086_p2;
wire   [15:0] acc_24_V_fu_2092_p2;
wire   [15:0] acc_25_V_fu_2098_p2;
wire   [15:0] acc_26_V_fu_2104_p2;
wire   [15:0] acc_27_V_fu_2110_p2;
wire   [15:0] acc_28_V_fu_2116_p2;
wire   [15:0] acc_29_V_fu_2122_p2;
wire   [15:0] acc_30_V_fu_2128_p2;
wire   [5:0] i_ic_fu_2140_p2;
reg   [5:0] i_ic_reg_3342;
wire    ap_CS_fsm_state28;
wire   [0:0] icmp_ln266_fu_2134_p2;
wire   [0:0] icmp_ln277_fu_2151_p2;
reg   [0:0] icmp_ln277_reg_3352;
wire   [31:0] select_ln292_fu_2172_p3;
reg   [31:0] select_ln292_reg_3356;
wire   [31:0] select_ln287_fu_2212_p3;
reg   [31:0] select_ln287_reg_3364;
wire   [0:0] icmp_ln281_fu_2191_p2;
wire   [15:0] layer_out_i_q0;
reg   [15:0] res_pack_V_reg_3369;
wire    ap_CS_fsm_state29;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state6;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [4:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [15:0] tmpdata_V_q0;
reg   [4:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [15:0] layer_out_i_d0;
reg   [4:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [15:0] layer_out_i_d1;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_start;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_idle;
wire   [4:0] grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_data_V_address0;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_data_V_ce0;
wire   [8:0] grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_output_V_address0;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_output_V_ce0;
wire    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_output_V_we0;
wire   [15:0] grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_output_V_d0;
reg   [10:0] i_0_i_reg_629;
wire    ap_CS_fsm_state33;
reg   [5:0] i1_0_i_reg_640;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln245_fu_1110_p2;
reg   [15:0] ap_phi_mux_acc_V_31_0_phi_fu_657_p4;
wire    ap_block_pp0_stage0;
reg   [5:0] i_ic_0_i_reg_1079;
wire    ap_CS_fsm_state27;
reg   [31:0] storemerge_i_reg_1090;
wire    ap_CS_fsm_state32;
reg    grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_start_reg;
reg    ap_block_state3_ignore_call0;
wire   [63:0] zext_ln249_fu_1134_p1;
wire   [63:0] zext_ln344_fu_1229_p1;
wire   [63:0] zext_ln268_fu_2146_p1;
wire    ap_CS_fsm_state31;
wire   [31:0] add_ln285_fu_2196_p2;
wire   [31:0] add_ln290_fu_2156_p2;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire   [30:0] tmp_96_fu_1163_p4;
wire   [30:0] tmp_97_fu_1183_p4;
wire   [0:0] icmp_ln255_5_fu_1173_p2;
wire   [0:0] icmp_ln255_6_fu_1193_p2;
wire   [0:0] and_ln255_3_fu_1205_p2;
wire   [0:0] and_ln255_fu_1199_p2;
wire  signed [15:0] grp_fu_1648_p1;
wire   [20:0] grp_fu_1648_p2;
wire   [15:0] trunc_ln_fu_1669_p4;
wire   [15:0] trunc_ln708_1_fu_1678_p4;
wire   [15:0] trunc_ln708_2_fu_1687_p4;
wire   [15:0] trunc_ln708_3_fu_1696_p4;
wire   [15:0] trunc_ln708_4_fu_1705_p4;
wire   [15:0] trunc_ln708_5_fu_1714_p4;
wire   [15:0] trunc_ln708_6_fu_1723_p4;
wire   [15:0] trunc_ln708_7_fu_1732_p4;
wire   [15:0] trunc_ln708_8_fu_1741_p4;
wire   [15:0] trunc_ln708_9_fu_1750_p4;
wire   [15:0] trunc_ln708_10_fu_1759_p4;
wire   [15:0] trunc_ln708_11_fu_1768_p4;
wire   [15:0] trunc_ln708_12_fu_1777_p4;
wire   [15:0] trunc_ln708_13_fu_1786_p4;
wire   [15:0] trunc_ln708_14_fu_1795_p4;
wire   [15:0] trunc_ln708_15_fu_1804_p4;
wire   [15:0] trunc_ln708_16_fu_1813_p4;
wire   [15:0] trunc_ln708_17_fu_1822_p4;
wire   [15:0] trunc_ln708_18_fu_1831_p4;
wire   [15:0] trunc_ln708_19_fu_1840_p4;
wire   [15:0] trunc_ln708_20_fu_1849_p4;
wire   [15:0] trunc_ln708_21_fu_1858_p4;
wire   [15:0] trunc_ln708_22_fu_1867_p4;
wire   [15:0] trunc_ln708_23_fu_1876_p4;
wire   [15:0] trunc_ln708_24_fu_1885_p4;
wire   [15:0] trunc_ln708_25_fu_1894_p4;
wire   [15:0] trunc_ln708_26_fu_1903_p4;
wire   [15:0] trunc_ln708_27_fu_1912_p4;
wire   [15:0] trunc_ln708_28_fu_1921_p4;
wire   [15:0] trunc_ln708_29_fu_1930_p4;
wire   [15:0] trunc_ln708_30_fu_1939_p4;
wire   [31:0] add_ln292_fu_2167_p2;
wire   [31:0] add_ln287_fu_2207_p2;
wire  signed [15:0] grp_fu_2236_p1;
wire  signed [15:0] grp_fu_2242_p1;
wire  signed [15:0] grp_fu_2248_p1;
wire  signed [15:0] grp_fu_2254_p1;
wire  signed [15:0] grp_fu_2260_p1;
wire  signed [15:0] grp_fu_2266_p1;
wire  signed [15:0] grp_fu_2272_p1;
wire  signed [15:0] grp_fu_2278_p1;
wire  signed [15:0] grp_fu_2284_p1;
wire  signed [15:0] grp_fu_2290_p1;
wire  signed [15:0] grp_fu_2296_p1;
wire  signed [15:0] grp_fu_2302_p1;
wire  signed [15:0] grp_fu_2308_p1;
wire  signed [15:0] grp_fu_2314_p1;
wire  signed [15:0] grp_fu_2320_p1;
wire  signed [15:0] grp_fu_2326_p1;
wire  signed [15:0] grp_fu_2332_p1;
wire  signed [15:0] grp_fu_2338_p1;
wire  signed [15:0] grp_fu_2344_p1;
wire  signed [15:0] grp_fu_2350_p1;
wire  signed [15:0] grp_fu_2356_p1;
wire  signed [15:0] grp_fu_2362_p1;
wire  signed [15:0] grp_fu_2368_p1;
wire  signed [15:0] grp_fu_2374_p1;
wire  signed [15:0] grp_fu_2380_p1;
wire  signed [15:0] grp_fu_2386_p1;
wire  signed [15:0] grp_fu_2392_p1;
wire  signed [15:0] grp_fu_2398_p1;
wire  signed [15:0] grp_fu_2404_p1;
wire  signed [15:0] grp_fu_2410_p1;
wire  signed [15:0] grp_fu_2416_p1;
reg   [27:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_623;
reg    ap_condition_837;
reg    ap_condition_634;
reg    ap_condition_779;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 28'd1;
#0 sX_3 = 32'd0;
#0 sY_3 = 32'd0;
#0 pY_3 = 32'd0;
#0 pX_3 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_start_reg = 1'b0;
end

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layeg8j #(
    .DataWidth( 16 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
layer_in_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_8_address0),
    .ce0(layer_in_V_8_ce0),
    .we0(layer_in_V_8_we0),
    .d0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_output_V_d0),
    .q0(layer_in_V_8_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_w5_V #(
    .DataWidth( 191 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
w5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w5_V_address0),
    .ce0(w5_V_ce0),
    .q0(w5_V_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdhbi #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(tmp_V_reg_2598),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layeeOg #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_start),
    .ap_done(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done),
    .ap_idle(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_idle),
    .ap_ready(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_ready),
    .data_V_address0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_output_V_d0),
    .output_V_q0(layer_in_V_8_q0)
);

myproject_axi_mul_5s_16s_21_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_5s_16s_21_2_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_95_reg_2818),
    .din1(grp_fu_1648_p1),
    .ce(1'b1),
    .dout(grp_fu_1648_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln344_reg_2663),
    .din1(grp_fu_2236_p1),
    .ce(1'b1),
    .dout(grp_fu_2236_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_65_reg_2668),
    .din1(grp_fu_2242_p1),
    .ce(1'b1),
    .dout(grp_fu_2242_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_66_reg_2673),
    .din1(grp_fu_2248_p1),
    .ce(1'b1),
    .dout(grp_fu_2248_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_67_reg_2678),
    .din1(grp_fu_2254_p1),
    .ce(1'b1),
    .dout(grp_fu_2254_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_68_reg_2683),
    .din1(grp_fu_2260_p1),
    .ce(1'b1),
    .dout(grp_fu_2260_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_69_reg_2688),
    .din1(grp_fu_2266_p1),
    .ce(1'b1),
    .dout(grp_fu_2266_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_70_reg_2693),
    .din1(grp_fu_2272_p1),
    .ce(1'b1),
    .dout(grp_fu_2272_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_71_reg_2698),
    .din1(grp_fu_2278_p1),
    .ce(1'b1),
    .dout(grp_fu_2278_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_72_reg_2703),
    .din1(grp_fu_2284_p1),
    .ce(1'b1),
    .dout(grp_fu_2284_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_73_reg_2708),
    .din1(grp_fu_2290_p1),
    .ce(1'b1),
    .dout(grp_fu_2290_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_74_reg_2713),
    .din1(grp_fu_2296_p1),
    .ce(1'b1),
    .dout(grp_fu_2296_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_75_reg_2718),
    .din1(grp_fu_2302_p1),
    .ce(1'b1),
    .dout(grp_fu_2302_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_76_reg_2723),
    .din1(grp_fu_2308_p1),
    .ce(1'b1),
    .dout(grp_fu_2308_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_77_reg_2728),
    .din1(grp_fu_2314_p1),
    .ce(1'b1),
    .dout(grp_fu_2314_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_78_reg_2733),
    .din1(grp_fu_2320_p1),
    .ce(1'b1),
    .dout(grp_fu_2320_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_79_reg_2738),
    .din1(grp_fu_2326_p1),
    .ce(1'b1),
    .dout(grp_fu_2326_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_80_reg_2743),
    .din1(grp_fu_2332_p1),
    .ce(1'b1),
    .dout(grp_fu_2332_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_81_reg_2748),
    .din1(grp_fu_2338_p1),
    .ce(1'b1),
    .dout(grp_fu_2338_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_82_reg_2753),
    .din1(grp_fu_2344_p1),
    .ce(1'b1),
    .dout(grp_fu_2344_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_83_reg_2758),
    .din1(grp_fu_2350_p1),
    .ce(1'b1),
    .dout(grp_fu_2350_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_84_reg_2763),
    .din1(grp_fu_2356_p1),
    .ce(1'b1),
    .dout(grp_fu_2356_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_85_reg_2768),
    .din1(grp_fu_2362_p1),
    .ce(1'b1),
    .dout(grp_fu_2362_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_86_reg_2773),
    .din1(grp_fu_2368_p1),
    .ce(1'b1),
    .dout(grp_fu_2368_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_87_reg_2778),
    .din1(grp_fu_2374_p1),
    .ce(1'b1),
    .dout(grp_fu_2374_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_88_reg_2783),
    .din1(grp_fu_2380_p1),
    .ce(1'b1),
    .dout(grp_fu_2380_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_89_reg_2788),
    .din1(grp_fu_2386_p1),
    .ce(1'b1),
    .dout(grp_fu_2386_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_90_reg_2793),
    .din1(grp_fu_2392_p1),
    .ce(1'b1),
    .dout(grp_fu_2392_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_91_reg_2798),
    .din1(grp_fu_2398_p1),
    .ce(1'b1),
    .dout(grp_fu_2398_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_92_reg_2803),
    .din1(grp_fu_2404_p1),
    .ce(1'b1),
    .dout(grp_fu_2404_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_93_reg_2808),
    .din1(grp_fu_2410_p1),
    .ce(1'b1),
    .dout(grp_fu_2410_p2)
);

myproject_axi_mul_mul_6s_16s_21_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_axi_mul_mul_6s_16s_21_3_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_94_reg_2813),
    .din1(grp_fu_2416_p1),
    .ce(1'b1),
    .dout(grp_fu_2416_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln245_fu_1110_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state6) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state6)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state6);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_start_reg <= 1'b0;
    end else begin
        if ((~((icmp_ln247_fu_1122_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln247_fu_1122_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_0_0_reg_1055 <= acc_0_V_fu_1948_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_0_0_reg_1055 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_10_0_reg_925 <= acc_10_V_fu_2008_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_10_0_reg_925 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_11_0_reg_912 <= acc_11_V_fu_2014_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_11_0_reg_912 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_12_0_reg_899 <= acc_12_V_fu_2020_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_12_0_reg_899 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_13_0_reg_886 <= acc_13_V_fu_2026_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_13_0_reg_886 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_14_0_reg_873 <= acc_14_V_fu_2032_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_14_0_reg_873 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_15_0_reg_860 <= acc_15_V_fu_2038_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_15_0_reg_860 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_16_0_reg_847 <= acc_16_V_fu_2044_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_16_0_reg_847 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_17_0_reg_834 <= acc_17_V_fu_2050_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_17_0_reg_834 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_18_0_reg_821 <= acc_18_V_fu_2056_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_18_0_reg_821 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_19_0_reg_808 <= acc_19_V_fu_2062_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_19_0_reg_808 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_1_0_reg_1042 <= acc_1_V_fu_1954_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_1_0_reg_1042 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_20_0_reg_795 <= acc_20_V_fu_2068_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_20_0_reg_795 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_21_0_reg_782 <= acc_21_V_fu_2074_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_21_0_reg_782 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_22_0_reg_769 <= acc_22_V_fu_2080_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_22_0_reg_769 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_23_0_reg_756 <= acc_23_V_fu_2086_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_23_0_reg_756 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_24_0_reg_743 <= acc_24_V_fu_2092_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_24_0_reg_743 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_25_0_reg_730 <= acc_25_V_fu_2098_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_25_0_reg_730 <= 16'd65152;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_26_0_reg_717 <= acc_26_V_fu_2104_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_26_0_reg_717 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_27_0_reg_704 <= acc_27_V_fu_2110_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_27_0_reg_704 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_28_0_reg_691 <= acc_28_V_fu_2116_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_28_0_reg_691 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_29_0_reg_678 <= acc_29_V_fu_2122_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_29_0_reg_678 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_2_0_reg_1029 <= acc_2_V_fu_1960_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_2_0_reg_1029 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_30_0_reg_665 <= acc_30_V_fu_2128_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_30_0_reg_665 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_31_0_reg_652 <= acc_31_V_reg_3179;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_31_0_reg_652 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_3_0_reg_1016 <= acc_3_V_fu_1966_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_3_0_reg_1016 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_4_0_reg_1003 <= acc_4_V_fu_1972_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_4_0_reg_1003 <= 16'd65280;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_5_0_reg_990 <= acc_5_V_fu_1978_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_5_0_reg_990 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_6_0_reg_977 <= acc_6_V_fu_1984_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_6_0_reg_977 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_7_0_reg_964 <= acc_7_V_fu_1990_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_7_0_reg_964 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_8_0_reg_951 <= acc_8_V_fu_1996_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_8_0_reg_951 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        acc_V_9_0_reg_938 <= acc_9_V_fu_2002_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_9_0_reg_938 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln245_fu_1110_p2 == 1'd0))) begin
        i1_0_i_reg_640 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        i1_0_i_reg_640 <= i1_reg_2593;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        i_0_i_reg_629 <= i_reg_2585;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_629 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        i_ic_0_i_reg_1079 <= i_ic_reg_3342;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        i_ic_0_i_reg_1079 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln336_fu_1217_p2 == 1'd0))) begin
        in_index_reg_1068 <= ir_fu_1223_p2;
    end else if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        in_index_reg_1068 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        if ((1'b1 == ap_condition_837)) begin
            pX_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_623)) begin
            pX_3 <= add_ln290_fu_2156_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        if ((1'b1 == ap_condition_779)) begin
            pY_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_634)) begin
            pY_3 <= add_ln285_fu_2196_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        sX_3 <= select_ln292_reg_3356;
    end else if (((1'b1 == ap_CS_fsm_state28) & (((icmp_ln277_fu_2151_p2 == 1'd1) & (1'd0 == and_ln255_4_reg_2635)) | ((icmp_ln277_fu_2151_p2 == 1'd1) & (icmp_ln266_fu_2134_p2 == 1'd1))))) begin
        sX_3 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (((icmp_ln281_fu_2191_p2 == 1'd1) & (icmp_ln277_fu_2151_p2 == 1'd1) & (1'd0 == and_ln255_4_reg_2635)) | ((icmp_ln281_fu_2191_p2 == 1'd1) & (icmp_ln277_fu_2151_p2 == 1'd1) & (icmp_ln266_fu_2134_p2 == 1'd1))))) begin
        storemerge_i_reg_1090 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        storemerge_i_reg_1090 <= select_ln287_reg_3364;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter3_reg == 1'd0))) begin
        acc_31_V_reg_3179 <= acc_31_V_fu_1664_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        and_ln255_4_reg_2635 <= and_ln255_4_fu_1211_p2;
        icmp_ln255_4_reg_2618 <= icmp_ln255_4_fu_1153_p2;
        icmp_ln255_reg_2608 <= icmp_ln255_fu_1143_p2;
        pX_3_load_reg_2629 <= pX_3;
        pY_3_load_reg_2623 <= pY_3;
        sX_3_load_reg_2603 <= sX_3;
        sY_3_load_reg_2613 <= sY_3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln247_fu_1122_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        i1_reg_2593 <= i1_fu_1128_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln255_4_reg_2635) & (1'b1 == ap_CS_fsm_state28))) begin
        i_ic_reg_3342 <= i_ic_fu_2140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_2585 <= i_fu_1116_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & ((icmp_ln266_fu_2134_p2 == 1'd1) | (1'd0 == and_ln255_4_reg_2635)))) begin
        icmp_ln277_reg_3352 <= icmp_ln277_fu_2151_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln336_reg_2639 <= icmp_ln336_fu_1217_p2;
        icmp_ln336_reg_2639_pp0_iter1_reg <= icmp_ln336_reg_2639;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln336_reg_2639_pp0_iter2_reg <= icmp_ln336_reg_2639_pp0_iter1_reg;
        icmp_ln336_reg_2639_pp0_iter3_reg <= icmp_ln336_reg_2639_pp0_iter2_reg;
        icmp_ln336_reg_2639_pp0_iter4_reg <= icmp_ln336_reg_2639_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln336_reg_2639 == 1'd0))) begin
        layer_in_V_8_load_reg_2658 <= layer_in_V_8_q0;
        tmp_65_reg_2668 <= {{w5_V_q0[11:6]}};
        tmp_66_reg_2673 <= {{w5_V_q0[17:12]}};
        tmp_67_reg_2678 <= {{w5_V_q0[23:18]}};
        tmp_68_reg_2683 <= {{w5_V_q0[29:24]}};
        tmp_69_reg_2688 <= {{w5_V_q0[35:30]}};
        tmp_70_reg_2693 <= {{w5_V_q0[41:36]}};
        tmp_71_reg_2698 <= {{w5_V_q0[47:42]}};
        tmp_72_reg_2703 <= {{w5_V_q0[53:48]}};
        tmp_73_reg_2708 <= {{w5_V_q0[59:54]}};
        tmp_74_reg_2713 <= {{w5_V_q0[65:60]}};
        tmp_75_reg_2718 <= {{w5_V_q0[71:66]}};
        tmp_76_reg_2723 <= {{w5_V_q0[77:72]}};
        tmp_77_reg_2728 <= {{w5_V_q0[83:78]}};
        tmp_78_reg_2733 <= {{w5_V_q0[89:84]}};
        tmp_79_reg_2738 <= {{w5_V_q0[95:90]}};
        tmp_80_reg_2743 <= {{w5_V_q0[101:96]}};
        tmp_81_reg_2748 <= {{w5_V_q0[107:102]}};
        tmp_82_reg_2753 <= {{w5_V_q0[113:108]}};
        tmp_83_reg_2758 <= {{w5_V_q0[119:114]}};
        tmp_84_reg_2763 <= {{w5_V_q0[125:120]}};
        tmp_85_reg_2768 <= {{w5_V_q0[131:126]}};
        tmp_86_reg_2773 <= {{w5_V_q0[137:132]}};
        tmp_87_reg_2778 <= {{w5_V_q0[143:138]}};
        tmp_88_reg_2783 <= {{w5_V_q0[149:144]}};
        tmp_89_reg_2788 <= {{w5_V_q0[155:150]}};
        tmp_90_reg_2793 <= {{w5_V_q0[161:156]}};
        tmp_91_reg_2798 <= {{w5_V_q0[167:162]}};
        tmp_92_reg_2803 <= {{w5_V_q0[173:168]}};
        tmp_93_reg_2808 <= {{w5_V_q0[179:174]}};
        tmp_94_reg_2813 <= {{w5_V_q0[185:180]}};
        tmp_95_reg_2818 <= {{w5_V_q0[190:186]}};
        trunc_ln344_reg_2663 <= trunc_ln344_fu_1235_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln336_reg_2639_pp0_iter3_reg == 1'd0))) begin
        mul_ln1118_68_reg_3029 <= grp_fu_2242_p2;
        mul_ln1118_69_reg_3034 <= grp_fu_2248_p2;
        mul_ln1118_70_reg_3039 <= grp_fu_2254_p2;
        mul_ln1118_71_reg_3044 <= grp_fu_2260_p2;
        mul_ln1118_72_reg_3049 <= grp_fu_2266_p2;
        mul_ln1118_73_reg_3054 <= grp_fu_2272_p2;
        mul_ln1118_74_reg_3059 <= grp_fu_2278_p2;
        mul_ln1118_75_reg_3064 <= grp_fu_2284_p2;
        mul_ln1118_76_reg_3069 <= grp_fu_2290_p2;
        mul_ln1118_77_reg_3074 <= grp_fu_2296_p2;
        mul_ln1118_78_reg_3079 <= grp_fu_2302_p2;
        mul_ln1118_79_reg_3084 <= grp_fu_2308_p2;
        mul_ln1118_80_reg_3089 <= grp_fu_2314_p2;
        mul_ln1118_81_reg_3094 <= grp_fu_2320_p2;
        mul_ln1118_82_reg_3099 <= grp_fu_2326_p2;
        mul_ln1118_83_reg_3104 <= grp_fu_2332_p2;
        mul_ln1118_84_reg_3109 <= grp_fu_2338_p2;
        mul_ln1118_85_reg_3114 <= grp_fu_2344_p2;
        mul_ln1118_86_reg_3119 <= grp_fu_2350_p2;
        mul_ln1118_87_reg_3124 <= grp_fu_2356_p2;
        mul_ln1118_88_reg_3129 <= grp_fu_2362_p2;
        mul_ln1118_89_reg_3134 <= grp_fu_2368_p2;
        mul_ln1118_90_reg_3139 <= grp_fu_2374_p2;
        mul_ln1118_91_reg_3144 <= grp_fu_2380_p2;
        mul_ln1118_92_reg_3149 <= grp_fu_2386_p2;
        mul_ln1118_93_reg_3154 <= grp_fu_2392_p2;
        mul_ln1118_94_reg_3159 <= grp_fu_2398_p2;
        mul_ln1118_95_reg_3164 <= grp_fu_2404_p2;
        mul_ln1118_96_reg_3169 <= grp_fu_2410_p2;
        mul_ln1118_97_reg_3174 <= grp_fu_2416_p2;
        mul_ln1118_reg_3024 <= grp_fu_2236_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        res_pack_V_reg_3369 <= layer_out_i_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln277_reg_3352 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        sY_3 <= storemerge_i_reg_1090;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (((icmp_ln277_fu_2151_p2 == 1'd1) & (icmp_ln281_fu_2191_p2 == 1'd0) & (1'd0 == and_ln255_4_reg_2635)) | ((icmp_ln277_fu_2151_p2 == 1'd1) & (icmp_ln266_fu_2134_p2 == 1'd1) & (icmp_ln281_fu_2191_p2 == 1'd0))))) begin
        select_ln287_reg_3364 <= select_ln287_fu_2212_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (((icmp_ln277_fu_2151_p2 == 1'd0) & (1'd0 == and_ln255_4_reg_2635)) | ((icmp_ln266_fu_2134_p2 == 1'd1) & (icmp_ln277_fu_2151_p2 == 1'd0))))) begin
        select_ln292_reg_3356 <= select_ln292_fu_2172_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln247_fu_1122_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln247_fu_1122_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_V_reg_2598 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln336_reg_2639_pp0_iter2_reg == 1'd0))) begin
        trunc_ln708_31_reg_3019 <= {{grp_fu_1648_p2[20:5]}};
    end
end

always @ (*) begin
    if ((icmp_ln336_fu_1217_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln245_fu_1110_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln336_reg_2639_pp0_iter4_reg == 1'd0))) begin
        ap_phi_mux_acc_V_31_0_phi_fu_657_p4 = acc_31_V_reg_3179;
    end else begin
        ap_phi_mux_acc_V_31_0_phi_fu_657_p4 = acc_V_31_0_reg_652;
    end
end

always @ (*) begin
    if (((icmp_ln247_fu_1122_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln247_fu_1122_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln247_fu_1122_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln245_fu_1110_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_8_address0 = zext_ln344_fu_1229_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        layer_in_V_8_address0 = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_output_V_address0;
    end else begin
        layer_in_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        layer_in_V_8_ce0 = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_output_V_ce0;
    end else begin
        layer_in_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        layer_in_V_8_we0 = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_output_V_we0;
    end else begin
        layer_in_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address0 = zext_ln268_fu_2146_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state27))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d0 = acc_V_30_0_reg_665;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d0 = acc_V_28_0_reg_691;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d0 = acc_V_26_0_reg_717;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d0 = acc_V_24_0_reg_743;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d0 = acc_V_22_0_reg_769;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = acc_V_20_0_reg_795;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = acc_V_18_0_reg_821;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = acc_V_16_0_reg_847;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = acc_V_14_0_reg_873;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = acc_V_12_0_reg_899;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = acc_V_10_0_reg_925;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = acc_V_8_0_reg_951;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = acc_V_6_0_reg_977;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = acc_V_4_0_reg_1003;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = acc_V_2_0_reg_1029;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = acc_V_0_0_reg_1055;
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d1 = acc_V_31_0_reg_652;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d1 = acc_V_29_0_reg_678;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d1 = acc_V_27_0_reg_704;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d1 = acc_V_25_0_reg_730;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d1 = acc_V_23_0_reg_756;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = acc_V_21_0_reg_782;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = acc_V_19_0_reg_808;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = acc_V_17_0_reg_834;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = acc_V_15_0_reg_860;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = acc_V_13_0_reg_886;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = acc_V_11_0_reg_912;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = acc_V_9_0_reg_938;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = acc_V_7_0_reg_964;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = acc_V_5_0_reg_990;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = acc_V_3_0_reg_1016;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = acc_V_1_0_reg_1042;
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state27))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state27))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = zext_ln249_fu_1134_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w5_V_ce0 = 1'b1;
    end else begin
        w5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln245_fu_1110_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((icmp_ln247_fu_1122_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln247_fu_1122_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((icmp_ln247_fu_1122_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln247_fu_1122_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (((1'd1 == and_ln255_4_fu_1211_p2) & (grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5) & (1'd0 == and_ln255_4_fu_1211_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln336_fu_1217_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln336_fu_1217_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (((icmp_ln281_fu_2191_p2 == 1'd1) & (icmp_ln277_fu_2151_p2 == 1'd1) & (1'd0 == and_ln255_4_reg_2635)) | ((icmp_ln281_fu_2191_p2 == 1'd1) & (icmp_ln277_fu_2151_p2 == 1'd1) & (icmp_ln266_fu_2134_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else if (((1'b1 == ap_CS_fsm_state28) & (((icmp_ln277_fu_2151_p2 == 1'd1) & (icmp_ln281_fu_2191_p2 == 1'd0) & (1'd0 == and_ln255_4_reg_2635)) | ((icmp_ln277_fu_2151_p2 == 1'd1) & (icmp_ln266_fu_2134_p2 == 1'd1) & (icmp_ln281_fu_2191_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else if (((1'b1 == ap_CS_fsm_state28) & (((icmp_ln277_fu_2151_p2 == 1'd0) & (1'd0 == and_ln255_4_reg_2635)) | ((icmp_ln266_fu_2134_p2 == 1'd1) & (icmp_ln277_fu_2151_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_1948_p2 = (acc_V_0_0_reg_1055 + trunc_ln_fu_1669_p4);

assign acc_10_V_fu_2008_p2 = (acc_V_10_0_reg_925 + trunc_ln708_10_fu_1759_p4);

assign acc_11_V_fu_2014_p2 = (acc_V_11_0_reg_912 + trunc_ln708_11_fu_1768_p4);

assign acc_12_V_fu_2020_p2 = (acc_V_12_0_reg_899 + trunc_ln708_12_fu_1777_p4);

assign acc_13_V_fu_2026_p2 = (acc_V_13_0_reg_886 + trunc_ln708_13_fu_1786_p4);

assign acc_14_V_fu_2032_p2 = (acc_V_14_0_reg_873 + trunc_ln708_14_fu_1795_p4);

assign acc_15_V_fu_2038_p2 = (acc_V_15_0_reg_860 + trunc_ln708_15_fu_1804_p4);

assign acc_16_V_fu_2044_p2 = (acc_V_16_0_reg_847 + trunc_ln708_16_fu_1813_p4);

assign acc_17_V_fu_2050_p2 = (acc_V_17_0_reg_834 + trunc_ln708_17_fu_1822_p4);

assign acc_18_V_fu_2056_p2 = (acc_V_18_0_reg_821 + trunc_ln708_18_fu_1831_p4);

assign acc_19_V_fu_2062_p2 = (acc_V_19_0_reg_808 + trunc_ln708_19_fu_1840_p4);

assign acc_1_V_fu_1954_p2 = (acc_V_1_0_reg_1042 + trunc_ln708_1_fu_1678_p4);

assign acc_20_V_fu_2068_p2 = (acc_V_20_0_reg_795 + trunc_ln708_20_fu_1849_p4);

assign acc_21_V_fu_2074_p2 = (acc_V_21_0_reg_782 + trunc_ln708_21_fu_1858_p4);

assign acc_22_V_fu_2080_p2 = (acc_V_22_0_reg_769 + trunc_ln708_22_fu_1867_p4);

assign acc_23_V_fu_2086_p2 = (acc_V_23_0_reg_756 + trunc_ln708_23_fu_1876_p4);

assign acc_24_V_fu_2092_p2 = (acc_V_24_0_reg_743 + trunc_ln708_24_fu_1885_p4);

assign acc_25_V_fu_2098_p2 = (acc_V_25_0_reg_730 + trunc_ln708_25_fu_1894_p4);

assign acc_26_V_fu_2104_p2 = (acc_V_26_0_reg_717 + trunc_ln708_26_fu_1903_p4);

assign acc_27_V_fu_2110_p2 = (acc_V_27_0_reg_704 + trunc_ln708_27_fu_1912_p4);

assign acc_28_V_fu_2116_p2 = (acc_V_28_0_reg_691 + trunc_ln708_28_fu_1921_p4);

assign acc_29_V_fu_2122_p2 = (acc_V_29_0_reg_678 + trunc_ln708_29_fu_1930_p4);

assign acc_2_V_fu_1960_p2 = (acc_V_2_0_reg_1029 + trunc_ln708_2_fu_1687_p4);

assign acc_30_V_fu_2128_p2 = (acc_V_30_0_reg_665 + trunc_ln708_30_fu_1939_p4);

assign acc_31_V_fu_1664_p2 = (ap_phi_mux_acc_V_31_0_phi_fu_657_p4 + trunc_ln708_31_reg_3019);

assign acc_3_V_fu_1966_p2 = (acc_V_3_0_reg_1016 + trunc_ln708_3_fu_1696_p4);

assign acc_4_V_fu_1972_p2 = (acc_V_4_0_reg_1003 + trunc_ln708_4_fu_1705_p4);

assign acc_5_V_fu_1978_p2 = (acc_V_5_0_reg_990 + trunc_ln708_5_fu_1714_p4);

assign acc_6_V_fu_1984_p2 = (acc_V_6_0_reg_977 + trunc_ln708_6_fu_1723_p4);

assign acc_7_V_fu_1990_p2 = (acc_V_7_0_reg_964 + trunc_ln708_7_fu_1732_p4);

assign acc_8_V_fu_1996_p2 = (acc_V_8_0_reg_951 + trunc_ln708_8_fu_1741_p4);

assign acc_9_V_fu_2002_p2 = (acc_V_9_0_reg_938 + trunc_ln708_9_fu_1750_p4);

assign add_ln285_fu_2196_p2 = (pY_3_load_reg_2623 + 32'd1);

assign add_ln287_fu_2207_p2 = (sY_3_load_reg_2613 + 32'd1);

assign add_ln290_fu_2156_p2 = (pX_3_load_reg_2629 + 32'd1);

assign add_ln292_fu_2167_p2 = (sX_3_load_reg_2603 + 32'd1);

assign and_ln255_3_fu_1205_p2 = (icmp_ln255_6_fu_1193_p2 & icmp_ln255_5_fu_1173_p2);

assign and_ln255_4_fu_1211_p2 = (and_ln255_fu_1199_p2 & and_ln255_3_fu_1205_p2);

assign and_ln255_fu_1199_p2 = (icmp_ln255_fu_1143_p2 & icmp_ln255_4_fu_1153_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_block_state10_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3 = ((icmp_ln247_fu_1122_p2 == 1'd0) & (data_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_ignore_call0 = ((icmp_ln247_fu_1122_p2 == 1'd0) & (data_V_V_empty_n == 1'b0));
end

assign ap_block_state6_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_623 = (((icmp_ln277_fu_2151_p2 == 1'd0) & (1'd0 == and_ln255_4_reg_2635)) | ((icmp_ln266_fu_2134_p2 == 1'd1) & (icmp_ln277_fu_2151_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_634 = (((icmp_ln277_fu_2151_p2 == 1'd1) & (icmp_ln281_fu_2191_p2 == 1'd0) & (1'd0 == and_ln255_4_reg_2635)) | ((icmp_ln277_fu_2151_p2 == 1'd1) & (icmp_ln266_fu_2134_p2 == 1'd1) & (icmp_ln281_fu_2191_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_779 = (((icmp_ln281_fu_2191_p2 == 1'd1) & (icmp_ln277_fu_2151_p2 == 1'd1) & (1'd0 == and_ln255_4_reg_2635)) | ((icmp_ln281_fu_2191_p2 == 1'd1) & (icmp_ln277_fu_2151_p2 == 1'd1) & (icmp_ln266_fu_2134_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_837 = (((icmp_ln277_fu_2151_p2 == 1'd1) & (1'd0 == and_ln255_4_reg_2635)) | ((icmp_ln277_fu_2151_p2 == 1'd1) & (icmp_ln266_fu_2134_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_start = grp_cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_fu_1101_ap_start_reg;

assign grp_fu_1648_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2236_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2242_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2248_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2254_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2260_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2266_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2272_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2278_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2284_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2290_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2296_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2302_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2308_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2314_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2320_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2326_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2332_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2338_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2344_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2350_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2356_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2362_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2368_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2374_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2380_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2386_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2392_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2398_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2404_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2410_p1 = sext_ln1116_cast_fu_1549_p1;

assign grp_fu_2416_p1 = sext_ln1116_cast_fu_1549_p1;

assign i1_fu_1128_p2 = (i1_0_i_reg_640 + 6'd1);

assign i_fu_1116_p2 = (i_0_i_reg_629 + 11'd1);

assign i_ic_fu_2140_p2 = (i_ic_0_i_reg_1079 + 6'd1);

assign icmp_ln245_fu_1110_p2 = ((i_0_i_reg_629 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln247_fu_1122_p2 = ((i1_0_i_reg_640 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln255_4_fu_1153_p2 = ((sY_3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln255_5_fu_1173_p2 = (($signed(tmp_96_fu_1163_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln255_6_fu_1193_p2 = (($signed(tmp_97_fu_1183_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln255_fu_1143_p2 = ((sX_3 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln266_fu_2134_p2 = ((i_ic_0_i_reg_1079 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln277_fu_2151_p2 = ((pX_3_load_reg_2629 == 32'd31) ? 1'b1 : 1'b0);

assign icmp_ln281_fu_2191_p2 = ((pY_3_load_reg_2623 == 32'd31) ? 1'b1 : 1'b0);

assign icmp_ln336_fu_1217_p2 = ((in_index_reg_1068 == 9'd288) ? 1'b1 : 1'b0);

assign ir_fu_1223_p2 = (in_index_reg_1068 + 9'd1);

assign res_V_V_din = res_pack_V_reg_3369;

assign select_ln287_fu_2212_p3 = ((icmp_ln255_4_reg_2618[0:0] === 1'b1) ? 32'd2 : add_ln287_fu_2207_p2);

assign select_ln292_fu_2172_p3 = ((icmp_ln255_reg_2608[0:0] === 1'b1) ? 32'd2 : add_ln292_fu_2167_p2);

assign sext_ln1116_cast_fu_1549_p1 = $signed(layer_in_V_8_load_reg_2658);

assign start_out = real_start;

assign tmp_96_fu_1163_p4 = {{pY_3[31:1]}};

assign tmp_97_fu_1183_p4 = {{pX_3[31:1]}};

assign trunc_ln344_fu_1235_p1 = w5_V_q0[5:0];

assign trunc_ln708_10_fu_1759_p4 = {{mul_ln1118_77_reg_3074[20:5]}};

assign trunc_ln708_11_fu_1768_p4 = {{mul_ln1118_78_reg_3079[20:5]}};

assign trunc_ln708_12_fu_1777_p4 = {{mul_ln1118_79_reg_3084[20:5]}};

assign trunc_ln708_13_fu_1786_p4 = {{mul_ln1118_80_reg_3089[20:5]}};

assign trunc_ln708_14_fu_1795_p4 = {{mul_ln1118_81_reg_3094[20:5]}};

assign trunc_ln708_15_fu_1804_p4 = {{mul_ln1118_82_reg_3099[20:5]}};

assign trunc_ln708_16_fu_1813_p4 = {{mul_ln1118_83_reg_3104[20:5]}};

assign trunc_ln708_17_fu_1822_p4 = {{mul_ln1118_84_reg_3109[20:5]}};

assign trunc_ln708_18_fu_1831_p4 = {{mul_ln1118_85_reg_3114[20:5]}};

assign trunc_ln708_19_fu_1840_p4 = {{mul_ln1118_86_reg_3119[20:5]}};

assign trunc_ln708_1_fu_1678_p4 = {{mul_ln1118_68_reg_3029[20:5]}};

assign trunc_ln708_20_fu_1849_p4 = {{mul_ln1118_87_reg_3124[20:5]}};

assign trunc_ln708_21_fu_1858_p4 = {{mul_ln1118_88_reg_3129[20:5]}};

assign trunc_ln708_22_fu_1867_p4 = {{mul_ln1118_89_reg_3134[20:5]}};

assign trunc_ln708_23_fu_1876_p4 = {{mul_ln1118_90_reg_3139[20:5]}};

assign trunc_ln708_24_fu_1885_p4 = {{mul_ln1118_91_reg_3144[20:5]}};

assign trunc_ln708_25_fu_1894_p4 = {{mul_ln1118_92_reg_3149[20:5]}};

assign trunc_ln708_26_fu_1903_p4 = {{mul_ln1118_93_reg_3154[20:5]}};

assign trunc_ln708_27_fu_1912_p4 = {{mul_ln1118_94_reg_3159[20:5]}};

assign trunc_ln708_28_fu_1921_p4 = {{mul_ln1118_95_reg_3164[20:5]}};

assign trunc_ln708_29_fu_1930_p4 = {{mul_ln1118_96_reg_3169[20:5]}};

assign trunc_ln708_2_fu_1687_p4 = {{mul_ln1118_69_reg_3034[20:5]}};

assign trunc_ln708_30_fu_1939_p4 = {{mul_ln1118_97_reg_3174[20:5]}};

assign trunc_ln708_3_fu_1696_p4 = {{mul_ln1118_70_reg_3039[20:5]}};

assign trunc_ln708_4_fu_1705_p4 = {{mul_ln1118_71_reg_3044[20:5]}};

assign trunc_ln708_5_fu_1714_p4 = {{mul_ln1118_72_reg_3049[20:5]}};

assign trunc_ln708_6_fu_1723_p4 = {{mul_ln1118_73_reg_3054[20:5]}};

assign trunc_ln708_7_fu_1732_p4 = {{mul_ln1118_74_reg_3059[20:5]}};

assign trunc_ln708_8_fu_1741_p4 = {{mul_ln1118_75_reg_3064[20:5]}};

assign trunc_ln708_9_fu_1750_p4 = {{mul_ln1118_76_reg_3069[20:5]}};

assign trunc_ln_fu_1669_p4 = {{mul_ln1118_reg_3024[20:5]}};

assign w5_V_address0 = zext_ln344_fu_1229_p1;

assign zext_ln249_fu_1134_p1 = i1_0_i_reg_640;

assign zext_ln268_fu_2146_p1 = i_ic_0_i_reg_1079;

assign zext_ln344_fu_1229_p1 = in_index_reg_1068;

endmodule //conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s
