Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/mathe/Desktop/GMW/ --output-directory=C:/Users/mathe/Desktop/GMW/CPU/ --report-file=bsf:C:/Users/mathe/Desktop/GMW/CPU.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/mathe/Desktop/GMW/CPU.qsys
Progress: Loading GMW/CPU.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding LCD_0 [LCD 1.0]
Progress: Parameterizing module LCD_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/mathe/Desktop/GMW/ --output-directory=C:/Users/mathe/Desktop/GMW/CPU/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/mathe/Desktop/GMW/CPU.html --report-file=sopcinfo:C:/Users/mathe/Desktop/GMW/CPU.sopcinfo --report-file=cmp:C:/Users/mathe/Desktop/GMW/CPU.cmp --report-file=qip:C:/Users/mathe/Desktop/GMW/CPU/synthesis/CPU.qip --report-file=svd --report-file=regmap:C:/Users/mathe/Desktop/GMW/CPU/synthesis/CPU.regmap --report-file=debuginfo:C:/Users/mathe/Desktop/GMW/CPU/synthesis/CPU.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE30F23C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/mathe/Desktop/GMW/CPU.qsys --language=VERILOG
Progress: Loading GMW/CPU.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding LCD_0 [LCD 1.0]
Progress: Parameterizing module LCD_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU: Generating CPU "CPU" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 20 connections
Info: merlin_custom_instruction_transform: After transform: 8 modules, 23 connections
Info: merlin_initial_interconnect_transform: After transform: 4 modules, 15 connections
Info: merlin_translator_transform: After transform: 9 modules, 35 connections
Info: merlin_domain_transform: After transform: 18 modules, 92 connections
Info: merlin_router_transform: After transform: 23 modules, 112 connections
Info: merlin_network_to_switch_transform: After transform: 32 modules, 139 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 34 modules, 172 connections
Info: merlin_hierarchy_transform: After transform: 9 modules, 25 connections
Info: merlin_mm_transform: After transform: 9 modules, 25 connections
Info: merlin_interrupt_mapper_transform: After transform: 10 modules, 29 connections
Info: reset_adaptation_transform: After transform: 12 modules, 31 connections
Warning: CPU: "No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_clock (clk)"
Warning: CPU: "No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_reset_req (reset_req)"
Warning: CPU: "No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_reset (reset)"
Warning: CPU: "No matching role found for nios2_qsys_0_custom_instruction_master_translator:ci_slave:ci_slave_ipending (ipending)"
Warning: CPU: "No matching role found for nios2_qsys_0_custom_instruction_master_translator:ci_slave:ci_slave_estatus (estatus)"
Warning: CPU: "No matching role found for LCD_0:nios_custom_instruction_slave:iniciar (start)"
Warning: CPU: "No matching role found for LCD_0:nios_custom_instruction_slave:clk_en (clk_en)"
Warning: CPU: "No matching role found for LCD_0:nios_custom_instruction_slave:done (done)"
Info: nios2_qsys_0: Starting RTL generation for module 'CPU_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=CPU_nios2_qsys_0 --dir=C:/Users/mathe/AppData/Local/Temp/alt8239_3075300901247873217.dir/0018_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/mathe/AppData/Local/Temp/alt8239_3075300901247873217.dir/0018_nios2_qsys_0_gen//CPU_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2019.12.09 11:02:31 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2019.12.09 11:02:31 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2019.12.09 11:02:32 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2019.12.09 11:02:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2019.12.09 11:02:32 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2019.12.09 11:02:32 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2019.12.09 11:02:32 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2019.12.09 11:02:32 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2019.12.09 11:02:32 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2019.12.09 11:02:34 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2019.12.09 11:02:34 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2019.12.09 11:02:37 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'CPU_nios2_qsys_0'
Info: nios2_qsys_0: "CPU" instantiated altera_nios2_qsys "nios2_qsys_0"
Error: Generation stopped, 9 or more modules remaining
Info: CPU: Done "CPU" with 11 modules, 11 files, 315584 bytes
Error: ip-generate failed with exit code 1: 1 Error, 8 Warnings
Info: Stopping: Create HDL design files for synthesis
