#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Dec  3 21:20:46 2017
# Process ID: 17468
# Current directory: D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.runs/synth_1
# Command line: vivado.exe -log Stopwatch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Stopwatch.tcl
# Log file: D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.runs/synth_1/Stopwatch.vds
# Journal file: D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Stopwatch.tcl -notrace
Command: synth_design -top Stopwatch -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18460 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 341.035 ; gain = 101.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Stopwatch' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Stopwatch.vhd:44]
INFO: [Synth 8-3491] module 'Stopwatch_Statemachine' declared at 'D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Statemachine.vhd:37' bound to instance 'statemachine' of component 'Stopwatch_Statemachine' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Stopwatch.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Stopwatch_Statemachine' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Statemachine.vhd:45]
WARNING: [Synth 8-614] signal 'CURRENT_STATE' is read in the process but is not in the sensitivity list [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Statemachine.vhd:51]
WARNING: [Synth 8-614] signal 'BTNs' is read in the process but is not in the sensitivity list [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Statemachine.vhd:51]
WARNING: [Synth 8-614] signal 'NEXT_STATE' is read in the process but is not in the sensitivity list [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Statemachine.vhd:51]
WARNING: [Synth 8-614] signal 'CURRENT_STATE' is read in the process but is not in the sensitivity list [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Statemachine.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'Stopwatch_Statemachine' (1#1) [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Statemachine.vhd:45]
INFO: [Synth 8-3491] module 'Binary_Counter' declared at 'D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Binary_Counter.vhd:36' bound to instance 'counter' of component 'Binary_Counter' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Stopwatch.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Binary_Counter' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Binary_Counter.vhd:45]
WARNING: [Synth 8-614] signal 'En' is read in the process but is not in the sensitivity list [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Binary_Counter.vhd:51]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Binary_Counter.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Binary_Counter' (2#1) [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Binary_Counter.vhd:45]
INFO: [Synth 8-3491] module 'Display_Controller' declared at 'D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Display_Controller.vhd:34' bound to instance 'disp_control' of component 'Display_Controller' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Stopwatch.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Display_Controller' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Display_Controller.vhd:44]
INFO: [Synth 8-3491] module 'BCD' declared at 'D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Bin2BCD.vhd:33' bound to instance 'u1' of component 'BCD' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Display_Controller.vhd:89]
INFO: [Synth 8-638] synthesizing module 'BCD' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Bin2BCD.vhd:43]
WARNING: [Synth 8-614] signal 'shift' is read in the process but is not in the sensitivity list [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Bin2BCD.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'BCD' (3#1) [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Bin2BCD.vhd:43]
INFO: [Synth 8-3491] module 'Mux_4' declared at 'D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Mux.vhd:34' bound to instance 'u2' of component 'Mux_4' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Display_Controller.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Mux_4' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Mux.vhd:45]
INFO: [Synth 8-226] default block is never used [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Mux.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Mux_4' (4#1) [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Mux.vhd:45]
INFO: [Synth 8-3491] module 'Bin2Seg' declared at 'D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Bin2Seg.vhd:37' bound to instance 'u3' of component 'Bin2Seg' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Display_Controller.vhd:102]
INFO: [Synth 8-638] synthesizing module 'Bin2Seg' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Bin2Seg.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Bin2Seg' (5#1) [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Bin2Seg.vhd:44]
INFO: [Synth 8-3491] module 'Decoder' declared at 'D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Decoder.vhd:34' bound to instance 'u4' of component 'Decoder' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Display_Controller.vhd:105]
INFO: [Synth 8-638] synthesizing module 'Decoder' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Decoder.vhd:41]
INFO: [Synth 8-226] default block is never used [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Decoder.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (6#1) [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Decoder.vhd:41]
INFO: [Synth 8-3491] module 'Select_Controller' declared at 'D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Select_Controller.vhd:35' bound to instance 'u5' of component 'Select_Controller' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Display_Controller.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Select_Controller' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Select_Controller.vhd:43]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Select_Controller.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Select_Controller' (7#1) [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Select_Controller.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Display_Controller' (8#1) [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Display_Controller.vhd:44]
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Clock_Divider.vhd:34' bound to instance 'clock_div' of component 'Clock_Divider' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Stopwatch.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Clock_Divider.vhd:42]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Clock_Divider.vhd:49]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Clock_Divider.vhd:61]
WARNING: [Synth 8-614] signal 'clk_div_state' is read in the process but is not in the sensitivity list [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Clock_Divider.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (9#1) [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Clock_Divider.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Stopwatch' (10#1) [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Stopwatch.vhd:44]
WARNING: [Synth 8-3331] design Clock_Divider has unconnected port Clk
WARNING: [Synth 8-3331] design Select_Controller has unconnected port Clk
WARNING: [Synth 8-3331] design BCD has unconnected port I[15]
WARNING: [Synth 8-3331] design BCD has unconnected port I[14]
WARNING: [Synth 8-3331] design BCD has unconnected port I[13]
WARNING: [Synth 8-3331] design BCD has unconnected port I[12]
WARNING: [Synth 8-3331] design BCD has unconnected port I[11]
WARNING: [Synth 8-3331] design BCD has unconnected port I[10]
WARNING: [Synth 8-3331] design BCD has unconnected port I[9]
WARNING: [Synth 8-3331] design BCD has unconnected port I[8]
WARNING: [Synth 8-3331] design BCD has unconnected port I[7]
WARNING: [Synth 8-3331] design BCD has unconnected port I[6]
WARNING: [Synth 8-3331] design BCD has unconnected port I[5]
WARNING: [Synth 8-3331] design BCD has unconnected port I[4]
WARNING: [Synth 8-3331] design BCD has unconnected port I[3]
WARNING: [Synth 8-3331] design BCD has unconnected port I[2]
WARNING: [Synth 8-3331] design BCD has unconnected port I[1]
WARNING: [Synth 8-3331] design BCD has unconnected port I[0]
WARNING: [Synth 8-3331] design Binary_Counter has unconnected port clk
WARNING: [Synth 8-3331] design Stopwatch_Statemachine has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 393.375 ; gain = 153.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 393.375 ; gain = 153.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/constrs_1/new/Basys3_Master_Constraints.xdc]
Finished Parsing XDC File [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/constrs_1/new/Basys3_Master_Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/constrs_1/new/Basys3_Master_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 689.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 689.336 ; gain = 449.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 689.336 ; gain = 449.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 689.336 ; gain = 449.918
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "En" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_div_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'counter_reg' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Binary_Counter.vhd:54]
WARNING: [Synth 8-327] inferring latch for variable 'clk_div_state_reg' [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Clock_Divider.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 689.336 ; gain = 449.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Stopwatch_Statemachine 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Binary_Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module Mux_4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Select_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module Clock_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clock_div/clk_div_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Stopwatch has unconnected port Clk
WARNING: [Synth 8-3332] Sequential element (counter/counter_reg[15]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (counter/counter_reg[14]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (counter/counter_reg[13]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (counter/counter_reg[12]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (counter/counter_reg[11]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (counter/counter_reg[10]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (counter/counter_reg[9]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (counter/counter_reg[8]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (counter/counter_reg[7]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (counter/counter_reg[6]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (counter/counter_reg[5]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (counter/counter_reg[4]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (counter/counter_reg[3]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (counter/counter_reg[2]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (counter/counter_reg[1]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (counter/counter_reg[0]) is unused and will be removed from module Stopwatch.
WARNING: [Synth 8-3332] Sequential element (clock_div/clk_div_state_reg) is unused and will be removed from module Stopwatch.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 689.336 ; gain = 449.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 716.129 ; gain = 476.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 716.129 ; gain = 476.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_3/O (GATE_2_4)
     1: i_3/I1 (GATE_2_4)
     2: \disp_control/u5/counter0 /O (INV)
     3: \disp_control/u5/counter0 /I (INV)
     4: i_3/O (GATE_2_4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Stopwatch.vhd:34]
Inferred a: "set_disable_timing -from I1 -to O i_3"
Found timing loop:
     0: i_2/O (GATE_2_4)
     1: i_2/I1 (GATE_2_4)
     2: \disp_control/u5/counter0__0 /O (GATE_2_6_XOR)
     3: \disp_control/u5/counter0__0 /I1 (GATE_2_6_XOR)
     4: i_2/O (GATE_2_4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Stopwatch.vhd:34]
Inferred a: "set_disable_timing -from I1 -to O i_2"
Found timing loop:
     0: i_7/O (LUT2)
     1: i_7/I1 (LUT2)
     2: i_2/O (LUT1)
     3: i_2/I0 (LUT1)
     4: i_7/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Stopwatch.vhd:34]
Inferred a: "set_disable_timing -from I1 -to O i_7"
Found timing loop:
     0: i_6/O (LUT2)
     1: i_6/I1 (LUT2)
     2: i_3/O (LUT2)
     3: i_3/I1 (LUT2)
     4: i_6/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.srcs/sources_1/new/Stopwatch.vhd:34]
Inferred a: "set_disable_timing -from I1 -to O i_6"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 725.660 ; gain = 486.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 725.660 ; gain = 486.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 725.660 ; gain = 486.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 725.660 ; gain = 486.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 725.660 ; gain = 486.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 725.660 ; gain = 486.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 725.660 ; gain = 486.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     5|
|2     |LUT3 |     1|
|3     |IBUF |     1|
|4     |OBUF |    11|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-------------------+------+
|      |Instance       |Module             |Cells |
+------+---------------+-------------------+------+
|1     |top            |                   |    18|
|2     |  disp_control |Display_Controller |     4|
|3     |    u4         |Decoder            |     4|
+------+---------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 725.660 ; gain = 486.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 725.660 ; gain = 190.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 725.660 ; gain = 486.242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 51 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 735.066 ; gain = 508.328
INFO: [Common 17-1381] The checkpoint 'D:/Documents/SourceTree/EE324_Lab7/EE324_Lab7.runs/synth_1/Stopwatch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Stopwatch_utilization_synth.rpt -pb Stopwatch_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 735.066 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec  3 21:21:21 2017...
