INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:10:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 buffer33/dataReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            fork51/control/generateBlocks[19].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        8.342ns  (logic 1.466ns (17.573%)  route 6.876ns (82.427%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2329, unset)         0.508     0.508    buffer33/clk
    SLICE_X16Y186        FDRE                                         r  buffer33/dataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y186        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer33/dataReg_reg[1]/Q
                         net (fo=14, routed)          1.107     1.869    buffer33/control/Memory_reg[0][7][1]
    SLICE_X15Y175        LUT3 (Prop_lut3_I0_O)        0.049     1.918 r  buffer33/control/dataReg[1]_i_1__5/O
                         net (fo=22, routed)          0.697     2.616    buffer33/control/dataReg_reg[1]
    SLICE_X17Y186        LUT5 (Prop_lut5_I3_O)        0.137     2.753 r  buffer33/control/Memory[0][6]_i_2__1/O
                         net (fo=2, routed)           0.226     2.978    buffer33/control/Memory[0][6]_i_2__1_n_0
    SLICE_X17Y186        LUT6 (Prop_lut6_I5_O)        0.129     3.107 r  buffer33/control/dataReg[8]_i_5/O
                         net (fo=5, routed)           0.307     3.414    buffer33/control/outs_reg[6]
    SLICE_X18Y186        LUT4 (Prop_lut4_I0_O)        0.043     3.457 f  buffer33/control/Memory[0][7]_i_1__15/O
                         net (fo=8, routed)           0.334     3.791    buffer33/control/outs_reg[7][7]
    SLICE_X16Y185        LUT2 (Prop_lut2_I1_O)        0.043     3.834 r  buffer33/control/fullReg_i_13/O
                         net (fo=1, routed)           0.000     3.834    cmpi0/S[3]
    SLICE_X16Y185        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.007 r  cmpi0/fullReg_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.007    cmpi0/fullReg_reg_i_8_n_0
    SLICE_X16Y186        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.129 f  cmpi0/fullReg_reg_i_6/CO[0]
                         net (fo=103, routed)         0.405     4.534    cmpi0/result[0]
    SLICE_X14Y179        LUT6 (Prop_lut6_I0_O)        0.127     4.661 r  cmpi0/fullReg_i_5__12/O
                         net (fo=1, routed)           0.482     5.143    buffer205/fifo/cond_br227_falseOut_valid
    SLICE_X5Y179         LUT6 (Prop_lut6_I2_O)        0.043     5.186 r  buffer205/fifo/fullReg_i_3__5/O
                         net (fo=38, routed)          0.474     5.660    fork34/control/generateBlocks[0].regblock/p_1_in
    SLICE_X13Y179        LUT6 (Prop_lut6_I3_O)        0.043     5.703 f  fork34/control/generateBlocks[0].regblock/transmitValue_i_2__44/O
                         net (fo=3, routed)           0.737     6.440    fork13/control/generateBlocks[0].regblock/transmitValue_i_9__0
    SLICE_X12Y200        LUT6 (Prop_lut6_I5_O)        0.043     6.483 f  fork13/control/generateBlocks[0].regblock/transmitValue_i_13__1/O
                         net (fo=1, routed)           0.437     6.920    fork7/control/generateBlocks[0].regblock/transmitValue_i_5__10
    SLICE_X16Y194        LUT6 (Prop_lut6_I1_O)        0.043     6.963 f  fork7/control/generateBlocks[0].regblock/transmitValue_i_9__0/O
                         net (fo=2, routed)           0.491     7.454    fork51/control/generateBlocks[32].regblock/transmitValue_i_3__27_0
    SLICE_X17Y190        LUT6 (Prop_lut6_I0_O)        0.043     7.497 r  fork51/control/generateBlocks[32].regblock/transmitValue_i_5__3/O
                         net (fo=1, routed)           0.302     7.799    fork51/control/generateBlocks[32].regblock/cmpi0_result_ready
    SLICE_X17Y193        LUT2 (Prop_lut2_I0_O)        0.048     7.847 r  fork51/control/generateBlocks[32].regblock/transmitValue_i_3__27/O
                         net (fo=34, routed)          0.585     8.432    fork51/control/generateBlocks[19].regblock/transmitValue_reg_2
    SLICE_X23Y184        LUT4 (Prop_lut4_I3_O)        0.126     8.558 r  fork51/control/generateBlocks[19].regblock/transmitValue_i_1__39/O
                         net (fo=1, routed)           0.292     8.850    fork51/control/generateBlocks[19].regblock/transmitValue_i_1__39_n_0
    SLICE_X22Y184        FDSE                                         r  fork51/control/generateBlocks[19].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=2329, unset)         0.483    10.183    fork51/control/generateBlocks[19].regblock/clk
    SLICE_X22Y184        FDSE                                         r  fork51/control/generateBlocks[19].regblock/transmitValue_reg/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
    SLICE_X22Y184        FDSE (Setup_fdse_C_D)        0.000    10.147    fork51/control/generateBlocks[19].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                         10.147    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  1.297    




