-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod8_layer1_weights_5 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "10111110110001110000001101100111", 
    1 => "10111111011001000011111100010001", 
    2 => "10111110011011001101110101000101", 
    3 => "10111111010001010100111100001101", 
    4 => "00111110001100110001010011110000", 
    5 => "00111111010100011100101000000001", 
    6 => "00111111001001010001111100010100", 
    7 => "10111110111100111001000001101111", 
    8 => "10111111010011001011111111010010", 
    9 => "10111111100010101010111111010101", 
    10 => "10111110111011111011011111110010", 
    11 => "00111111100000011000101110001101", 
    12 => "00111110011100000100000011111010", 
    13 => "10111110110010000011110010011110", 
    14 => "10111110101100110001011011110111", 
    15 => "10111110010100011000111101101111", 
    16 => "10111110001011011000101000111101", 
    17 => "00111110110110001100000101001001", 
    18 => "10111110100011110010101101100000", 
    19 => "11000000000001000101110100011110", 
    20 => "00111101100100100110110000001100", 
    21 => "00111110111100010001100110010000", 
    22 => "00111101110000011011100110000110", 
    23 => "00111110111101101100011100000010", 
    24 => "00111111000011000110100111110011", 
    25 => "00111111000000111001011010001011", 
    26 => "10111101101000011001100110111011", 
    27 => "00111110101000110111101011000010", 
    28 => "00111111001010110100111101110111", 
    29 => "11000000100101000000001110001101", 
    30 => "00111111101000010010011001001100", 
    31 => "10111110010011111101000110011010", 
    32 => "00111110101110000000100011111011", 
    33 => "00111110001000011010111000111111", 
    34 => "10111111001000000011110000001100", 
    35 => "10111110000011111001101100100110", 
    36 => "00111101110011111001101001011110", 
    37 => "00111101111101010010100000000101", 
    38 => "00111110100111001100010011011110", 
    39 => "11000000010010111111000011001111", 
    40 => "10111101100010111000111001101101", 
    41 => "10111111111111110001101000100100", 
    42 => "10111111110011101001001100101110", 
    43 => "10111111101011100011100100001101", 
    44 => "10111111001101011011011100101001", 
    45 => "00111110101000100001000101110101", 
    46 => "10111101100111110110110101010111", 
    47 => "00111101000001001010011110010111", 
    48 => "10111110110101100001011100011110", 
    49 => "10111110101000111001100110011111", 
    50 => "00111111101111111011001011101001", 
    51 => "00111110001100011001011011010110", 
    52 => "00111110101011110110111011111111", 
    53 => "00111110101111011001111111111111", 
    54 => "00111111001000000110110111011000", 
    55 => "00111110000010101111111011011000", 
    56 => "00111101110000111110000011100000", 
    57 => "10111101100101111010100111010011", 
    58 => "10111101110001101001101110100111", 
    59 => "10111111001000000100000101101100", 
    60 => "00111111101110110101111010101110", 
    61 => "00111110100101010101011101101000", 
    62 => "00111111010100010101011001001111", 
    63 => "00111101001100110001010110011110", 
    64 => "00111110001111111111001111111010", 
    65 => "10111101011111110101010101010001", 
    66 => "10111101000010001001000011110011", 
    67 => "10111110010010000001100110010000", 
    68 => "10111110000000111111001010101011", 
    69 => "00111111100101100001101011011101", 
    70 => "10111100110010101100100100001101", 
    71 => "00111110111110000110111110101001", 
    72 => "00111101011101010101001110101111", 
    73 => "10111101111010001100110011000100", 
    74 => "00111100110010111100100010000111", 
    75 => "00111100101110100001110100110111", 
    76 => "10111100001100101001010111001011", 
    77 => "00111110110001111111100011110101", 
    78 => "10111111001100101101110110111100", 
    79 => "00111111100010001001100000001101", 
    80 => "00111111001001111010100111011110", 
    81 => "10111110000011000011011101111100", 
    82 => "10111110100001101111110100010001", 
    83 => "10111110110011001001010101101111", 
    84 => "10111100111011001101101100011000", 
    85 => "10111101010111001010000000100111", 
    86 => "10111110110111111100111011011110", 
    87 => "10111111000000101110010111011101", 
    88 => "10111110000101110010100010010001", 
    89 => "00111101001001001001010010110111", 
    90 => "10111101101001111100000010011111", 
    91 => "10111111000101001100111010011001", 
    92 => "00111111001010011001010011010110", 
    93 => "00111111000110010011111100100010", 
    94 => "00111110010100111111011100000001", 
    95 => "00111110001001001011001000101001", 
    96 => "10111111001110101010111010011110", 
    97 => "11000000001001101001100000110100", 
    98 => "11000000010101101110010101101011", 
    99 => "00111101011110100011011111100011" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

