
---------- Begin Simulation Statistics ----------
simSeconds                                   0.069255                       # Number of seconds simulated (Second)
simTicks                                  69254655750                       # Number of ticks simulated (Tick)
finalTick                                 69254655750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    469.95                       # Real time elapsed on the host (Second)
hostTickRate                                147366016                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2298088                       # Number of bytes of host memory used (Byte)
simInsts                                    190373336                       # Number of instructions simulated (Count)
simOps                                      192159498                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   405093                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     408893                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks (Tick)
system.cpu_cluster.cpus.numCycles           277018623                       # Number of cpu cycles simulated (Cycle)
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.cpu_cluster.cpus.numInsts            190373336                       # Number of instructions committed (Count)
system.cpu_cluster.cpus.numOps              192159498                       # Number of ops (including micro ops) committed (Count)
system.cpu_cluster.cpus.numDiscardedOps       7565718                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu_cluster.cpus.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu_cluster.cpus.cpi                  1.455134                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu_cluster.cpus.ipc                  0.687222                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu_cluster.cpus.committedInstType_0::No_OpClass          419      0.00%      0.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::IntAlu     90054338     46.86%     46.86% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::IntMult      1500503      0.78%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::IntDiv            2      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatAdd            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatCmp            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatCvt            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMult            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMultAcc            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatDiv            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMisc            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatSqrt            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAdd          415      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAddAcc            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAlu          810      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdCmp          812      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdCvt            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdMisc          610      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdMult            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdMultAcc            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdShift            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdShiftAcc            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdDiv            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSqrt            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatAdd            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatAlu            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatCmp            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatCvt            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatDiv            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatMisc            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatMult            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatMultAcc            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatSqrt            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdReduceAdd            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdReduceAlu            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdReduceCmp            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatReduceAdd            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdFloatReduceCmp            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAes            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdAesMix            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSha1Hash            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSha1Hash2            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSha256Hash            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdSha256Hash2            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdShaSigma2            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdShaSigma3            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::SimdPredAlu            0      0.00%     47.65% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::MemRead     82275993     42.82%     90.46% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::MemWrite     18325596      9.54%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu_cluster.cpus.committedInstType_0::total    192159498                       # Class of committed instruction (Count)
system.cpu_cluster.cpus.branchPred.lookups     25605925                       # Number of BP lookups (Count)
system.cpu_cluster.cpus.branchPred.condPredicted     19848911                       # Number of conditional branches predicted (Count)
system.cpu_cluster.cpus.branchPred.condIncorrect      3588993                       # Number of conditional branches incorrect (Count)
system.cpu_cluster.cpus.branchPred.BTBLookups     15560824                       # Number of BTB lookups (Count)
system.cpu_cluster.cpus.branchPred.BTBHits     15554397                       # Number of BTB hits (Count)
system.cpu_cluster.cpus.branchPred.BTBHitRatio     0.999587                       # BTB Hit Ratio (Ratio)
system.cpu_cluster.cpus.branchPred.RASUsed      1262295                       # Number of times the RAS was used to get a target. (Count)
system.cpu_cluster.cpus.branchPred.RASIncorrect        16720                       # Number of incorrect RAS predictions. (Count)
system.cpu_cluster.cpus.branchPred.indirectLookups          941                       # Number of indirect predictor lookups. (Count)
system.cpu_cluster.cpus.branchPred.indirectHits          585                       # Number of indirect target hits. (Count)
system.cpu_cluster.cpus.branchPred.indirectMisses          356                       # Number of indirect misses. (Count)
system.cpu_cluster.cpus.branchPred.indirectMispredicted           70                       # Number of mispredicted indirect branches. (Count)
system.cpu_cluster.cpus.dcache.demandHits::cpu_cluster.cpus.data     98988391                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.demandHits::total     98988391                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::cpu_cluster.cpus.data     98988596                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.overallHits::total     98988596                       # number of overall hits (Count)
system.cpu_cluster.cpus.dcache.demandMisses::cpu_cluster.cpus.data         1634                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.demandMisses::total         1634                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::cpu_cluster.cpus.data         1636                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.overallMisses::total         1636                       # number of overall misses (Count)
system.cpu_cluster.cpus.dcache.demandMissLatency::cpu_cluster.cpus.data     74675000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMissLatency::total     74675000                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::cpu_cluster.cpus.data     74675000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMissLatency::total     74675000                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandAccesses::cpu_cluster.cpus.data     98990025                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandAccesses::total     98990025                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::cpu_cluster.cpus.data     98990232                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.overallAccesses::total     98990232                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.dcache.demandMissRate::cpu_cluster.cpus.data     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMissRate::total     0.000017                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::cpu_cluster.cpus.data     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMissRate::total     0.000017                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::cpu_cluster.cpus.data 45700.734394                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.demandAvgMissLatency::total 45700.734394                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::cpu_cluster.cpus.data 45644.865526                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMissLatency::total 45644.865526                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.dcache.writebacks::writebacks          621                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.writebacks::total          621                       # number of writebacks (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::cpu_cluster.cpus.data          525                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrHits::total          525                       # number of demand (read+write) MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::cpu_cluster.cpus.data          525                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.overallMshrHits::total          525                       # number of overall MSHR hits (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::cpu_cluster.cpus.data         1109                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMisses::total         1109                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.data         1111                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.overallMshrMisses::total         1130                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::cpu_cluster.cpus.data     46650750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissLatency::total     46650750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.data     46839750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      1552730                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.overallMshrMissLatency::total     48392480                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::cpu_cluster.cpus.data     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandMshrMissRate::total     0.000011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.data     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.overallMshrMissRate::total     0.000011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus.data 42065.599639                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.demandAvgMshrMissLatency::total 42065.599639                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.data 42159.990999                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 81722.631579                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.overallAvgMshrMissLatency::total 42825.203540                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.dcache.replacements          668                       # number of replacements (Count)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::samples         1635                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::mean 45675.382263                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::gmean 22291.749767                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::stdev 40834.861789                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::0-32767          678     41.47%     41.47% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::32768-65535          277     16.94%     58.41% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::65536-98303          579     35.41%     93.82% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::98304-131071           64      3.91%     97.74% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::131072-163839            4      0.24%     97.98% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::163840-196607           30      1.83%     99.82% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::196608-229375            0      0.00%     99.82% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::229376-262143            0      0.00%     99.82% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::262144-294911            1      0.06%     99.88% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::294912-327679            0      0.00%     99.88% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::327680-360447            2      0.12%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::360448-393215            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::393216-425983            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::425984-458751            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::458752-491519            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::491520-524287            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.missLatencyHistogram::total         1635                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMisses::total           19                       # number of HardPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      1552730                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissLatency::total      1552730                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.HardPFReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 81722.631579                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.HardPFReq.avgMshrMissLatency::total 81722.631579                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::cpu_cluster.cpus.data            4                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.hits::total            4                       # number of LoadLockedReq hits (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::cpu_cluster.cpus.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::cpu_cluster.cpus.data     80664404                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.hits::total     80664404                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::cpu_cluster.cpus.data          236                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.misses::total          236                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::cpu_cluster.cpus.data      9874000                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.missLatency::total      9874000                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::cpu_cluster.cpus.data     80664640                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.accesses::total     80664640                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::cpu_cluster.cpus.data     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.missRate::total     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus.data 41838.983051                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMissLatency::total 41838.983051                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::cpu_cluster.cpus.data            8                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrHits::total            8                       # number of ReadReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::cpu_cluster.cpus.data          228                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMisses::total          228                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus.data      9274250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissLatency::total      9274250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus.data     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.data 40676.535088                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.ReadReq.avgMshrMissLatency::total 40676.535088                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::cpu_cluster.cpus.data          205                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.hits::total          205                       # number of SoftPFReq hits (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::cpu_cluster.cpus.data            2                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.misses::total            2                       # number of SoftPFReq misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::cpu_cluster.cpus.data          207                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.accesses::total          207                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::cpu_cluster.cpus.data     0.009662                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.missRate::total     0.009662                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus.data       189000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissLatency::total       189000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus.data     0.009662                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.mshrMissRate::total     0.009662                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus.data        94500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SoftPFReq.avgMshrMissLatency::total        94500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::cpu_cluster.cpus.data            4                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::cpu_cluster.cpus.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SwapReq.hits::cpu_cluster.cpus.data          211                       # number of SwapReq hits (Count)
system.cpu_cluster.cpus.dcache.SwapReq.hits::total          211                       # number of SwapReq hits (Count)
system.cpu_cluster.cpus.dcache.SwapReq.misses::cpu_cluster.cpus.data            1                       # number of SwapReq misses (Count)
system.cpu_cluster.cpus.dcache.SwapReq.misses::total            1                       # number of SwapReq misses (Count)
system.cpu_cluster.cpus.dcache.SwapReq.missLatency::cpu_cluster.cpus.data         4250                       # number of SwapReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SwapReq.missLatency::total         4250                       # number of SwapReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SwapReq.accesses::cpu_cluster.cpus.data          212                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SwapReq.accesses::total          212                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.SwapReq.missRate::cpu_cluster.cpus.data     0.004717                       # miss rate for SwapReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SwapReq.missRate::total     0.004717                       # miss rate for SwapReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus.data         4250                       # average SwapReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SwapReq.avgMissLatency::total         4250                       # average SwapReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SwapReq.mshrMisses::cpu_cluster.cpus.data            1                       # number of SwapReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus.data         4000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SwapReq.mshrMissLatency::total         4000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus.data     0.004717                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SwapReq.mshrMissRate::total     0.004717                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus.data         4000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.SwapReq.avgMshrMissLatency::total         4000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::cpu_cluster.cpus.data            7                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.misses::total            7                       # number of WriteLineReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::cpu_cluster.cpus.data       465500                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.missLatency::total       465500                       # number of WriteLineReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::cpu_cluster.cpus.data            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.accesses::total            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus.data        66500                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMissLatency::total        66500                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus.data            4                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrHits::total            4                       # number of WriteLineReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMisses::total            3                       # number of WriteLineReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus.data        95750                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissLatency::total        95750                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus.data     0.428571                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.mshrMissRate::total     0.428571                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus.data 31916.666667                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteLineReq.avgMshrMissLatency::total 31916.666667                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.hits::cpu_cluster.cpus.data     18323987                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.hits::total     18323987                       # number of WriteReq hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::cpu_cluster.cpus.data         1391                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.misses::total         1391                       # number of WriteReq misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::cpu_cluster.cpus.data     64335500                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.missLatency::total     64335500                       # number of WriteReq miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::cpu_cluster.cpus.data     18325378                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.accesses::total     18325378                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::cpu_cluster.cpus.data     0.000076                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.missRate::total     0.000076                       # miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus.data 46251.258088                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMissLatency::total 46251.258088                       # average WriteReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::cpu_cluster.cpus.data          513                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrHits::total          513                       # number of WriteReq MSHR hits (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::cpu_cluster.cpus.data          878                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMisses::total          878                       # number of WriteReq MSHR misses (Count)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus.data     37280750                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissLatency::total     37280750                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus.data     0.000048                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.mshrMissRate::total     0.000048                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus.data 42460.990888                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.WriteReq.avgMshrMissLatency::total 42460.990888                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.prefetcher.demandMshrMisses         1109                       # demands not covered by prefetchs (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfIssued           40                       # number of hwpf issued (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUnused            6                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUseful           10                       # number of useful prefetch (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu_cluster.cpus.dcache.prefetcher.accuracy     0.250000                       # accuracy of the prefetcher (Count)
system.cpu_cluster.cpus.dcache.prefetcher.coverage     0.008937                       # coverage brought by this prefetcher (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInCache           21                       # number of prefetches hitting in cache (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfLate           21                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfIdentified           52                       # number of prefetch candidates identified (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfBufferHit            8                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu_cluster.cpus.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu_cluster.cpus.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.dcache.tags.tagsInUse   456.915257                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.dcache.tags.totalRefs     98989946                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.sampledRefs         1131                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.dcache.tags.avgRefs 87524.267020                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.dcache.tags.warmupTick       180750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.data   454.232893                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.occupancies::cpu_cluster.cpus.dcache.prefetcher     2.682364                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.data     0.887174                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::cpu_cluster.cpus.dcache.prefetcher     0.005239                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.avgOccs::total     0.892413                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1022            8                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.occupanciesTaskId::1024          455                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1022::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1022::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::0           23                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ageTaskId_1024::4          428                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1022     0.015625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.ratioOccsTaskId::1024     0.888672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.dcache.tags.tagAccesses    395962939                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.dcache.tags.dataAccesses    395962939                       # Number of data accesses (Count)
system.cpu_cluster.cpus.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.fetch2.intInstructions     99362279                       # Number of integer instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.vecInstructions         4159                       # Number of SIMD instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.loadInstructions    117080180                       # Number of memory load instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.storeInstructions     23348852                       # Number of memory store instructions successfully decoded (Count)
system.cpu_cluster.cpus.fetch2.amoInstructions          216                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu_cluster.cpus.icache.demandHits::cpu_cluster.cpus.inst     71039184                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.demandHits::total     71039184                       # number of demand (read+write) hits (Count)
system.cpu_cluster.cpus.icache.overallHits::cpu_cluster.cpus.inst     71039184                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.overallHits::total     71039184                       # number of overall hits (Count)
system.cpu_cluster.cpus.icache.demandMisses::cpu_cluster.cpus.inst          579                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.demandMisses::total          579                       # number of demand (read+write) misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::cpu_cluster.cpus.inst          579                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.overallMisses::total          579                       # number of overall misses (Count)
system.cpu_cluster.cpus.icache.demandMissLatency::cpu_cluster.cpus.inst     44215250                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMissLatency::total     44215250                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::cpu_cluster.cpus.inst     44215250                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMissLatency::total     44215250                       # number of overall miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandAccesses::cpu_cluster.cpus.inst     71039763                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandAccesses::total     71039763                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::cpu_cluster.cpus.inst     71039763                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.overallAccesses::total     71039763                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.cpus.icache.demandMissRate::cpu_cluster.cpus.inst     0.000008                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMissRate::total     0.000008                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::cpu_cluster.cpus.inst     0.000008                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMissRate::total     0.000008                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMissLatency::cpu_cluster.cpus.inst 76364.853195                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.demandAvgMissLatency::total 76364.853195                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::cpu_cluster.cpus.inst 76364.853195                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.overallAvgMissLatency::total 76364.853195                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.cpus.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.cpus.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.cpus.icache.demandMshrMisses::cpu_cluster.cpus.inst          579                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMisses::total          579                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::cpu_cluster.cpus.inst          579                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.overallMshrMisses::total          579                       # number of overall MSHR misses (Count)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::cpu_cluster.cpus.inst     44070750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissLatency::total     44070750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::cpu_cluster.cpus.inst     44070750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.overallMshrMissLatency::total     44070750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.demandMshrMissRate::cpu_cluster.cpus.inst     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.demandMshrMissRate::total     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::cpu_cluster.cpus.inst     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.overallMshrMissRate::total     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 76115.284974                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.demandAvgMshrMissLatency::total 76115.284974                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 76115.284974                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.overallAvgMshrMissLatency::total 76115.284974                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.cpus.icache.replacements          170                       # number of replacements (Count)
system.cpu_cluster.cpus.icache.missLatencyHistogram::samples          578                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::mean 76496.972318                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::gmean 66867.741741                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::stdev 31305.223157                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::0-32767           33      5.71%      5.71% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::32768-65535            0      0.00%      5.71% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::65536-98303          493     85.29%     91.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::98304-131071           45      7.79%     98.79% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::131072-163839            1      0.17%     98.96% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::163840-196607            0      0.00%     98.96% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::196608-229375            0      0.00%     98.96% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::229376-262143            0      0.00%     98.96% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::262144-294911            2      0.35%     99.31% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::294912-327679            2      0.35%     99.65% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::327680-360447            1      0.17%     99.83% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::360448-393215            1      0.17%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::393216-425983            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::425984-458751            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::458752-491519            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::491520-524287            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.missLatencyHistogram::total          578                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.cpus.icache.ReadReq.hits::cpu_cluster.cpus.inst     71039184                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.hits::total     71039184                       # number of ReadReq hits (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::cpu_cluster.cpus.inst          579                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.misses::total          579                       # number of ReadReq misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::cpu_cluster.cpus.inst     44215250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.missLatency::total     44215250                       # number of ReadReq miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.accesses::cpu_cluster.cpus.inst     71039763                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.accesses::total     71039763                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu_cluster.cpus.icache.ReadReq.missRate::cpu_cluster.cpus.inst     0.000008                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.missRate::total     0.000008                       # miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::cpu_cluster.cpus.inst 76364.853195                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMissLatency::total 76364.853195                       # average ReadReq miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::cpu_cluster.cpus.inst          579                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMisses::total          579                       # number of ReadReq MSHR misses (Count)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus.inst     44070750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissLatency::total     44070750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::cpu_cluster.cpus.inst     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.mshrMissRate::total     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus.inst 76115.284974                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.ReadReq.avgMshrMissLatency::total 76115.284974                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu_cluster.cpus.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.icache.tags.tagsInUse   371.143156                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.cpus.icache.tags.totalRefs     71039762                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.sampledRefs          578                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.cpus.icache.tags.avgRefs 122906.162630                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.cpus.icache.tags.warmupTick        87750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.cpus.icache.tags.occupancies::cpu_cluster.cpus.inst   371.143156                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::cpu_cluster.cpus.inst     0.724889                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.avgOccs::total     0.724889                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.cpus.icache.tags.occupanciesTaskId::1024          408                       # Occupied blocks per task id (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ageTaskId_1024::4          330                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.cpus.icache.tags.ratioOccsTaskId::1024     0.796875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.cpus.icache.tags.tagAccesses    142080104                       # Number of tag accesses (Count)
system.cpu_cluster.cpus.icache.tags.dataAccesses    142080104                       # Number of data accesses (Count)
system.cpu_cluster.cpus.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.alignFaults             0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu_cluster.cpus.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
system.cpu_cluster.cpus.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu_cluster.cpus.mmu.permsFaults             0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu_cluster.cpus.mmu.dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.dtb.inserts             0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.dtb.hits                0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.dtb.misses              0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.itb.inserts             0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.itb.hits                0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.itb.misses              0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu_cluster.cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.power_state.pwrStateResidencyTicks::ON  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.cpus.thread_0.numInsts    190373336                       # Number of Instructions committed (Count)
system.cpu_cluster.cpus.thread_0.numOps     192159498                       # Number of Ops committed (Count)
system.cpu_cluster.cpus.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.cpu_cluster.cpus.workload.numSyscalls           11                       # Number of system calls (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.inst           33                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::cpu_cluster.cpus.data          569                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.demandHits::total           602                       # number of demand (read+write) hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.inst           33                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::cpu_cluster.cpus.data          569                       # number of overall hits (Count)
system.cpu_cluster.l2.overallHits::total          602                       # number of overall hits (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.inst          546                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.data          540                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.demandMisses::total         1105                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.inst          546                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.data          540                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of overall misses (Count)
system.cpu_cluster.l2.overallMisses::total         1105                       # number of overall misses (Count)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.inst     43665750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.data     44199750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus.dcache.prefetcher      1547233                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.demandMissLatency::total     89412733                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.inst     43665750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.data     44199750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus.dcache.prefetcher      1547233                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.overallMissLatency::total     89412733                       # number of overall miss ticks (Tick)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.inst          579                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.data         1109                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.demandAccesses::total         1707                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.inst          579                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.data         1109                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.overallAccesses::total         1707                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.inst     0.943005                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.data     0.486925                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.demandMissRate::total     0.647335                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.inst     0.943005                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.data     0.486925                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.overallMissRate::total     0.647335                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.inst 79973.901099                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.data 81851.388889                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher 81433.315789                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMissLatency::total 80916.500452                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.inst 79973.901099                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.data 81851.388889                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher 81433.315789                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMissLatency::total 80916.500452                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.inst          546                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.data          540                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMisses::total         1105                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.inst          546                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.data          540                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.overallMshrMisses::total         1105                       # number of overall MSHR misses (Count)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.inst     42984500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.data     43524750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      1523483                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissLatency::total     88032733                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.inst     42984500                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.data     43524750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      1523483                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.overallMshrMissLatency::total     88032733                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.inst     0.943005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.data     0.486925                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.demandMshrMissRate::total     0.647335                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.inst     0.943005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.data     0.486925                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.overallMshrMissRate::total     0.647335                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 78726.190476                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.data 80601.388889                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 80183.315789                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.demandAvgMshrMissLatency::total 79667.631674                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 78726.190476                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.data 80601.388889                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 80183.315789                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.overallAvgMshrMissLatency::total 79667.631674                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l2.replacements                  0                       # number of replacements (Count)
system.cpu_cluster.l2.missLatencyHistogram::samples         1104                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::mean 80989.794384                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::gmean 78985.360237                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::stdev 25699.018682                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::0-32767            0      0.00%      0.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::32768-65535            0      0.00%      0.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::65536-98303          984     89.13%     89.13% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::98304-131071           94      8.51%     97.64% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::131072-163839            2      0.18%     97.83% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::163840-196607           16      1.45%     99.28% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::196608-229375            0      0.00%     99.28% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::229376-262143            0      0.00%     99.28% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::262144-294911            3      0.27%     99.55% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::294912-327679            2      0.18%     99.73% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::327680-360447            3      0.27%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::360448-393215            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::393216-425983            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::425984-458751            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::458752-491519            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::491520-524287            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.missLatencyHistogram::total         1104                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus.data            3                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.misses::total            3                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.accesses::total            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data        90500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total        90500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 30166.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 30166.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus.data          443                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.hits::total          443                       # number of ReadExReq hits (Count)
system.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus.data          436                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.misses::total          436                       # number of ReadExReq misses (Count)
system.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus.data     35293750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.missLatency::total     35293750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus.data          879                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.accesses::total          879                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus.data     0.496018                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.missRate::total     0.496018                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 80948.967890                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMissLatency::total 80948.967890                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus.data          436                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMisses::total          436                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data     34748750                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissLatency::total     34748750                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus.data     0.496018                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.496018                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 79698.967890                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 79698.967890                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.inst           33                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus.data          126                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.hits::total          159                       # number of ReadSharedReq hits (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.inst          546                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.data          104                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.misses::total          669                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.inst     43665750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.data      8906000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus.dcache.prefetcher      1547233                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.missLatency::total     54118983                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.inst          579                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.data          230                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.accesses::total          828                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.inst     0.943005                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.data     0.452174                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.missRate::total     0.807971                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.inst 79973.901099                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 85634.615385                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.dcache.prefetcher 81433.315789                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 80895.340807                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.inst          546                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data          104                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMisses::total          669                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.inst     42984500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data      8776000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      1523483                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total     53283983                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.inst     0.943005                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data     0.452174                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.807971                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.inst 78726.190476                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 84384.615385                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 80183.315789                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 79647.209268                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l2.WritebackDirty.hits::writebacks          621                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.hits::total          621                       # number of WritebackDirty hits (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::writebacks          621                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.WritebackDirty.accesses::total          621                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l2.tags.tagsInUse      1013.876698                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l2.tags.totalRefs             2543                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.sampledRefs           1107                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l2.tags.avgRefs           2.297200                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l2.tags.warmupTick           86250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l2.tags.occupancies::writebacks     2.995477                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.inst   471.507193                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.data   526.257847                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus.dcache.prefetcher    13.116181                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l2.tags.avgOccs::writebacks     0.000183                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.inst     0.028779                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.data     0.032120                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus.dcache.prefetcher     0.000801                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.avgOccs::total     0.061882                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l2.tags.occupanciesTaskId::1022           19                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.occupanciesTaskId::1024         1088                       # Occupied blocks per task id (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1022::4           15                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::0           83                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ageTaskId_1024::4         1005                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.001160                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.066406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l2.tags.tagAccesses          41859                       # Number of tag accesses (Count)
system.cpu_cluster.l2.tags.dataAccesses         41859                       # Number of data accesses (Count)
system.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l3.demandMisses::cpu_cluster.cpus.inst          545                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l3.demandMisses::cpu_cluster.cpus.data          540                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l3.demandMisses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l3.demandMisses::total         1104                       # number of demand (read+write) misses (Count)
system.cpu_cluster.l3.overallMisses::cpu_cluster.cpus.inst          545                       # number of overall misses (Count)
system.cpu_cluster.l3.overallMisses::cpu_cluster.cpus.data          540                       # number of overall misses (Count)
system.cpu_cluster.l3.overallMisses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of overall misses (Count)
system.cpu_cluster.l3.overallMisses::total         1104                       # number of overall misses (Count)
system.cpu_cluster.l3.demandMissLatency::cpu_cluster.cpus.inst     40940750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l3.demandMissLatency::cpu_cluster.cpus.data     41499750                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l3.demandMissLatency::cpu_cluster.cpus.dcache.prefetcher      1444267                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l3.demandMissLatency::total     83884767                       # number of demand (read+write) miss ticks (Tick)
system.cpu_cluster.l3.overallMissLatency::cpu_cluster.cpus.inst     40940750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l3.overallMissLatency::cpu_cluster.cpus.data     41499750                       # number of overall miss ticks (Tick)
system.cpu_cluster.l3.overallMissLatency::cpu_cluster.cpus.dcache.prefetcher      1444267                       # number of overall miss ticks (Tick)
system.cpu_cluster.l3.overallMissLatency::total     83884767                       # number of overall miss ticks (Tick)
system.cpu_cluster.l3.demandAccesses::cpu_cluster.cpus.inst          545                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l3.demandAccesses::cpu_cluster.cpus.data          540                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l3.demandAccesses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l3.demandAccesses::total         1104                       # number of demand (read+write) accesses (Count)
system.cpu_cluster.l3.overallAccesses::cpu_cluster.cpus.inst          545                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l3.overallAccesses::cpu_cluster.cpus.data          540                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l3.overallAccesses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l3.overallAccesses::total         1104                       # number of overall (read+write) accesses (Count)
system.cpu_cluster.l3.demandMissRate::cpu_cluster.cpus.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l3.demandMissRate::cpu_cluster.cpus.data            1                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l3.demandMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l3.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu_cluster.l3.overallMissRate::cpu_cluster.cpus.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l3.overallMissRate::cpu_cluster.cpus.data            1                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l3.overallMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l3.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu_cluster.l3.demandAvgMissLatency::cpu_cluster.cpus.inst 75120.642202                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMissLatency::cpu_cluster.cpus.data 76851.388889                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher 76014.052632                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMissLatency::total 75982.578804                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMissLatency::cpu_cluster.cpus.inst 75120.642202                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMissLatency::cpu_cluster.cpus.data 76851.388889                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMissLatency::cpu_cluster.cpus.dcache.prefetcher 76014.052632                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMissLatency::total 75982.578804                       # average overall miss latency ((Cycle/Count))
system.cpu_cluster.l3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu_cluster.l3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu_cluster.l3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu_cluster.l3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu_cluster.l3.demandMshrMisses::cpu_cluster.cpus.inst          545                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l3.demandMshrMisses::cpu_cluster.cpus.data          540                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l3.demandMshrMisses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l3.demandMshrMisses::total         1104                       # number of demand (read+write) MSHR misses (Count)
system.cpu_cluster.l3.overallMshrMisses::cpu_cluster.cpus.inst          545                       # number of overall MSHR misses (Count)
system.cpu_cluster.l3.overallMshrMisses::cpu_cluster.cpus.data          540                       # number of overall MSHR misses (Count)
system.cpu_cluster.l3.overallMshrMisses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of overall MSHR misses (Count)
system.cpu_cluster.l3.overallMshrMisses::total         1104                       # number of overall MSHR misses (Count)
system.cpu_cluster.l3.demandMshrMissLatency::cpu_cluster.cpus.inst     38215750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l3.demandMshrMissLatency::cpu_cluster.cpus.data     38799750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l3.demandMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      1349267                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l3.demandMshrMissLatency::total     78364767                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu_cluster.l3.overallMshrMissLatency::cpu_cluster.cpus.inst     38215750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l3.overallMshrMissLatency::cpu_cluster.cpus.data     38799750                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l3.overallMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      1349267                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l3.overallMshrMissLatency::total     78364767                       # number of overall MSHR miss ticks (Tick)
system.cpu_cluster.l3.demandMshrMissRate::cpu_cluster.cpus.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l3.demandMshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l3.demandMshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l3.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu_cluster.l3.overallMshrMissRate::cpu_cluster.cpus.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l3.overallMshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l3.overallMshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l3.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu_cluster.l3.demandAvgMshrMissLatency::cpu_cluster.cpus.inst 70120.642202                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMshrMissLatency::cpu_cluster.cpus.data 71851.388889                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 71014.052632                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.demandAvgMshrMissLatency::total 70982.578804                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMshrMissLatency::cpu_cluster.cpus.inst 70120.642202                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMshrMissLatency::cpu_cluster.cpus.data 71851.388889                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 71014.052632                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.overallAvgMshrMissLatency::total 70982.578804                       # average overall mshr miss latency ((Cycle/Count))
system.cpu_cluster.l3.replacements                  0                       # number of replacements (Count)
system.cpu_cluster.l3.missLatencyHistogram::samples         1104                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::mean 75982.578804                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::gmean 73901.416348                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::stdev 25699.075761                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::0-32767            0      0.00%      0.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::32768-65535            0      0.00%      0.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::65536-98303         1062     96.20%     96.20% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::98304-131071           16      1.45%     97.64% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::131072-163839            2      0.18%     97.83% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::163840-196607           16      1.45%     99.28% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::196608-229375            0      0.00%     99.28% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::229376-262143            1      0.09%     99.37% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::262144-294911            2      0.18%     99.55% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::294912-327679            2      0.18%     99.73% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::327680-360447            3      0.27%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::360448-393215            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::393216-425983            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::425984-458751            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::458752-491519            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::491520-524287            0      0.00%    100.00% # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.missLatencyHistogram::total         1104                       # Ticks for misses to the cache (Tick)
system.cpu_cluster.l3.InvalidateReq.misses::cpu_cluster.cpus.data            3                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l3.InvalidateReq.misses::total            3                       # number of InvalidateReq misses (Count)
system.cpu_cluster.l3.InvalidateReq.accesses::cpu_cluster.cpus.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.InvalidateReq.accesses::total            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.InvalidateReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l3.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l3.InvalidateReq.mshrMisses::cpu_cluster.cpus.data            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l3.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu_cluster.l3.InvalidateReq.mshrMissLatency::cpu_cluster.cpus.data        64250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.InvalidateReq.mshrMissLatency::total        64250                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.InvalidateReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l3.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu_cluster.l3.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus.data 21416.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.InvalidateReq.avgMshrMissLatency::total 21416.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadExReq.misses::cpu_cluster.cpus.data          436                       # number of ReadExReq misses (Count)
system.cpu_cluster.l3.ReadExReq.misses::total          436                       # number of ReadExReq misses (Count)
system.cpu_cluster.l3.ReadExReq.missLatency::cpu_cluster.cpus.data     33113750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l3.ReadExReq.missLatency::total     33113750                       # number of ReadExReq miss ticks (Tick)
system.cpu_cluster.l3.ReadExReq.accesses::cpu_cluster.cpus.data          436                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadExReq.accesses::total          436                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadExReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l3.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l3.ReadExReq.avgMissLatency::cpu_cluster.cpus.data 75948.967890                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadExReq.avgMissLatency::total 75948.967890                       # average ReadExReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadExReq.mshrMisses::cpu_cluster.cpus.data          436                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l3.ReadExReq.mshrMisses::total          436                       # number of ReadExReq MSHR misses (Count)
system.cpu_cluster.l3.ReadExReq.mshrMissLatency::cpu_cluster.cpus.data     30933750                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadExReq.mshrMissLatency::total     30933750                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadExReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l3.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu_cluster.l3.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus.data 70948.967890                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadExReq.avgMshrMissLatency::total 70948.967890                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.misses::cpu_cluster.cpus.inst          545                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l3.ReadSharedReq.misses::cpu_cluster.cpus.data          104                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l3.ReadSharedReq.misses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l3.ReadSharedReq.misses::total          668                       # number of ReadSharedReq misses (Count)
system.cpu_cluster.l3.ReadSharedReq.missLatency::cpu_cluster.cpus.inst     40940750                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.missLatency::cpu_cluster.cpus.data      8386000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.missLatency::cpu_cluster.cpus.dcache.prefetcher      1444267                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.missLatency::total     50771017                       # number of ReadSharedReq miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.accesses::cpu_cluster.cpus.inst          545                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadSharedReq.accesses::cpu_cluster.cpus.data          104                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadSharedReq.accesses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadSharedReq.accesses::total          668                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu_cluster.l3.ReadSharedReq.missRate::cpu_cluster.cpus.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.missRate::cpu_cluster.cpus.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.missRate::cpu_cluster.cpus.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.inst 75120.642202                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.data 80634.615385                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMissLatency::cpu_cluster.cpus.dcache.prefetcher 76014.052632                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMissLatency::total 76004.516467                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.mshrMisses::cpu_cluster.cpus.inst          545                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l3.ReadSharedReq.mshrMisses::cpu_cluster.cpus.data          104                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l3.ReadSharedReq.mshrMisses::cpu_cluster.cpus.dcache.prefetcher           19                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l3.ReadSharedReq.mshrMisses::total          668                       # number of ReadSharedReq MSHR misses (Count)
system.cpu_cluster.l3.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.inst     38215750                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.data      7866000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus.dcache.prefetcher      1349267                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.mshrMissLatency::total     47431017                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu_cluster.l3.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.mshrMissRate::cpu_cluster.cpus.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu_cluster.l3.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.inst 70120.642202                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.data 75634.615385                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus.dcache.prefetcher 71014.052632                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.ReadSharedReq.avgMshrMissLatency::total 71004.516467                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu_cluster.l3.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.l3.tags.tagsInUse      1010.881304                       # Average ticks per tags in use ((Tick/Count))
system.cpu_cluster.l3.tags.totalRefs             1104                       # Total number of references to valid blocks. (Count)
system.cpu_cluster.l3.tags.sampledRefs           1104                       # Sample count of references to valid blocks. (Count)
system.cpu_cluster.l3.tags.avgRefs                  1                       # Average number of references to valid blocks. ((Count/Count))
system.cpu_cluster.l3.tags.warmupTick           81000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu_cluster.l3.tags.occupancies::cpu_cluster.cpus.inst   471.507234                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l3.tags.occupancies::cpu_cluster.cpus.data   526.257887                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l3.tags.occupancies::cpu_cluster.cpus.dcache.prefetcher    13.116183                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu_cluster.l3.tags.avgOccs::cpu_cluster.cpus.inst     0.001799                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l3.tags.avgOccs::cpu_cluster.cpus.data     0.002008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l3.tags.avgOccs::cpu_cluster.cpus.dcache.prefetcher     0.000050                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l3.tags.avgOccs::total     0.003856                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu_cluster.l3.tags.occupanciesTaskId::1022           19                       # Occupied blocks per task id (Count)
system.cpu_cluster.l3.tags.occupanciesTaskId::1024         1085                       # Occupied blocks per task id (Count)
system.cpu_cluster.l3.tags.ageTaskId_1022::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l3.tags.ageTaskId_1022::4           15                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l3.tags.ageTaskId_1024::0           83                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l3.tags.ageTaskId_1024::4         1002                       # Occupied blocks per task id, per block age (Count)
system.cpu_cluster.l3.tags.ratioOccsTaskId::1022     0.000072                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l3.tags.ratioOccsTaskId::1024     0.004139                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu_cluster.l3.tags.tagAccesses          36528                       # Number of tag accesses (Count)
system.cpu_cluster.l3.tags.dataAccesses         36528                       # Number of data accesses (Count)
system.cpu_cluster.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.transDist::ReadResp          827                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::WritebackDirty          621                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::CleanEvict          217                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExReq          879                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadExResp          879                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::ReadSharedReq          828                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateReq            3                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port         1327                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port         2930                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktCount::total         4257                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.icache.mem_side_port::system.cpu_cluster.l2.cpu_side_port        36992                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize_system.cpu_cluster.cpus.dcache.mem_side_port::system.cpu_cluster.l2.cpu_side_port       111936                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.pktSize::total       148928                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL2Bus.snoops                   0                       # Total snoops (Count)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (Byte)
system.cpu_cluster.toL2Bus.snoopFanout::samples         1710                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::mean     0.001170                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::stdev     0.034189                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::0         1708     99.88%     99.88% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::1            2      0.12%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.snoopFanout::total         1710                       # Request fanout histogram (Count)
system.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.occupancy       796233                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer0.occupancy       289000                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.respLayer1.occupancy       564750                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL2Bus.snoop_filter.totRequests         2548                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests          839                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL3Bus.transDist::ReadResp          668                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::ReadExReq          436                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::ReadExResp          436                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::ReadSharedReq          668                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::InvalidateReq            3                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.cpu_cluster.toL3Bus.pktCount_system.cpu_cluster.l2.mem_side_port::system.cpu_cluster.l3.cpu_side_port         2214                       # Packet count per connected requestor and responder (Count)
system.cpu_cluster.toL3Bus.pktSize_system.cpu_cluster.l2.mem_side_port::system.cpu_cluster.l3.cpu_side_port        70656                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu_cluster.toL3Bus.snoops                   0                       # Total snoops (Count)
system.cpu_cluster.toL3Bus.snoopTraffic             0                       # Total snoop traffic (Byte)
system.cpu_cluster.toL3Bus.snoopFanout::samples         1107                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::mean            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::0         1107    100.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.snoopFanout::total         1107                       # Request fanout histogram (Count)
system.cpu_cluster.toL3Bus.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu_cluster.toL3Bus.reqLayer0.occupancy       276767                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL3Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL3Bus.respLayer0.occupancy       552750                       # Layer occupancy (ticks) (Tick)
system.cpu_cluster.toL3Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu_cluster.toL3Bus.snoop_filter.totRequests         1107                       # Total number of requests made to the snoop filter. (Count)
system.cpu_cluster.toL3Bus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL3Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.toL3Bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
system.cpu_cluster.toL3Bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu_cluster.toL3Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_cluster.voltage_domain.voltage     1.200000                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.inst::samples       269.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.data::samples       273.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu_cluster.cpus.dcache.prefetcher::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000436000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState              18885                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                        551                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                      551                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                  551                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                    519                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                     32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                  35264                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             509193.20323096                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  69254579250                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                 125688891.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.inst        17216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.data        17472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu_cluster.cpus.dcache.prefetcher          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.inst 248589.785243427468                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.data 252286.287626229343                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu_cluster.cpus.dcache.prefetcher 8317.130361304264                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.inst          269                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.data          273                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu_cluster.cpus.dcache.prefetcher            9                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.inst      6837000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.data      7416250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu_cluster.cpus.dcache.prefetcher       227000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.inst     25416.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.data     27165.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu_cluster.cpus.dcache.prefetcher     25222.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.inst        17216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.data        17472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu_cluster.cpus.dcache.prefetcher          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total         35264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu_cluster.cpus.inst        17216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        17216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.inst          269                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.data          273                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu_cluster.cpus.dcache.prefetcher            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total            551                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.inst       248590                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.data       252286                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu_cluster.cpus.dcache.prefetcher         8317                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total           509193                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu_cluster.cpus.inst       248590                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total       248590                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.inst       248590                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.data       252286                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu_cluster.cpus.dcache.prefetcher         8317                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total          509193                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts                 551                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0           54                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1           36                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2          156                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3           20                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4           50                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5           79                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6           34                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7           12                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8           31                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9            2                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11            8                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14           57                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15           12                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat                4149000                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat              2755000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat          14480250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat                7529.95                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          26279.95                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits                412                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           74.77                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples          135                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   251.259259                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   167.489369                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   240.565098                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127           46     34.07%     34.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255           40     29.63%     63.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383           17     12.59%     76.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511            5      3.70%     80.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639           11      8.15%     88.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767           10      7.41%     95.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895            2      1.48%     97.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023            1      0.74%     97.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151            3      2.22%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total          135                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead                35264                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW               0.509193                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              74.77                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy         749700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy         387090                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy       3148740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 5466608160.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy   1098414510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy  25668807360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy  32238115560                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   465.501059                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  66722955750                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2312440000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT    219260000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy         242760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy         125235                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy        785400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 5466608160.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy   1024673040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy  25730905440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy  32223340035                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   465.287708                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE  66885145250                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   2312440000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT     57070500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.inst::samples       276.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.data::samples       267.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu_cluster.cpus.dcache.prefetcher::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000578000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState              18891                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                        553                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                      553                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.41                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                  553                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                    520                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                     33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                  35392                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             511041.45442236                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  69254384250                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                 125233967.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.inst        17664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.data        17088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu_cluster.cpus.dcache.prefetcher          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.inst 255058.664413330785                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.data 246741.534052026516                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu_cluster.cpus.dcache.prefetcher 9241.255957004738                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.inst          276                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.data          267                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu_cluster.cpus.dcache.prefetcher           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.inst      7365501                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.data      7519000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu_cluster.cpus.dcache.prefetcher       270499                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.inst     26686.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.data     28161.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu_cluster.cpus.dcache.prefetcher     27049.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.inst        17664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.data        17088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu_cluster.cpus.dcache.prefetcher          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total         35392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu_cluster.cpus.inst        17664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        17664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.inst          276                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.data          267                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu_cluster.cpus.dcache.prefetcher           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total            553                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.inst       255059                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.data       246742                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu_cluster.cpus.dcache.prefetcher         9241                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total           511041                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu_cluster.cpus.inst       255059                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total       255059                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.inst       255059                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.data       246742                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu_cluster.cpus.dcache.prefetcher         9241                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total          511041                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts                 553                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0           53                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1           36                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2          161                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3           19                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4           49                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5           75                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6           41                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7           14                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8           30                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9            3                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11            6                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14           59                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15            7                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat                4786250                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat              2765000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat          15155000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat                8655.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          27405.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits                418                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           75.59                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples          130                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   260.430769                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   174.010116                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   244.087287                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127           40     30.77%     30.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255           43     33.08%     63.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383           11      8.46%     72.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511            6      4.62%     76.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639           13     10.00%     86.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767           11      8.46%     95.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895            3      2.31%     97.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151            3      2.31%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total          130                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead                35392                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW               0.511041                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              75.59                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy         721140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy         371910                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy       3198720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 5466608160.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy   1101615060                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy  25666112160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy  32238627150                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   465.508446                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  66716042002                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2312440000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT    226173748                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy         242760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy         121440                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy        749700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 5466608160.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy   1021705050                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy  25733404800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy  32222831910                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   465.280371                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE  66891669750                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   2312440000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT     50546000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 668                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                436                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               436                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            668                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              3                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu_cluster.l3.mem_side_port::system.mem_ctrls0.port         1104                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l3.mem_side_port::system.mem_ctrls1.port         1107                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu_cluster.l3.mem_side_port::total         2211                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    2211                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu_cluster.l3.mem_side_port::system.mem_ctrls0.port        35264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l3.mem_side_port::system.mem_ctrls1.port        35392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu_cluster.l3.mem_side_port::total        70656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    70656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1107                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1107    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1107                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  69254655750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              783242                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              787240                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            5866750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1107                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                3.300000                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu_cluster.cpus.idleCycles             281046                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu_cluster.cpus.tickCycles          276737577                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
