vendor_name = ModelSim
source_file = 1, C:/Users/s9ykk/Desktop/ECE2215/ECE2215 Project/modulo2345UpDownCounter/Modulo2345Counter/sevenSegment.vhd
source_file = 1, C:/Users/s9ykk/Desktop/ECE2215/ECE2215 Project/modulo2345UpDownCounter/Modulo2345Counter/T_FF.vhd
source_file = 1, C:/Users/s9ykk/Desktop/ECE2215/ECE2215 Project/modulo2345UpDownCounter/Modulo2345Counter/Lab8TopLevel.vhd
source_file = 1, C:/Users/s9ykk/Desktop/ECE2215/ECE2215 Project/modulo2345UpDownCounter/Modulo2345Counter/eight_count.vhd
source_file = 1, c:/intelfpga/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/s9ykk/Desktop/ECE2215/ECE2215 Project/modulo2345UpDownCounter/Modulo2345Counter/db/Modulo2345Counter.cbx.xml
design_name = hard_block
design_name = T_FF
instance = comp, \Q~output\, Q~output, T_FF, 1
instance = comp, \Qn~output\, Qn~output, T_FF, 1
instance = comp, \En~input\, En~input, T_FF, 1
instance = comp, \UD~input\, UD~input, T_FF, 1
instance = comp, \CLK~input\, CLK~input, T_FF, 1
instance = comp, \PR~input\, PR~input, T_FF, 1
instance = comp, \T~input\, T~input, T_FF, 1
instance = comp, \CL~input\, CL~input, T_FF, 1
instance = comp, \Qt~0\, Qt~0, T_FF, 1
instance = comp, \Q~0\, Q~0, T_FF, 1
