// Seed: 1281346049
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_13;
  assign id_9[1] = 1 == 1;
  wire id_14;
  wire id_15;
  wire id_16, id_17, id_18;
  always @(posedge 1'b0) begin
    if (1) disable id_19;
  end
  wire id_20;
  id_21(
      .id_0(id_14), .id_1(id_6)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output wire id_2
    , id_6,
    output wire id_3,
    input wire id_4
);
  wire id_7 = 1;
  id_8 :
  assert property (@(posedge 1) 1)
  else $display(id_0, id_6[1] == id_0 & 1);
  wire id_9;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_7, id_7, id_6, id_7, id_9, id_9
  );
  assign id_2 = id_0;
endmodule
