
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011003                       # Number of seconds simulated
sim_ticks                                 11002964502                       # Number of ticks simulated
final_tick                               538105027410                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197364                       # Simulator instruction rate (inst/s)
host_op_rate                                   249800                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 269209                       # Simulator tick rate (ticks/s)
host_mem_usage                               67374668                       # Number of bytes of host memory used
host_seconds                                 40871.53                       # Real time elapsed on the host
sim_insts                                  8066584438                       # Number of instructions simulated
sim_ops                                   10209707072                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       179072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       355840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       110976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       196224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       184576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       317312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       355200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       316032                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2051200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35968                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       630016                       # Number of bytes written to this memory
system.physmem.bytes_written::total            630016                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1399                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2780                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          867                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1533                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1442                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2479                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2775                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2469                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16025                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4922                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4922                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       407163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16274887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       430429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     32340375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       453696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10086009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       325730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17833739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       418796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16775115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       395530                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     28838773                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       430429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     32282209                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       407163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     28722441                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               186422486                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       407163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       430429                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       453696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       325730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       418796                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       395530                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       430429                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       407163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3268937                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          57258751                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               57258751                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          57258751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       407163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16274887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       430429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     32340375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       453696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10086009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       325730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17833739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       418796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16775115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       395530                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     28838773                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       430429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     32282209                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       407163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     28722441                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              243681237                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2072971                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700101                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204977                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       854183                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          809061                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212449                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9096                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19803541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11788986                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2072971                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1021510                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2592422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         583342                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1122815                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221819                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23893775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.603445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.949111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        21301353     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          280293      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          323481      1.35%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178107      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208191      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          113236      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           77177      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          200496      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1211441      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23893775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078563                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.446789                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19641877                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1287919                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2571847                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19279                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        372847                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       335945                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2150                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14391616                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11341                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        372847                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19672547                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         378970                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       822612                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2561563                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        85230                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14381801                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         22195                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        39651                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19982045                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66972408                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66972408                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025519                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2956509                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3838                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2176                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           230075                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1377157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       748137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19888                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       165296                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14357497                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3843                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13554316                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18738                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1820171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4228436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          500                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23893775                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.567274                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.258338                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     18181283     76.09%     76.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2299590      9.62%     85.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1234232      5.17%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       852532      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       747450      3.13%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382392      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        91724      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60014      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44558      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23893775                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3290     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13023     43.97%     55.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13304     44.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11343524     83.69%     83.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212016      1.56%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1254976      9.26%     94.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       742142      5.48%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13554316                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.513693                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29617                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002185                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     51050761                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16181646                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13326091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13583933                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34227                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248416                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        17592                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          829                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           96                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        372847                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         331618                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14135                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14361363                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1377157                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       748137                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2173                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118042                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115692                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233734                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13351928                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1177704                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202387                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1919582                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1867306                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            741878                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.506023                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13326400                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13326091                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7923353                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20756781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.505044                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381724                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268684                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2092769                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206015                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23520928                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.521607                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.339500                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18508566     78.69%     78.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2324203      9.88%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       975130      4.15%     92.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       584229      2.48%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       405669      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261313      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       136592      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109067      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       216159      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23520928                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268684                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859286                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128741                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755765                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       216159                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37666157                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29095781                       # The number of ROB writes
system.switch_cpus0.timesIdled                 306158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2492232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.638600                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.638600                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.378989                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.378989                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60233338                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18494657                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13429648                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus1.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1966398                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1774040                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       105540                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       730414                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          699954                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          108236                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4595                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20831198                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12369242                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1966398                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       808190                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2443981                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         332428                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1322331                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1197795                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       105871                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     24821812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.584754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.904248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        22377831     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           86700      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          178060      0.72%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           74530      0.30%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          404942      1.63%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          361153      1.45%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           69194      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          147662      0.59%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1121740      4.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     24821812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074524                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.468780                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20694936                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1460177                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2434991                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7650                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        224053                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       172732                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          249                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14505125                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1513                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        224053                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20718673                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1272008                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       114356                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2420633                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        72082                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14496303                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           69                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         30923                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        26286                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          500                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     17031160                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     68271274                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     68271274                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15060924                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         1970228                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1694                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          862                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           181718                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3416788                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1726174                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15651                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        84098                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14466082                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1701                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13893090                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         8092                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1144624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      2751887                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     24821812                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.559713                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.355189                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     19869130     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1489991      6.00%     86.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1221453      4.92%     90.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       527550      2.13%     93.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       665534      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       638137      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       363365      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        28684      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        17968      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     24821812                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          35129     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        271292     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         7861      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8721009     62.77%     62.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       121383      0.87%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          831      0.01%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      3327982     23.95%     87.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1721885     12.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13893090                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.526532                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             314282                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022621                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     52930365                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15612772                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13771921                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14207372                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25165                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       137355                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          367                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11492                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1228                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        224053                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1228592                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        20178                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14467797                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          151                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3416788                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1726174                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          863                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         13447                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          367                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        60469                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        63056                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       123525                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13794029                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      3316666                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        99060                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             5038354                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1806305                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1721688                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.522778                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13772380                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13771921                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7442450                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14685763                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.521940                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.506780                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11177280                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13134856                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1334433                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1679                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       107610                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     24597759                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533986                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.356198                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     19828555     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1744882      7.09%     87.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       817355      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       806372      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       220214      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       932072      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        70123      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        51294      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       126892      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     24597759                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11177280                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13134856                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               4994115                       # Number of memory references committed
system.switch_cpus1.commit.loads              3279433                       # Number of loads committed
system.switch_cpus1.commit.membars                838                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1734189                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11680331                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       127191                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       126892                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            38940117                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29162671                       # The number of ROB writes
system.switch_cpus1.timesIdled                 454844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1564195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11177280                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13134856                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11177280                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.360682                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.360682                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.423606                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.423606                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68182080                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16003132                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17258949                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1676                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2144854                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1754961                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       210822                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       880175                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          842002                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          221493                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9638                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20641843                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11992623                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2144854                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1063495                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2503084                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         576194                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        565576                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1264083                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       210835                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     24073142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.953529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21570058     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          116964      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          186181      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          250868      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          257496      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          218589      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          121037      0.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          180546      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1171403      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     24073142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081288                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454507                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20431294                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       778223                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2498300                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2947                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        362376                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       352787                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14712388                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1546                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        362376                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20487609                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         143048                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       506321                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2445598                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       128188                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14706069                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         18698                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        55181                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     20525249                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     68410312                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     68410312                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17776451                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2748798                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3627                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1877                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           384640                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1377013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       745341                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8810                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       179768                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14686109                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13942978                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2161                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1628019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3905613                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     24073142                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579192                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270438                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18170568     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2428446     10.09%     85.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1232081      5.12%     90.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       926102      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       726282      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       293592      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       186680      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        96232      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        13159      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     24073142                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2485     10.60%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8537     36.41%     47.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12427     53.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11725871     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       208164      1.49%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1748      0.01%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1264267      9.07%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       742928      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13942978                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528423                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              23449                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001682                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     51984708                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16317825                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13731378                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13966427                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        28923                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       221902                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10521                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        362376                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         112099                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12647                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14689775                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6133                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1377013                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       745341                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1879                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10709                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       121874                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118952                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       240826                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13748729                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1189847                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       194249                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1932715                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1954486                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            742868                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521061                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13731511                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13731378                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7884009                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         21237996                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520404                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371222                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10363143                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12752095                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1937680                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       213251                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23710766                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.537819                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.385707                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     18476268     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2595747     10.95%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       979439      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       466840      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       395590      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       226013      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       196656      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        89115      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       285098      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23710766                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10363143                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12752095                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1889931                       # Number of memory references committed
system.switch_cpus2.commit.loads              1155111                       # Number of loads committed
system.switch_cpus2.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1839045                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11489407                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       262641                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       285098                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            38115365                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29741944                       # The number of ROB writes
system.switch_cpus2.timesIdled                 314565                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2312865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10363143                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12752095                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10363143                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.546139                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.546139                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392751                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392751                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61880656                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19128885                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13641118                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1929864                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1728244                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       154895                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1304823                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1276609                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          112237                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4640                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20501324                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10973542                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1929864                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1388846                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2447096                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         509345                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        482002                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1241118                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       151704                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23784041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.515287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.751614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21336945     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          379121      1.59%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          184260      0.77%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          373853      1.57%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          114130      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          348020      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           52854      0.22%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           86193      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          908665      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23784041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073140                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.415885                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20321031                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       667334                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2441945                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2074                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        351656                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       177430                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1963                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12233390                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4645                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        351656                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20342419                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         423468                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       177617                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2420512                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        68363                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12214453                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9580                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        51459                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     15962733                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     55288834                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     55288834                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     12913130                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3049580                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1586                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          802                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           158553                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2243284                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       347112                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2984                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        78913                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12149910                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1591                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11366064                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7516                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2215280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4557090                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23784041                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.477886                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.088847                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18800952     79.05%     79.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1542483      6.49%     85.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1699862      7.15%     92.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       972808      4.09%     96.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       493602      2.08%     98.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       124007      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       144095      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3436      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2796      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23784041                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          18673     57.49%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7580     23.34%     80.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         6229     19.18%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8888035     78.20%     78.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        86338      0.76%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          785      0.01%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      2046988     18.01%     96.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       343918      3.03%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11366064                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.430761                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              32482                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002858                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46556165                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14366813                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11075199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      11398546                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         8709                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       458907                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         8631                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        351656                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         348259                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8044                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12151510                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          447                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2243284                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       347112                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          801                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4099                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       104634                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        59125                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       163759                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11223751                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      2018264                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       142311                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2362143                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1709394                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            343879                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.425368                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11077936                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11075199                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6712034                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14461604                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.419738                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.464128                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8842664                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      9919418                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2232532                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1582                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       153737                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23432385                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.423321                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.294618                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19759181     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1429689      6.10%     90.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       932025      3.98%     94.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       290114      1.24%     95.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       491137      2.10%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        93229      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        58879      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        53678      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       324453      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23432385                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8842664                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       9919418                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2122858                       # Number of memory references committed
system.switch_cpus3.commit.loads              1784377                       # Number of loads committed
system.switch_cpus3.commit.membars                790                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1525379                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8657556                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       120507                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       324453                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35259856                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           24655824                       # The number of ROB writes
system.switch_cpus3.timesIdled                 462182                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2601966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8842664                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              9919418                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8842664                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.983943                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.983943                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.335127                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.335127                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        52231151                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       14394093                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13054303                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1580                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2074550                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1701292                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       205180                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       858433                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          810915                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          212596                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9137                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19804060                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11783022                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2074550                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1023511                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2593611                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         582215                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1085953                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1222051                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       203563                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23857366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.604239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.950020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21263755     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          280292      1.17%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          325436      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          178468      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          208115      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          114226      0.48%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           75648      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          199893      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1211533      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23857366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078623                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.446563                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19642550                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1250995                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2572363                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19868                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        371584                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       336352                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2158                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14388505                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        11247                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        371584                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19673885                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         419873                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       743544                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2562068                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        86406                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14377997                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         22844                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        39887                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19974710                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     66945668                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     66945668                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17030557                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2944153                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3776                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2112                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           232636                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1379053                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       748538                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        19891                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       165129                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14352866                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3782                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13559198                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        19494                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1809795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4178329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          440                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23857366                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.568344                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.259241                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18142511     76.05%     76.05% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2300024      9.64%     85.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1236573      5.18%     90.87% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       852023      3.57%     94.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       746497      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       383284      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        92098      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        59885      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        44471      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23857366                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3355     11.35%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12972     43.90%     55.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13222     44.75%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11347659     83.69%     83.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       211275      1.56%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1659      0.01%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1256282      9.27%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       742323      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13559198                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.513878                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              29549                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002179                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     51024805                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16166580                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13328716                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13588747                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        34494                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       249957                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          140                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        17768                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           72                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        371584                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         369732                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        14959                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14356674                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         6203                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1379053                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       748538                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2113                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10294                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          140                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       117931                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       116132                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       234063                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13355142                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1179087                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       204056                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1921153                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1868269                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            742066                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.506145                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13329039                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13328716                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7925379                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20760646                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.505143                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381750                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10002957                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12272383                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2084460                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3342                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       206157                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23485782                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.522545                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.340589                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18471640     78.65%     78.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2325768      9.90%     88.55% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       974870      4.15%     92.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       584751      2.49%     95.19% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       405245      1.73%     96.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       261180      1.11%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       136919      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       109044      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       216365      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23485782                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10002957                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12272383                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1859866                       # Number of memory references committed
system.switch_cpus4.commit.loads              1129096                       # Number of loads committed
system.switch_cpus4.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1756334                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11064158                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       249695                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       216365                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            37626195                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29085285                       # The number of ROB writes
system.switch_cpus4.timesIdled                 306327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2528641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10002957                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12272383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10002957                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.637821                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.637821                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.379101                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.379101                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        60247030                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18497163                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13424604                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3338                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2038721                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1667641                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       201293                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       840209                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          801228                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          209114                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9017                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19775462                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11572578                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2038721                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1010342                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2423325                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         585924                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        579758                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1217988                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       202420                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23158872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.960029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20735547     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          131808      0.57%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          207216      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          329493      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          135872      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          152354      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          163244      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          106437      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1196901      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23158872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077265                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.438588                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19591540                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       765520                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2415474                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6282                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        380055                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       333801                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14128345                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        380055                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19622755                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         208234                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       468686                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2390918                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        88211                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14118339                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         2181                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         24434                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        32831                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         4859                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     19600750                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     65673028                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     65673028                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     16692577                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2908166                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3571                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1953                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           265379                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1345894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       722966                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        21755                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       164234                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14096823                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3580                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13325588                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        17283                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1807479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4066082                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          322                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23158872                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575399                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268184                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17540612     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2255319      9.74%     85.48% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1231651      5.32%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       842283      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       785850      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       224973      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       176915      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        59789      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        41480      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23158872                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3178     12.83%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          9479     38.26%     51.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12121     48.92%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11163209     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       210842      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1615      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1231620      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       718302      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13325588                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.505025                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              24778                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001859                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     49852109                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15908037                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13107468                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13350366                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        39279                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       244073                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        22330                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          861                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        380055                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         143764                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12197                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14100426                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         6081                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1345894                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       722966                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1953                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9027                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          161                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       116575                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       115476                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       232051                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13132882                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1157709                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       192706                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1875645                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1847230                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            717936                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.497721                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13107694                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13107468                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7665604                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20026034                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.496758                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382782                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9805540                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12019015                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2081451                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3258                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       205213                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22778817                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.527640                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.380343                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17898268     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2363962     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       920495      4.04%     92.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       496280      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       370109      1.62%     96.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       207337      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       128290      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       114246      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       279830      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22778817                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9805540                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12019015                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1802455                       # Number of memory references committed
system.switch_cpus5.commit.loads              1101819                       # Number of loads committed
system.switch_cpus5.commit.membars               1626                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1725147                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10830176                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       244193                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       279830                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36599388                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           28581032                       # The number of ROB writes
system.switch_cpus5.timesIdled                 321223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                3227135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9805540                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12019015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9805540                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.690928                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.690928                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.371619                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.371619                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        59219339                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18172318                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13176669                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3254                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1966428                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1773760                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       105375                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       733288                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          700279                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          108301                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4604                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20829092                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12367831                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1966428                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       808580                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2444209                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         331643                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1321906                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1197558                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       105630                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     24818890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.584729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.904041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        22374681     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           86660      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          178580      0.72%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           74455      0.30%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          405096      1.63%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          361159      1.46%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           69919      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          147261      0.59%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1121079      4.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     24818890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074525                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.468727                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20690779                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1461805                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2435192                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7673                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        223436                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       173027                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          247                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14502851                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1521                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        223436                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20714398                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1276294                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       111248                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2420974                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        72533                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14493824                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          133                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         31648                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        26156                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          659                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17028896                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     68259313                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     68259313                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15062677                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         1966207                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1691                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          860                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           181728                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3416163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1726513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        15571                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        84856                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14463655                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1698                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13892689                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         8147                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1138562                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2742086                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     24818890                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.559763                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.355128                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19865179     80.04%     80.04% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1490761      6.01%     86.05% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1222395      4.93%     90.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       527697      2.13%     93.10% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       664826      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       638063      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       363364      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        28596      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        18009      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     24818890                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35123     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        271304     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         7877      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8720239     62.77%     62.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       121398      0.87%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          831      0.01%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3328164     23.96%     87.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1722057     12.40%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13892689                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.526517                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             314304                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022624                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     52926716                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15604285                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13771711                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14206993                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        25144                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       136625                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          372                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11758                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1227                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        223436                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1231891                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        20451                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14465369                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          125                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3416163                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1726513                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          860                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         13619                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          372                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        60417                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        62896                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       123313                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13793774                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3316913                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        98912                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             5038777                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1806954                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1721864                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.522769                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13772189                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13771711                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7441125                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14678852                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.521932                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.506928                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11178285                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13136088                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1330766                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1679                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       107447                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     24595454                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534086                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.356138                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     19824878     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1745688      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       817876      3.33%     91.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       806503      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       220061      0.89%     95.20% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       932346      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        70227      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        51197      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       126678      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     24595454                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11178285                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13136088                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               4994290                       # Number of memory references committed
system.switch_cpus6.commit.loads              3279535                       # Number of loads committed
system.switch_cpus6.commit.membars                838                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1734367                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11681434                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       127215                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       126678                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38935591                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29157181                       # The number of ROB writes
system.switch_cpus6.timesIdled                 454888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1567117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11178285                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13136088                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11178285                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.360470                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.360470                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.423644                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.423644                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        68180594                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16002717                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       17257982                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1676                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2040029                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1668786                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       201792                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       840256                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          801722                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          209415                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9118                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19791803                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11579720                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2040029                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1011137                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2424672                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         587163                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        565600                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1219238                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       202874                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23163123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.960405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20738451     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          131765      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          207188      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          329967      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          136053      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          152094      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          163446      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          106513      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1197646      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23163123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077315                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.438858                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19607288                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       751984                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2416900                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         6180                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        380770                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       333874                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14136493                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        380770                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19638744                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         199236                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       462977                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2392086                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        89297                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14126467                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1844                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         24337                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        33205                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         5535                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19612856                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     65711356                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     65711356                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16703924                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2908932                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3617                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1999                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           266500                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1346407                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       723637                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        21756                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       164545                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14105068                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3628                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13334068                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        17112                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1809350                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4062965                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          368                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23163123                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575659                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268288                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17540683     75.73%     75.73% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2256861      9.74%     85.47% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1232931      5.32%     90.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       843371      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       786196      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       224805      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       176978      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        59829      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        41469      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23163123                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3172     12.66%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          9737     38.85%     51.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12154     48.49%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11170318     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       211009      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1616      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1232304      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       718821      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13334068                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.505346                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              25063                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001880                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     49873434                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15918196                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13116098                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13359131                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        39408                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       243846                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        22534                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          871                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        380770                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         137079                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        12348                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14108714                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         5796                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1346407                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       723637                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1999                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9178                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          154                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       116750                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       115870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       232620                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13141614                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1159023                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       192454                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1877431                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1848552                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            718408                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.498052                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13116357                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13116098                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7670580                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20035306                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.497085                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382853                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9812130                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12027180                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2081597                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3260                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       205728                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22782353                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.527916                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.380635                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17898877     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2364756     10.38%     88.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       921455      4.04%     92.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       496615      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       370449      1.63%     96.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       207557      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       128247      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       114570      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       279827      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22782353                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9812130                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12027180                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1803664                       # Number of memory references committed
system.switch_cpus7.commit.loads              1102561                       # Number of loads committed
system.switch_cpus7.commit.membars               1626                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1726358                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10837507                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       244366                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       279827                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36611238                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28598362                       # The number of ROB writes
system.switch_cpus7.timesIdled                 321918                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                3222884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9812130                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12027180                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9812130                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.689121                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.689121                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.371869                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.371869                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        59259865                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18184264                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13185317                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3258                       # number of misc regfile writes
system.l20.replacements                          1434                       # number of replacements
system.l20.tagsinuse                      4095.486821                       # Cycle average of tags in use
system.l20.total_refs                          347220                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5530                       # Sample count of references to valid blocks.
system.l20.avg_refs                         62.788427                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          147.307098                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.195721                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   688.683194                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3230.300807                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.035964                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007128                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.168136                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.788648                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999875                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4245                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4246                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2440                       # number of Writeback hits
system.l20.Writeback_hits::total                 2440                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4260                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4261                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4260                       # number of overall hits
system.l20.overall_hits::total                   4261                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1397                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1432                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1399                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1434                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1399                       # number of overall misses
system.l20.overall_misses::total                 1434                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     28667890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    712460030                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      741127920                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1149876                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1149876                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     28667890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    713609906                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       742277796                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     28667890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    713609906                       # number of overall miss cycles
system.l20.overall_miss_latency::total      742277796                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5642                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5678                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2440                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2440                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5659                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5695                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5659                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5695                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247607                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.252201                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.117647                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.251800                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.251800                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 819082.571429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 509992.863278                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 517547.430168                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       574938                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       574938                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 819082.571429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 510085.708363                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 517627.472803                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 819082.571429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 510085.708363                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 517627.472803                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 905                       # number of writebacks
system.l20.writebacks::total                      905                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1397                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1432                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1399                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1434                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1399                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1434                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     26154232                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    612124801                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    638279033                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1006276                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1006276                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     26154232                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    613131077                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    639285309                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     26154232                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    613131077                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    639285309                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247607                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.252201                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.251800                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.251800                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 747263.771429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 438170.938440                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 445725.581704                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       503138                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       503138                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 747263.771429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 438263.814868                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 445805.654812                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 747263.771429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 438263.814868                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 445805.654812                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2817                       # number of replacements
system.l21.tagsinuse                      4095.879885                       # Cycle average of tags in use
system.l21.total_refs                          325964                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6913                       # Sample count of references to valid blocks.
system.l21.avg_refs                         47.152322                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.810665                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    28.413855                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1328.732883                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2726.922482                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002883                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006937                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.324398                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.665753                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999971                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5268                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5269                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2255                       # number of Writeback hits
system.l21.Writeback_hits::total                 2255                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            9                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5277                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5278                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5277                       # number of overall hits
system.l21.overall_hits::total                   5278                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2780                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2817                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2780                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2817                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2780                       # number of overall misses
system.l21.overall_misses::total                 2817                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     32566204                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1444854858                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1477421062                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     32566204                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1444854858                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1477421062                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     32566204                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1444854858                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1477421062                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         8048                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               8086                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2255                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2255                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         8057                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                8095                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         8057                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               8095                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.345427                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.348380                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.345042                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.347993                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.345042                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.347993                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 880167.675676                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 519731.963309                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 524466.120696                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 880167.675676                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 519731.963309                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 524466.120696                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 880167.675676                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 519731.963309                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 524466.120696                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 638                       # number of writebacks
system.l21.writebacks::total                      638                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2780                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2817                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2780                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2817                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2780                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2817                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     29896295                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1244345519                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1274241814                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     29896295                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1244345519                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1274241814                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     29896295                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1244345519                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1274241814                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.345427                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.348380                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.345042                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.347993                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.345042                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.347993                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 808007.972973                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 447606.301799                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 452340.012070                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 808007.972973                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 447606.301799                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 452340.012070                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 808007.972973                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 447606.301799                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 452340.012070                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           907                       # number of replacements
system.l22.tagsinuse                      4095.294920                       # Cycle average of tags in use
system.l22.total_refs                          265956                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5003                       # Sample count of references to valid blocks.
system.l22.avg_refs                         53.159304                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           79.206090                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    32.906678                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   413.540543                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3569.641609                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019337                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.008034                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.100962                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.871495                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999828                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3322                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3324                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1022                       # number of Writeback hits
system.l22.Writeback_hits::total                 1022                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3340                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3342                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3340                       # number of overall hits
system.l22.overall_hits::total                   3342                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          868                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  907                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          868                       # number of demand (read+write) misses
system.l22.demand_misses::total                   907                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          868                       # number of overall misses
system.l22.overall_misses::total                  907                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     39589894                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    406004924                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      445594818                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     39589894                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    406004924                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       445594818                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     39589894                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    406004924                       # number of overall miss cycles
system.l22.overall_miss_latency::total      445594818                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4190                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4231                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1022                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1022                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4208                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4249                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4208                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4249                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.207160                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.214370                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.206274                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.213462                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.206274                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.213462                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1015125.487179                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 467747.608295                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 491284.253583                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1015125.487179                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 467747.608295                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 491284.253583                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1015125.487179                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 467747.608295                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 491284.253583                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 481                       # number of writebacks
system.l22.writebacks::total                      481                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            1                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            1                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          867                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             906                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          867                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              906                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          867                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             906                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     36789694                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    342841524                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    379631218                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     36789694                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    342841524                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    379631218                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     36789694                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    342841524                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    379631218                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.206921                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.214134                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.206036                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.213227                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.206036                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.213227                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 943325.487179                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 395434.283737                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 419019.004415                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 943325.487179                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 395434.283737                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 419019.004415                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 943325.487179                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 395434.283737                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 419019.004415                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1561                       # number of replacements
system.l23.tagsinuse                      4095.873280                       # Cycle average of tags in use
system.l23.total_refs                          180345                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5657                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.879972                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           53.850063                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    22.079107                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   762.722603                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3257.221507                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.013147                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005390                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.186212                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.795220                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999969                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4031                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4032                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             692                       # number of Writeback hits
system.l23.Writeback_hits::total                  692                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4037                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4038                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4037                       # number of overall hits
system.l23.overall_hits::total                   4038                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           28                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1533                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1561                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           28                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1533                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1561                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           28                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1533                       # number of overall misses
system.l23.overall_misses::total                 1561                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     18072396                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    674850054                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      692922450                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     18072396                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    674850054                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       692922450                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     18072396                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    674850054                       # number of overall miss cycles
system.l23.overall_miss_latency::total      692922450                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           29                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5564                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5593                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          692                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              692                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           29                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5570                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5599                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           29                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5570                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5599                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.275521                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.279099                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.275224                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.278800                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.275224                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.278800                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 645442.714286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 440215.299413                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 443896.508648                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 645442.714286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 440215.299413                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 443896.508648                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 645442.714286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 440215.299413                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 443896.508648                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 252                       # number of writebacks
system.l23.writebacks::total                      252                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1533                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1561                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1533                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1561                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1533                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1561                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     16059331                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    564708726                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    580768057                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     16059331                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    564708726                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    580768057                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     16059331                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    564708726                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    580768057                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.275521                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.279099                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.275224                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.278800                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.275224                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.278800                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 573547.535714                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 368368.379648                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 372048.723254                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 573547.535714                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 368368.379648                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 372048.723254                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 573547.535714                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 368368.379648                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 372048.723254                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1478                       # number of replacements
system.l24.tagsinuse                      4095.490819                       # Cycle average of tags in use
system.l24.total_refs                          347248                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5574                       # Sample count of references to valid blocks.
system.l24.avg_refs                         62.297811                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          146.853772                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    28.941982                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   701.717989                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3217.977076                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.035853                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.007066                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.171318                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.785639                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999876                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         4270                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   4271                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            2443                       # number of Writeback hits
system.l24.Writeback_hits::total                 2443                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         4285                       # number of demand (read+write) hits
system.l24.demand_hits::total                    4286                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         4285                       # number of overall hits
system.l24.overall_hits::total                   4286                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         1440                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1476                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         1442                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1478                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         1442                       # number of overall misses
system.l24.overall_misses::total                 1478                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     26550444                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    718135415                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      744685859                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      1157938                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      1157938                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     26550444                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    719293353                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       745843797                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     26550444                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    719293353                       # number of overall miss cycles
system.l24.overall_miss_latency::total      745843797                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         5710                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               5747                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         2443                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             2443                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           17                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         5727                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                5764                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         5727                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               5764                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.252189                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.256830                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.117647                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.251790                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.256419                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.251790                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.256419                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 737512.333333                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 498705.149306                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 504529.714770                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       578969                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       578969                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 737512.333333                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 498816.472261                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 504630.444520                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 737512.333333                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 498816.472261                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 504630.444520                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 929                       # number of writebacks
system.l24.writebacks::total                      929                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         1440                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1476                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         1442                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1478                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         1442                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1478                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     23965273                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    614705604                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    638670877                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      1014338                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      1014338                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     23965273                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    615719942                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    639685215                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     23965273                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    615719942                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    639685215                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.252189                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.256830                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.251790                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.256419                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.251790                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.256419                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 665702.027778                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 426878.891667                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 432703.846206                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       507169                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       507169                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 665702.027778                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 426990.251040                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 432804.610961                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 665702.027778                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 426990.251040                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 432804.610961                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2513                       # number of replacements
system.l25.tagsinuse                      4095.521117                       # Cycle average of tags in use
system.l25.total_refs                          324770                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6607                       # Sample count of references to valid blocks.
system.l25.avg_refs                         49.155441                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           36.876090                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    23.615208                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   956.543346                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3078.486473                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009003                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005765                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.233531                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.751584                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999883                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4699                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4700                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1488                       # number of Writeback hits
system.l25.Writeback_hits::total                 1488                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           14                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4713                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4714                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4713                       # number of overall hits
system.l25.overall_hits::total                   4714                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2479                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2513                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2479                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2513                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2479                       # number of overall misses
system.l25.overall_misses::total                 2513                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     26128337                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1268910680                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1295039017                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     26128337                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1268910680                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1295039017                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     26128337                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1268910680                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1295039017                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         7178                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               7213                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1488                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1488                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           14                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         7192                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                7227                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         7192                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               7227                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.345361                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.348399                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.344689                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.347724                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.344689                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.347724                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 768480.500000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 511863.929004                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 515335.860326                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 768480.500000                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 511863.929004                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 515335.860326                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 768480.500000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 511863.929004                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 515335.860326                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 544                       # number of writebacks
system.l25.writebacks::total                      544                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2479                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2513                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2479                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2513                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2479                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2513                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     23687014                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1090886361                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1114573375                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     23687014                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1090886361                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1114573375                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     23687014                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1090886361                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1114573375                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.345361                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.348399                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.344689                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.347724                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.344689                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.347724                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 696676.882353                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 440050.972570                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 443523.030243                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 696676.882353                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 440050.972570                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 443523.030243                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 696676.882353                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 440050.972570                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 443523.030243                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2812                       # number of replacements
system.l26.tagsinuse                      4095.881397                       # Cycle average of tags in use
system.l26.total_refs                          325958                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6908                       # Sample count of references to valid blocks.
system.l26.avg_refs                         47.185582                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           11.834588                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    28.083473                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  1326.500745                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          2729.462591                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002889                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006856                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.323853                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.666373                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999971                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         5262                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   5263                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2255                       # number of Writeback hits
system.l26.Writeback_hits::total                 2255                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         5271                       # number of demand (read+write) hits
system.l26.demand_hits::total                    5272                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         5271                       # number of overall hits
system.l26.overall_hits::total                   5272                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2775                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2812                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2775                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2812                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2775                       # number of overall misses
system.l26.overall_misses::total                 2812                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     34343254                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1445490646                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1479833900                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     34343254                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1445490646                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1479833900                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     34343254                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1445490646                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1479833900                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         8037                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               8075                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2255                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2255                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         8046                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                8084                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         8046                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               8084                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.345278                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.348235                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.344892                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.347848                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.344892                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.347848                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 928196.054054                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 520897.530090                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 526256.721195                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 928196.054054                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 520897.530090                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 526256.721195                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 928196.054054                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 520897.530090                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 526256.721195                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 632                       # number of writebacks
system.l26.writebacks::total                      632                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2775                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2812                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2775                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2812                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2775                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2812                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     31685338                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   1246122865                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1277808203                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     31685338                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   1246122865                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1277808203                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     31685338                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   1246122865                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1277808203                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.345278                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.348235                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.344892                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.347848                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.344892                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.347848                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 856360.486486                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 449053.284685                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 454412.589972                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 856360.486486                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 449053.284685                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 454412.589972                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 856360.486486                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 449053.284685                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 454412.589972                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          2504                       # number of replacements
system.l27.tagsinuse                      4095.546061                       # Cycle average of tags in use
system.l27.total_refs                          324815                       # Total number of references to valid blocks.
system.l27.sampled_refs                          6598                       # Sample count of references to valid blocks.
system.l27.avg_refs                         49.229312                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.063681                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    25.415504                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   937.830245                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3095.236631                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009049                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006205                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.228962                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.755673                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999889                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         4729                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   4730                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1492                       # number of Writeback hits
system.l27.Writeback_hits::total                 1492                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           14                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         4743                       # number of demand (read+write) hits
system.l27.demand_hits::total                    4744                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         4743                       # number of overall hits
system.l27.overall_hits::total                   4744                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         2468                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 2503                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         2469                       # number of demand (read+write) misses
system.l27.demand_misses::total                  2504                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         2469                       # number of overall misses
system.l27.overall_misses::total                 2504                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     35823148                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1260251770                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1296074918                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       621007                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       621007                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     35823148                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1260872777                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1296695925                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     35823148                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1260872777                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1296695925                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         7197                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               7233                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1492                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1492                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         7212                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                7248                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         7212                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               7248                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.342921                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.346053                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.066667                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.342346                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.345475                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.342346                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.345475                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1023518.514286                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 510636.859806                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 517808.596884                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       621007                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       621007                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1023518.514286                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 510681.562171                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 517849.810304                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1023518.514286                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 510681.562171                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 517849.810304                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 541                       # number of writebacks
system.l27.writebacks::total                      541                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         2468                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            2503                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         2469                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             2504                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         2469                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            2504                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     33308690                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   1082969358                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1116278048                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       549207                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       549207                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     33308690                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   1083518565                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1116827255                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     33308690                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   1083518565                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1116827255                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.342921                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.346053                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.342346                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.345475                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.342346                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.345475                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 951676.857143                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 438804.440032                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 445976.047942                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       549207                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       549207                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 951676.857143                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 438849.155529                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 446017.274361                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 951676.857143                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 438849.155529                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 446017.274361                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               512.308416                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001229864                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1932876.185328                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.308416                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048571                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.821007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221772                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221772                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221772                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221772                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221772                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221772                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     34950446                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     34950446                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     34950446                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     34950446                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     34950446                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     34950446                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221819                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221819                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221819                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221819                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 743626.510638                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 743626.510638                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 743626.510638                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 743626.510638                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 743626.510638                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 743626.510638                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     29055099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29055099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     29055099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29055099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     29055099                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29055099                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 807086.083333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 807086.083333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 807086.083333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 807086.083333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 807086.083333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 807086.083333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5659                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158373852                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5915                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26774.953846                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.355688                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.644312                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.880296                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.119704                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859800                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859800                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726349                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726349                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1670                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1586149                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1586149                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1586149                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1586149                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19392                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          605                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          605                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19997                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19997                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19997                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19997                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4581908157                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4581908157                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    244881371                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    244881371                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4826789528                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4826789528                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4826789528                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4826789528                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       879192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       879192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1606146                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1606146                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1606146                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1606146                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022057                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022057                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000832                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000832                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012450                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012450                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012450                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012450                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 236278.267172                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 236278.267172                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 404762.596694                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 404762.596694                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241375.682752                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241375.682752                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241375.682752                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241375.682752                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1072678                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 134084.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2440                       # number of writebacks
system.cpu0.dcache.writebacks::total             2440                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13750                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13750                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          588                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          588                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14338                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14338                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5642                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5642                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5659                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5659                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1002824980                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1002824980                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2142892                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2142892                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1004967872                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1004967872                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1004967872                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1004967872                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 177742.818150                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 177742.818150                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 126052.470588                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 126052.470588                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 177587.537021                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177587.537021                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 177587.537021                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177587.537021                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               571.613358                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1030780518                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1774148.912220                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.681977                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   540.931381                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.049170                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.866877                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.916047                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1197737                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1197737                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1197737                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1197737                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1197737                       # number of overall hits
system.cpu1.icache.overall_hits::total        1197737                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     45699343                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     45699343                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     45699343                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     45699343                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     45699343                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     45699343                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1197795                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1197795                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1197795                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1197795                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1197795                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1197795                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000048                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000048                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 787919.706897                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 787919.706897                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 787919.706897                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 787919.706897                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 787919.706897                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 787919.706897                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           20                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           20                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     32993987                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     32993987                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     32993987                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     32993987                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     32993987                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     32993987                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 868262.815789                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 868262.815789                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 868262.815789                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 868262.815789                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 868262.815789                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 868262.815789                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  8057                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               406388244                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8313                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              48885.870805                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.087641                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.912359                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.433936                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.566064                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      3129370                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3129370                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      1712950                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1712950                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          842                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          842                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          838                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          838                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      4842320                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4842320                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      4842320                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4842320                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        28966                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        28966                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        28996                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         28996                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        28996                       # number of overall misses
system.cpu1.dcache.overall_misses::total        28996                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7085897651                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7085897651                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2235119                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2235119                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7088132770                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7088132770                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7088132770                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7088132770                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      3158336                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3158336                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      1712980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1712980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      4871316                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4871316                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      4871316                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4871316                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009171                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009171                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000018                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005952                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005952                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005952                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005952                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 244628.103673                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 244628.103673                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 74503.966667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74503.966667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 244452.088909                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 244452.088909                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 244452.088909                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 244452.088909                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2255                       # number of writebacks
system.cpu1.dcache.writebacks::total             2255                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        20918                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        20918                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        20939                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        20939                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        20939                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        20939                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         8048                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         8048                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         8057                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         8057                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         8057                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         8057                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1829155777                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1829155777                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1829732677                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1829732677                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1829732677                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1829732677                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001654                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001654                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001654                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001654                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 227280.787401                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 227280.787401                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 227098.507757                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 227098.507757                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 227098.507757                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 227098.507757                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               509.849557                       # Cycle average of tags in use
system.cpu2.icache.total_refs               999959862                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1937906.709302                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.849557                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.055849                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.817067                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1264027                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1264027                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1264027                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1264027                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1264027                       # number of overall hits
system.cpu2.icache.overall_hits::total        1264027                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     51154266                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     51154266                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     51154266                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     51154266                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     51154266                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     51154266                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1264083                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1264083                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1264083                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1264083                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1264083                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1264083                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000044                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000044                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 913469.035714                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 913469.035714                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 913469.035714                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 913469.035714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 913469.035714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 913469.035714                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     40064048                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     40064048                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     40064048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     40064048                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     40064048                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     40064048                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 977171.902439                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 977171.902439                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 977171.902439                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 977171.902439                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 977171.902439                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 977171.902439                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4208                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               152500541                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4464                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34162.307572                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.407120                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.592880                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.876590                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.123410                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       869963                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         869963                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       731336                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        731336                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1854                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1854                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1762                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1601299                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1601299                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1601299                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1601299                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        13489                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        13489                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          105                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        13594                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13594                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        13594                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13594                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2443695779                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2443695779                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8639720                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8639720                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2452335499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2452335499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2452335499                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2452335499                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       883452                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       883452                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       731441                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       731441                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1614893                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1614893                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1614893                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1614893                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015269                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015269                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000144                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000144                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008418                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008418                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008418                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008418                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 181162.115724                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 181162.115724                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82283.047619                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82283.047619                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 180398.374209                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 180398.374209                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 180398.374209                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 180398.374209                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1022                       # number of writebacks
system.cpu2.dcache.writebacks::total             1022                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         9299                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         9299                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           87                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         9386                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         9386                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         9386                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         9386                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4190                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4190                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4208                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4208                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4208                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4208                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    629564225                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    629564225                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1168978                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1168978                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    630733203                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    630733203                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    630733203                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    630733203                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004743                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004743                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002606                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002606                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002606                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002606                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 150253.991647                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 150253.991647                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64943.222222                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64943.222222                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 149889.069154                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 149889.069154                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 149889.069154                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 149889.069154                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               548.409260                       # Cycle average of tags in use
system.cpu3.icache.total_refs               919938258                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1654565.212230                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    22.748858                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.660402                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.036457                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.842404                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.878861                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1241075                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1241075                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1241075                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1241075                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1241075                       # number of overall hits
system.cpu3.icache.overall_hits::total        1241075                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.cpu3.icache.overall_misses::total           43                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     23184497                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     23184497                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     23184497                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     23184497                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     23184497                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     23184497                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1241118                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1241118                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1241118                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1241118                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1241118                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1241118                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 539174.348837                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 539174.348837                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 539174.348837                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 539174.348837                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 539174.348837                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 539174.348837                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     18403991                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     18403991                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     18403991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     18403991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     18403991                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     18403991                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 634620.379310                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 634620.379310                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 634620.379310                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 634620.379310                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 634620.379310                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 634620.379310                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5570                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               205257923                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5826                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35231.363371                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   192.051699                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    63.948301                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.750202                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.249798                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1849929                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1849929                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       336859                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        336859                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          791                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          791                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          790                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          790                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2186788                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2186788                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2186788                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2186788                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19315                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19315                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           26                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19341                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19341                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19341                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19341                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4490362233                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4490362233                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2257186                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2257186                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4492619419                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4492619419                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4492619419                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4492619419                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1869244                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1869244                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       336885                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       336885                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          790                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          790                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2206129                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2206129                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2206129                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2206129                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010333                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000077                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000077                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008767                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008767                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008767                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008767                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 232480.571214                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 232480.571214                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86814.846154                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86814.846154                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 232284.753580                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 232284.753580                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 232284.753580                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 232284.753580                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          692                       # number of writebacks
system.cpu3.dcache.writebacks::total              692                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13751                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13751                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13771                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13771                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13771                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13771                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5564                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5564                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5570                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5570                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5570                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5570                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    951708164                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    951708164                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       389771                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       389771                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    952097935                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    952097935                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    952097935                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    952097935                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002977                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002977                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002525                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002525                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002525                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002525                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 171047.477354                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 171047.477354                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64961.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64961.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 170933.201975                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 170933.201975                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 170933.201975                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 170933.201975                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               512.046544                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1001230092                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1929152.393064                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    30.046544                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.048152                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.820587                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1222000                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1222000                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1222000                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1222000                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1222000                       # number of overall hits
system.cpu4.icache.overall_hits::total        1222000                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     34971229                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     34971229                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     34971229                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     34971229                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     34971229                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     34971229                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1222051                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1222051                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1222051                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1222051                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1222051                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1222051                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 685710.372549                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 685710.372549                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 685710.372549                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 685710.372549                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 685710.372549                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 685710.372549                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     26929919                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     26929919                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     26929919                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     26929919                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     26929919                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     26929919                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 727835.648649                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 727835.648649                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 727835.648649                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 727835.648649                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 727835.648649                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 727835.648649                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5727                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158375080                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5983                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              26470.847401                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   225.376417                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    30.623583                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.880377                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.119623                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       860784                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         860784                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       726596                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        726596                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1771                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1771                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1669                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1587380                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1587380                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1587380                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1587380                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        19472                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        19472                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          583                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          583                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        20055                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         20055                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        20055                       # number of overall misses
system.cpu4.dcache.overall_misses::total        20055                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   4486141776                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4486141776                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    261437751                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    261437751                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   4747579527                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4747579527                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   4747579527                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4747579527                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       880256                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       880256                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       727179                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       727179                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1607435                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1607435                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1607435                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1607435                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.022121                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.022121                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000802                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000802                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012476                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012476                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012476                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012476                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 230389.368118                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 230389.368118                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 448435.250429                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 448435.250429                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 236727.974420                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 236727.974420                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 236727.974420                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 236727.974420                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets      1013235                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 144747.857143                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2443                       # number of writebacks
system.cpu4.dcache.writebacks::total             2443                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13762                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13762                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          566                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          566                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        14328                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14328                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        14328                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14328                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5710                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5710                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5727                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5727                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5727                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5727                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   1010710860                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1010710860                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      2151883                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      2151883                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   1012862743                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   1012862743                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   1012862743                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   1012862743                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006487                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006487                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003563                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003563                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003563                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003563                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 177007.155867                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 177007.155867                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 126581.352941                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 126581.352941                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 176857.472149                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 176857.472149                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 176857.472149                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 176857.472149                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               516.869044                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1005675980                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1915573.295238                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    26.869044                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.043059                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.828316                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1217935                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1217935                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1217935                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1217935                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1217935                       # number of overall hits
system.cpu5.icache.overall_hits::total        1217935                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     40724936                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     40724936                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     40724936                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     40724936                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     40724936                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     40724936                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1217988                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1217988                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1217988                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1217988                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1217988                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1217988                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 768395.018868                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 768395.018868                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 768395.018868                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 768395.018868                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 768395.018868                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 768395.018868                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           18                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           18                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     26493498                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     26493498                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     26493498                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     26493498                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     26493498                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     26493498                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 756957.085714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 756957.085714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 756957.085714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 756957.085714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 756957.085714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 756957.085714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7192                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               167203527                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7448                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              22449.453142                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   227.539607                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    28.460393                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.888827                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.111173                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       842675                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         842675                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       697257                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        697257                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1903                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1903                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1627                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1627                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1539932                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1539932                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1539932                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1539932                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18667                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18667                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           92                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18759                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18759                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18759                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18759                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4360222007                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4360222007                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8620818                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8620818                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4368842825                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4368842825                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4368842825                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4368842825                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       861342                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       861342                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       697349                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       697349                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1627                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1627                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1558691                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1558691                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1558691                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1558691                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021672                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021672                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000132                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012035                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012035                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012035                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012035                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 233579.150747                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 233579.150747                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 93704.543478                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 93704.543478                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 232893.161949                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 232893.161949                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 232893.161949                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 232893.161949                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1488                       # number of writebacks
system.cpu5.dcache.writebacks::total             1488                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        11489                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        11489                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           78                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        11567                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        11567                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        11567                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        11567                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7178                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7178                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7192                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7192                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7192                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7192                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1598556067                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1598556067                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       901628                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       901628                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1599457695                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1599457695                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1599457695                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1599457695                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008334                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008334                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004614                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004614                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004614                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004614                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 222702.154778                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 222702.154778                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64402                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64402                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 222394.006535                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 222394.006535                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 222394.006535                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 222394.006535                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               572.044881                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1030780284                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1774148.509466                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.296176                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.748705                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.048552                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.868187                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.916739                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1197503                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1197503                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1197503                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1197503                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1197503                       # number of overall hits
system.cpu6.icache.overall_hits::total        1197503                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           55                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           55                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           55                       # number of overall misses
system.cpu6.icache.overall_misses::total           55                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     46180128                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     46180128                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     46180128                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     46180128                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     46180128                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     46180128                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1197558                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1197558                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1197558                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1197558                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1197558                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1197558                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 839638.690909                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 839638.690909                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 839638.690909                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 839638.690909                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 839638.690909                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 839638.690909                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           17                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           17                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     34718076                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     34718076                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     34718076                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     34718076                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     34718076                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     34718076                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 913633.578947                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 913633.578947                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 913633.578947                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 913633.578947                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 913633.578947                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 913633.578947                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8046                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               406388697                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8302                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              48950.698265                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.088515                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.911485                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433940                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566060                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      3129751                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3129751                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1713024                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1713024                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          840                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          840                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          838                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          838                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4842775                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4842775                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4842775                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4842775                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        28814                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        28814                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           29                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        28843                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         28843                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        28843                       # number of overall misses
system.cpu6.dcache.overall_misses::total        28843                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   7061656500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   7061656500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2242802                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2242802                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   7063899302                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   7063899302                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   7063899302                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   7063899302                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      3158565                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3158565                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1713053                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1713053                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4871618                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4871618                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4871618                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4871618                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009122                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009122                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005921                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005921                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005921                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005921                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 245077.271465                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 245077.271465                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data        77338                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        77338                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 244908.619145                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 244908.619145                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 244908.619145                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 244908.619145                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2255                       # number of writebacks
system.cpu6.dcache.writebacks::total             2255                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        20777                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        20777                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        20797                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        20797                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        20797                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        20797                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8037                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8037                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8046                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8046                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8046                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8046                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1828996762                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1828996762                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1829573662                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1829573662                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1829573662                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1829573662                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001652                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001652                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001652                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 227572.074406                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 227572.074406                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 227389.219737                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 227389.219737                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 227389.219737                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 227389.219737                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               518.294522                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1005677229                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1911933.895437                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    28.294522                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.045344                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.830600                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1219184                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1219184                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1219184                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1219184                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1219184                       # number of overall hits
system.cpu7.icache.overall_hits::total        1219184                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           54                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           54                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           54                       # number of overall misses
system.cpu7.icache.overall_misses::total           54                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     53334813                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     53334813                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     53334813                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     53334813                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     53334813                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     53334813                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1219238                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1219238                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1219238                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1219238                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1219238                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1219238                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 987681.722222                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 987681.722222                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 987681.722222                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 987681.722222                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 987681.722222                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 987681.722222                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           18                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           18                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           18                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     36194244                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     36194244                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     36194244                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     36194244                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     36194244                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     36194244                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1005395.666667                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1005395.666667                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1005395.666667                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1005395.666667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1005395.666667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1005395.666667                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  7212                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               167205052                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  7468                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              22389.535619                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.489138                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.510862                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.888629                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.111371                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       843684                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         843684                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       697721                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        697721                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1953                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1953                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1629                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1629                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1541405                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1541405                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1541405                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1541405                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        18563                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18563                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           92                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18655                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18655                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18655                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18655                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4280178125                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4280178125                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     12225716                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     12225716                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4292403841                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4292403841                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4292403841                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4292403841                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       862247                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       862247                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       697813                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       697813                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1629                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1629                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1560060                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1560060                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1560060                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1560060                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021529                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021529                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000132                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011958                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011958                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011958                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011958                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 230575.775737                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 230575.775737                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 132888.217391                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 132888.217391                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 230094.014527                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 230094.014527                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 230094.014527                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 230094.014527                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1492                       # number of writebacks
system.cpu7.dcache.writebacks::total             1492                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        11366                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        11366                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           77                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        11443                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        11443                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        11443                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        11443                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         7197                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         7197                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         7212                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         7212                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         7212                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         7212                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1592018616                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1592018616                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1531817                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1531817                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1593550433                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1593550433                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1593550433                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1593550433                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008347                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008347                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004623                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004623                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004623                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004623                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 221205.865777                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 221205.865777                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 102121.133333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 102121.133333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 220958.185385                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 220958.185385                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 220958.185385                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 220958.185385                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
