{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532623779054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532623779054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 26 13:49:38 2018 " "Processing started: Thu Jul 26 13:49:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532623779054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532623779054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RELOGAO -c RELOGAO " "Command: quartus_map --read_settings_files=on --write_settings_files=off RELOGAO -c RELOGAO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532623779054 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1532623779444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definir_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file definir_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Definir_TIME-arc_Definir_TIME " "Found design unit 1: Definir_TIME-arc_Definir_TIME" {  } { { "Definir_TIME.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Definir_TIME.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532623779851 ""} { "Info" "ISGN_ENTITY_NAME" "1 Definir_TIME " "Found entity 1: Definir_TIME" {  } { { "Definir_TIME.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Definir_TIME.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532623779851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532623779851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RELOGAO-arch_Reloginho " "Found design unit 1: RELOGAO-arch_Reloginho" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532623779851 ""} { "Info" "ISGN_ENTITY_NAME" "1 RELOGAO " "Found entity 1: RELOGAO" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532623779851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532623779851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor_Freq-arc_Divider " "Found design unit 1: Divisor_Freq-arc_Divider" {  } { { "Divisor_Freq.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Divisor_Freq.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532623779851 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Freq " "Found entity 1: Divisor_Freq" {  } { { "Divisor_Freq.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Divisor_Freq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532623779851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532623779851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7-arch_display_7 " "Found design unit 1: display_7-arch_display_7" {  } { { "display_7.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532623779866 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7 " "Found entity 1: display_7" {  } { { "display_7.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532623779866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532623779866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sincrono_dividido.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_sincrono_dividido.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador_Sincrono_Dividido-arch_Contador_Sincrono_Dividido " "Found design unit 1: Contador_Sincrono_Dividido-arch_Contador_Sincrono_Dividido" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532623779866 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador_Sincrono_Dividido " "Found entity 1: Contador_Sincrono_Dividido" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532623779866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532623779866 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mudarGMT.vhd " "Can't analyze file -- file mudarGMT.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1532623779866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RELOGAO " "Elaborating entity \"RELOGAO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1532623779898 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg1 RELOGAO.vhd(136) " "VHDL Process Statement warning at RELOGAO.vhd(136): signal \"seg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779898 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg2 RELOGAO.vhd(137) " "VHDL Process Statement warning at RELOGAO.vhd(137): signal \"seg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779898 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min1 RELOGAO.vhd(138) " "VHDL Process Statement warning at RELOGAO.vhd(138): signal \"min1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779898 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min2 RELOGAO.vhd(139) " "VHDL Process Statement warning at RELOGAO.vhd(139): signal \"min2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779898 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hora1 RELOGAO.vhd(140) " "VHDL Process Statement warning at RELOGAO.vhd(140): signal \"hora1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779898 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hora2 RELOGAO.vhd(141) " "VHDL Process Statement warning at RELOGAO.vhd(141): signal \"hora2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779898 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SaidaS1 RELOGAO.vhd(142) " "VHDL Process Statement warning at RELOGAO.vhd(142): signal \"SaidaS1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779898 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SaidaS1 RELOGAO.vhd(144) " "VHDL Process Statement warning at RELOGAO.vhd(144): signal \"SaidaS1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779898 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SaidaS2 RELOGAO.vhd(148) " "VHDL Process Statement warning at RELOGAO.vhd(148): signal \"SaidaS2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779898 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ledAlarme RELOGAO.vhd(152) " "VHDL Process Statement warning at RELOGAO.vhd(152): signal \"ledAlarme\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salvarAlarme RELOGAO.vhd(152) " "VHDL Process Statement warning at RELOGAO.vhd(152): signal \"salvarAlarme\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SaidaS1 RELOGAO.vhd(152) " "VHDL Process Statement warning at RELOGAO.vhd(152): signal \"SaidaS1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pisca RELOGAO.vhd(155) " "VHDL Process Statement warning at RELOGAO.vhd(155): signal \"pisca\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pisca RELOGAO.vhd(160) " "VHDL Process Statement warning at RELOGAO.vhd(160): signal \"pisca\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "para RELOGAO.vhd(165) " "VHDL Process Statement warning at RELOGAO.vhd(165): signal \"para\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ledAlarme RELOGAO.vhd(170) " "VHDL Process Statement warning at RELOGAO.vhd(170): signal \"ledAlarme\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledAlarme RELOGAO.vhd(123) " "VHDL Process Statement warning at RELOGAO.vhd(123): inferring latch(es) for signal or variable \"ledAlarme\", which holds its previous value in one or more paths through the process" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pisca RELOGAO.vhd(123) " "VHDL Process Statement warning at RELOGAO.vhd(123): inferring latch(es) for signal or variable \"pisca\", which holds its previous value in one or more paths through the process" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg1A RELOGAO.vhd(123) " "VHDL Process Statement warning at RELOGAO.vhd(123): inferring latch(es) for signal or variable \"seg1A\", which holds its previous value in one or more paths through the process" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg2A RELOGAO.vhd(123) " "VHDL Process Statement warning at RELOGAO.vhd(123): inferring latch(es) for signal or variable \"seg2A\", which holds its previous value in one or more paths through the process" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min1A RELOGAO.vhd(123) " "VHDL Process Statement warning at RELOGAO.vhd(123): inferring latch(es) for signal or variable \"min1A\", which holds its previous value in one or more paths through the process" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min2A RELOGAO.vhd(123) " "VHDL Process Statement warning at RELOGAO.vhd(123): inferring latch(es) for signal or variable \"min2A\", which holds its previous value in one or more paths through the process" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hora1A RELOGAO.vhd(123) " "VHDL Process Statement warning at RELOGAO.vhd(123): inferring latch(es) for signal or variable \"hora1A\", which holds its previous value in one or more paths through the process" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hora2A RELOGAO.vhd(123) " "VHDL Process Statement warning at RELOGAO.vhd(123): inferring latch(es) for signal or variable \"hora2A\", which holds its previous value in one or more paths through the process" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salvarAlarme RELOGAO.vhd(123) " "VHDL Process Statement warning at RELOGAO.vhd(123): inferring latch(es) for signal or variable \"salvarAlarme\", which holds its previous value in one or more paths through the process" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VERAOUNAO RELOGAO.vhd(178) " "VHDL Process Statement warning at RELOGAO.vhd(178): signal \"VERAOUNAO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempos RELOGAO.vhd(179) " "VHDL Process Statement warning at RELOGAO.vhd(179): signal \"tempos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempos RELOGAO.vhd(181) " "VHDL Process Statement warning at RELOGAO.vhd(181): signal \"tempos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[0\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[0\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[1\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[1\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[2\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[2\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[3\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[3\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[4\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[4\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[5\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[5\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[6\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[6\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[7\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[7\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[8\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[8\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[9\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[9\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[10\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[10\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[11\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[11\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[12\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[12\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[13\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[13\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[14\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[14\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[15\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[15\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[16\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[16\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[17\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[17\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[18\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[18\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[19\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[19\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[20\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[20\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[21\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[21\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[22\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[22\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[23\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[23\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[24\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[24\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[25\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[25\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[26\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[26\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[27\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[27\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[28\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[28\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[29\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[29\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[30\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[30\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[31\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[31\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[32\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[32\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[33\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[33\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[34\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[34\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[35\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[35\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[36\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[36\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[37\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[37\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[38\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[38\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[39\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[39\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[40\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[40\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salvarAlarme\[41\] RELOGAO.vhd(123) " "Inferred latch for \"salvarAlarme\[41\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hora2A\[0\] RELOGAO.vhd(123) " "Inferred latch for \"hora2A\[0\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hora2A\[1\] RELOGAO.vhd(123) " "Inferred latch for \"hora2A\[1\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hora2A\[2\] RELOGAO.vhd(123) " "Inferred latch for \"hora2A\[2\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hora2A\[3\] RELOGAO.vhd(123) " "Inferred latch for \"hora2A\[3\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hora1A\[0\] RELOGAO.vhd(123) " "Inferred latch for \"hora1A\[0\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hora1A\[1\] RELOGAO.vhd(123) " "Inferred latch for \"hora1A\[1\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hora1A\[2\] RELOGAO.vhd(123) " "Inferred latch for \"hora1A\[2\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hora1A\[3\] RELOGAO.vhd(123) " "Inferred latch for \"hora1A\[3\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2A\[0\] RELOGAO.vhd(123) " "Inferred latch for \"min2A\[0\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2A\[1\] RELOGAO.vhd(123) " "Inferred latch for \"min2A\[1\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2A\[2\] RELOGAO.vhd(123) " "Inferred latch for \"min2A\[2\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2A\[3\] RELOGAO.vhd(123) " "Inferred latch for \"min2A\[3\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1A\[0\] RELOGAO.vhd(123) " "Inferred latch for \"min1A\[0\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1A\[1\] RELOGAO.vhd(123) " "Inferred latch for \"min1A\[1\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1A\[2\] RELOGAO.vhd(123) " "Inferred latch for \"min1A\[2\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1A\[3\] RELOGAO.vhd(123) " "Inferred latch for \"min1A\[3\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2A\[0\] RELOGAO.vhd(123) " "Inferred latch for \"seg2A\[0\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2A\[1\] RELOGAO.vhd(123) " "Inferred latch for \"seg2A\[1\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2A\[2\] RELOGAO.vhd(123) " "Inferred latch for \"seg2A\[2\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2A\[3\] RELOGAO.vhd(123) " "Inferred latch for \"seg2A\[3\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1A\[0\] RELOGAO.vhd(123) " "Inferred latch for \"seg1A\[0\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1A\[1\] RELOGAO.vhd(123) " "Inferred latch for \"seg1A\[1\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1A\[2\] RELOGAO.vhd(123) " "Inferred latch for \"seg1A\[2\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1A\[3\] RELOGAO.vhd(123) " "Inferred latch for \"seg1A\[3\]\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pisca RELOGAO.vhd(123) " "Inferred latch for \"pisca\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledAlarme RELOGAO.vhd(123) " "Inferred latch for \"ledAlarme\" at RELOGAO.vhd(123)" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 "|RELOGAO"}
{ "Warning" "WSGN_SEARCH_FILE" "display_lcd.vhd 2 1 " "Using design file display_lcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_LCD-Behavior " "Found design unit 1: Display_LCD-Behavior" {  } { { "display_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_lcd.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_LCD " "Found entity 1: Display_LCD" {  } { { "display_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532623779913 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1532623779913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_LCD Display_LCD:lCdzinho " "Elaborating entity \"Display_LCD\" for hierarchy \"Display_LCD:lCdzinho\"" {  } { { "RELOGAO.vhd" "lCdzinho" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532623779929 ""}
{ "Warning" "WSGN_SEARCH_FILE" "conversor_lcd.vhd 2 1 " "Using design file conversor_lcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor_LCD-Behavioral " "Found design unit 1: conversor_LCD-Behavioral" {  } { { "conversor_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_lcd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532623779929 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversor_LCD " "Found entity 1: conversor_LCD" {  } { { "conversor_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532623779929 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1532623779929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_LCD Display_LCD:lCdzinho\|conversor_LCD:conv_LCD " "Elaborating entity \"conversor_LCD\" for hierarchy \"Display_LCD:lCdzinho\|conversor_LCD:conv_LCD\"" {  } { { "display_lcd.vhd" "conv_LCD" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_lcd.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532623779944 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo_bin\[0\] conversor_lcd.vhd(122) " "Inferred latch for \"tempo_bin\[0\]\" at conversor_lcd.vhd(122)" {  } { { "conversor_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_lcd.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779944 "|RELOGAO|Display_LCD:lCdzinho|conversor_LCD:conv_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo_bin\[1\] conversor_lcd.vhd(122) " "Inferred latch for \"tempo_bin\[1\]\" at conversor_lcd.vhd(122)" {  } { { "conversor_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_lcd.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779944 "|RELOGAO|Display_LCD:lCdzinho|conversor_LCD:conv_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo_bin\[2\] conversor_lcd.vhd(122) " "Inferred latch for \"tempo_bin\[2\]\" at conversor_lcd.vhd(122)" {  } { { "conversor_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_lcd.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779944 "|RELOGAO|Display_LCD:lCdzinho|conversor_LCD:conv_LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo_bin\[3\] conversor_lcd.vhd(122) " "Inferred latch for \"tempo_bin\[3\]\" at conversor_lcd.vhd(122)" {  } { { "conversor_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_lcd.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779944 "|RELOGAO|Display_LCD:lCdzinho|conversor_LCD:conv_LCD"}
{ "Warning" "WSGN_SEARCH_FILE" "conversor_ascii.vhd 2 1 " "Using design file conversor_ascii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor_ASCII-arch_conversor_ASCII " "Found design unit 1: conversor_ASCII-arch_conversor_ASCII" {  } { { "conversor_ascii.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_ascii.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532623779976 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversor_ASCII " "Found entity 1: conversor_ASCII" {  } { { "conversor_ascii.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_ascii.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532623779976 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1532623779976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_ASCII Display_LCD:lCdzinho\|conversor_LCD:conv_LCD\|conversor_ASCII:min1c " "Elaborating entity \"conversor_ASCII\" for hierarchy \"Display_LCD:lCdzinho\|conversor_LCD:conv_LCD\|conversor_ASCII:min1c\"" {  } { { "conversor_lcd.vhd" "min1c" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_lcd.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532623779976 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna\[0\] conversor_ascii.vhd(29) " "Inferred latch for \"coluna\[0\]\" at conversor_ascii.vhd(29)" {  } { { "conversor_ascii.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_ascii.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779976 "|RELOGAO|Display_LCD:lCdzinho|conversor_LCD:conv_LCD|conversor_ASCII:min1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna\[1\] conversor_ascii.vhd(29) " "Inferred latch for \"coluna\[1\]\" at conversor_ascii.vhd(29)" {  } { { "conversor_ascii.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_ascii.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779976 "|RELOGAO|Display_LCD:lCdzinho|conversor_LCD:conv_LCD|conversor_ASCII:min1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna\[2\] conversor_ascii.vhd(29) " "Inferred latch for \"coluna\[2\]\" at conversor_ascii.vhd(29)" {  } { { "conversor_ascii.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_ascii.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779976 "|RELOGAO|Display_LCD:lCdzinho|conversor_LCD:conv_LCD|conversor_ASCII:min1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna\[3\] conversor_ascii.vhd(29) " "Inferred latch for \"coluna\[3\]\" at conversor_ascii.vhd(29)" {  } { { "conversor_ascii.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_ascii.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779976 "|RELOGAO|Display_LCD:lCdzinho|conversor_LCD:conv_LCD|conversor_ASCII:min1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha\[0\] conversor_ascii.vhd(17) " "Inferred latch for \"linha\[0\]\" at conversor_ascii.vhd(17)" {  } { { "conversor_ascii.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_ascii.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779976 "|RELOGAO|Display_LCD:lCdzinho|conversor_LCD:conv_LCD|conversor_ASCII:min1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha\[1\] conversor_ascii.vhd(17) " "Inferred latch for \"linha\[1\]\" at conversor_ascii.vhd(17)" {  } { { "conversor_ascii.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_ascii.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779976 "|RELOGAO|Display_LCD:lCdzinho|conversor_LCD:conv_LCD|conversor_ASCII:min1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha\[2\] conversor_ascii.vhd(17) " "Inferred latch for \"linha\[2\]\" at conversor_ascii.vhd(17)" {  } { { "conversor_ascii.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_ascii.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779976 "|RELOGAO|Display_LCD:lCdzinho|conversor_LCD:conv_LCD|conversor_ASCII:min1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha\[3\] conversor_ascii.vhd(17) " "Inferred latch for \"linha\[3\]\" at conversor_ascii.vhd(17)" {  } { { "conversor_ascii.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/conversor_ascii.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779976 "|RELOGAO|Display_LCD:lCdzinho|conversor_LCD:conv_LCD|conversor_ASCII:min1c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor_Freq Divisor_Freq:ClockAla " "Elaborating entity \"Divisor_Freq\" for hierarchy \"Divisor_Freq:ClockAla\"" {  } { { "RELOGAO.vhd" "ClockAla" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532623779976 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D Divisor_Freq.vhd(53) " "VHDL Process Statement warning at Divisor_Freq.vhd(53): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divisor_Freq.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Divisor_Freq.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779976 "|RELOGAO|Divisor_Freq:ClockAla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Definir_TIME Definir_TIME:TEMPOSEG " "Elaborating entity \"Definir_TIME\" for hierarchy \"Definir_TIME:TEMPOSEG\"" {  } { { "RELOGAO.vhd" "TEMPOSEG" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532623779976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_Sincrono_Dividido Contador_Sincrono_Dividido:Contador " "Elaborating entity \"Contador_Sincrono_Dividido\" for hierarchy \"Contador_Sincrono_Dividido:Contador\"" {  } { { "RELOGAO.vhd" "Contador" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532623779991 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comeco Contador_Sincrono_Dividido.vhd(45) " "VHDL Process Statement warning at Contador_Sincrono_Dividido.vhd(45): signal \"comeco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain Contador_Sincrono_Dividido.vhd(46) " "VHDL Process Statement warning at Contador_Sincrono_Dividido.vhd(46): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin Contador_Sincrono_Dividido.vhd(47) " "VHDL Process Statement warning at Contador_Sincrono_Dividido.vhd(47): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin Contador_Sincrono_Dividido.vhd(48) " "VHDL Process Statement warning at Contador_Sincrono_Dividido.vhd(48): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din Contador_Sincrono_Dividido.vhd(49) " "VHDL Process Statement warning at Contador_Sincrono_Dividido.vhd(49): signal \"Din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ein Contador_Sincrono_Dividido.vhd(50) " "VHDL Process Statement warning at Contador_Sincrono_Dividido.vhd(50): signal \"Ein\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Fin Contador_Sincrono_Dividido.vhd(51) " "VHDL Process Statement warning at Contador_Sincrono_Dividido.vhd(51): signal \"Fin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ain Contador_Sincrono_Dividido.vhd(52) " "VHDL Process Statement warning at Contador_Sincrono_Dividido.vhd(52): signal \"Ain\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bin Contador_Sincrono_Dividido.vhd(53) " "VHDL Process Statement warning at Contador_Sincrono_Dividido.vhd(53): signal \"Bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cin Contador_Sincrono_Dividido.vhd(54) " "VHDL Process Statement warning at Contador_Sincrono_Dividido.vhd(54): signal \"Cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Din Contador_Sincrono_Dividido.vhd(55) " "VHDL Process Statement warning at Contador_Sincrono_Dividido.vhd(55): signal \"Din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ein Contador_Sincrono_Dividido.vhd(56) " "VHDL Process Statement warning at Contador_Sincrono_Dividido.vhd(56): signal \"Ein\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Fin Contador_Sincrono_Dividido.vhd(57) " "VHDL Process Statement warning at Contador_Sincrono_Dividido.vhd(57): signal \"Fin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comeco Contador_Sincrono_Dividido.vhd(60) " "VHDL Process Statement warning at Contador_Sincrono_Dividido.vhd(60): signal \"comeco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7 display_7:SEGUNDOS " "Elaborating entity \"display_7\" for hierarchy \"display_7:SEGUNDOS\"" {  } { { "RELOGAO.vhd" "SEGUNDOS" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532623779991 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] display_7.vhd(13) " "Inferred latch for \"S\[0\]\" at display_7.vhd(13)" {  } { { "display_7.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_7.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador|display_7:SEGUNDOS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] display_7.vhd(13) " "Inferred latch for \"S\[1\]\" at display_7.vhd(13)" {  } { { "display_7.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_7.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador|display_7:SEGUNDOS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] display_7.vhd(13) " "Inferred latch for \"S\[2\]\" at display_7.vhd(13)" {  } { { "display_7.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_7.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador|display_7:SEGUNDOS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] display_7.vhd(13) " "Inferred latch for \"S\[3\]\" at display_7.vhd(13)" {  } { { "display_7.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_7.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador|display_7:SEGUNDOS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] display_7.vhd(13) " "Inferred latch for \"S\[4\]\" at display_7.vhd(13)" {  } { { "display_7.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_7.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador|display_7:SEGUNDOS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] display_7.vhd(13) " "Inferred latch for \"S\[5\]\" at display_7.vhd(13)" {  } { { "display_7.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_7.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador|display_7:SEGUNDOS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] display_7.vhd(13) " "Inferred latch for \"S\[6\]\" at display_7.vhd(13)" {  } { { "display_7.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_7.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1532623779991 "|RELOGAO|Contador_Sincrono_Dividido:Contador|display_7:SEGUNDOS"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "display_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_lcd.vhd" 46 -1 0 } } { "display_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_lcd.vhd" 175 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1532623781192 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1532623781192 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q0\[0\] Contador_Sincrono_Dividido:Contador\|Q0\[0\]~_emulated Contador_Sincrono_Dividido:Contador\|Q0\[0\]~1 " "Register \"Contador_Sincrono_Dividido:Contador\|Q0\[0\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q0\[0\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q0\[0\]~1\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q0\[1\] Contador_Sincrono_Dividido:Contador\|Q0\[1\]~_emulated Contador_Sincrono_Dividido:Contador\|Q0\[1\]~5 " "Register \"Contador_Sincrono_Dividido:Contador\|Q0\[1\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q0\[1\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q0\[1\]~5\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q0\[2\] Contador_Sincrono_Dividido:Contador\|Q0\[2\]~_emulated Contador_Sincrono_Dividido:Contador\|Q0\[2\]~9 " "Register \"Contador_Sincrono_Dividido:Contador\|Q0\[2\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q0\[2\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q0\[2\]~9\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q0\[3\] Contador_Sincrono_Dividido:Contador\|Q0\[3\]~_emulated Contador_Sincrono_Dividido:Contador\|Q0\[3\]~13 " "Register \"Contador_Sincrono_Dividido:Contador\|Q0\[3\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q0\[3\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q0\[3\]~13\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q1\[0\] Contador_Sincrono_Dividido:Contador\|Q1\[0\]~_emulated Contador_Sincrono_Dividido:Contador\|Q1\[0\]~1 " "Register \"Contador_Sincrono_Dividido:Contador\|Q1\[0\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q1\[0\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q1\[0\]~1\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q1\[1\] Contador_Sincrono_Dividido:Contador\|Q1\[1\]~_emulated Contador_Sincrono_Dividido:Contador\|Q1\[1\]~5 " "Register \"Contador_Sincrono_Dividido:Contador\|Q1\[1\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q1\[1\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q1\[1\]~5\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q1\[2\] Contador_Sincrono_Dividido:Contador\|Q1\[2\]~_emulated Contador_Sincrono_Dividido:Contador\|Q1\[2\]~9 " "Register \"Contador_Sincrono_Dividido:Contador\|Q1\[2\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q1\[2\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q1\[2\]~9\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q1\[3\] Contador_Sincrono_Dividido:Contador\|Q1\[3\]~_emulated Contador_Sincrono_Dividido:Contador\|Q1\[3\]~13 " "Register \"Contador_Sincrono_Dividido:Contador\|Q1\[3\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q1\[3\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q1\[3\]~13\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q2\[0\] Contador_Sincrono_Dividido:Contador\|Q2\[0\]~_emulated Contador_Sincrono_Dividido:Contador\|Q2\[0\]~1 " "Register \"Contador_Sincrono_Dividido:Contador\|Q2\[0\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q2\[0\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q2\[0\]~1\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q2\[1\] Contador_Sincrono_Dividido:Contador\|Q2\[1\]~_emulated Contador_Sincrono_Dividido:Contador\|Q2\[1\]~5 " "Register \"Contador_Sincrono_Dividido:Contador\|Q2\[1\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q2\[1\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q2\[1\]~5\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q2\[2\] Contador_Sincrono_Dividido:Contador\|Q2\[2\]~_emulated Contador_Sincrono_Dividido:Contador\|Q2\[2\]~9 " "Register \"Contador_Sincrono_Dividido:Contador\|Q2\[2\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q2\[2\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q2\[2\]~9\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q2\[3\] Contador_Sincrono_Dividido:Contador\|Q2\[3\]~_emulated Contador_Sincrono_Dividido:Contador\|Q2\[3\]~13 " "Register \"Contador_Sincrono_Dividido:Contador\|Q2\[3\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q2\[3\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q2\[3\]~13\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q3\[0\] Contador_Sincrono_Dividido:Contador\|Q3\[0\]~_emulated Contador_Sincrono_Dividido:Contador\|Q3\[0\]~1 " "Register \"Contador_Sincrono_Dividido:Contador\|Q3\[0\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q3\[0\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q3\[0\]~1\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q3[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q3\[1\] Contador_Sincrono_Dividido:Contador\|Q3\[1\]~_emulated Contador_Sincrono_Dividido:Contador\|Q3\[1\]~5 " "Register \"Contador_Sincrono_Dividido:Contador\|Q3\[1\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q3\[1\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q3\[1\]~5\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q3[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q3\[2\] Contador_Sincrono_Dividido:Contador\|Q3\[2\]~_emulated Contador_Sincrono_Dividido:Contador\|Q3\[2\]~9 " "Register \"Contador_Sincrono_Dividido:Contador\|Q3\[2\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q3\[2\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q3\[2\]~9\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q3\[3\] Contador_Sincrono_Dividido:Contador\|Q3\[3\]~_emulated Contador_Sincrono_Dividido:Contador\|Q3\[3\]~13 " "Register \"Contador_Sincrono_Dividido:Contador\|Q3\[3\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q3\[3\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q3\[3\]~13\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q3[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q4\[0\] Contador_Sincrono_Dividido:Contador\|Q4\[0\]~_emulated Contador_Sincrono_Dividido:Contador\|Q4\[0\]~1 " "Register \"Contador_Sincrono_Dividido:Contador\|Q4\[0\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q4\[0\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q4\[0\]~1\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q4[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q4\[1\] Contador_Sincrono_Dividido:Contador\|Q4\[1\]~_emulated Contador_Sincrono_Dividido:Contador\|Q4\[1\]~5 " "Register \"Contador_Sincrono_Dividido:Contador\|Q4\[1\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q4\[1\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q4\[1\]~5\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q4[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q4\[2\] Contador_Sincrono_Dividido:Contador\|Q4\[2\]~_emulated Contador_Sincrono_Dividido:Contador\|Q4\[2\]~9 " "Register \"Contador_Sincrono_Dividido:Contador\|Q4\[2\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q4\[2\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q4\[2\]~9\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q4[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q4\[3\] Contador_Sincrono_Dividido:Contador\|Q4\[3\]~_emulated Contador_Sincrono_Dividido:Contador\|Q4\[3\]~13 " "Register \"Contador_Sincrono_Dividido:Contador\|Q4\[3\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q4\[3\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q4\[3\]~13\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q4[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q5\[3\] Contador_Sincrono_Dividido:Contador\|Q5\[3\]~_emulated Contador_Sincrono_Dividido:Contador\|Q5\[3\]~1 " "Register \"Contador_Sincrono_Dividido:Contador\|Q5\[3\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q5\[3\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q5\[3\]~1\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q5[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q5\[2\] Contador_Sincrono_Dividido:Contador\|Q5\[2\]~_emulated Contador_Sincrono_Dividido:Contador\|Q5\[2\]~5 " "Register \"Contador_Sincrono_Dividido:Contador\|Q5\[2\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q5\[2\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q5\[2\]~5\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q5[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q5\[1\] Contador_Sincrono_Dividido:Contador\|Q5\[1\]~_emulated Contador_Sincrono_Dividido:Contador\|Q5\[1\]~9 " "Register \"Contador_Sincrono_Dividido:Contador\|Q5\[1\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q5\[1\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q5\[1\]~9\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q5[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|Q5\[0\] Contador_Sincrono_Dividido:Contador\|Q5\[0\]~_emulated Contador_Sincrono_Dividido:Contador\|Q5\[0\]~13 " "Register \"Contador_Sincrono_Dividido:Contador\|Q5\[0\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|Q5\[0\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|Q5\[0\]~13\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|Q5[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|A\[0\] Contador_Sincrono_Dividido:Contador\|A\[0\]~_emulated Contador_Sincrono_Dividido:Contador\|A\[0\]~1 " "Register \"Contador_Sincrono_Dividido:Contador\|A\[0\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|A\[0\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|A\[0\]~1\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|A[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|A\[1\] Contador_Sincrono_Dividido:Contador\|A\[1\]~_emulated Contador_Sincrono_Dividido:Contador\|A\[1\]~6 " "Register \"Contador_Sincrono_Dividido:Contador\|A\[1\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|A\[1\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|A\[1\]~6\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|A[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|A\[2\] Contador_Sincrono_Dividido:Contador\|A\[2\]~_emulated Contador_Sincrono_Dividido:Contador\|A\[2\]~11 " "Register \"Contador_Sincrono_Dividido:Contador\|A\[2\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|A\[2\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|A\[2\]~11\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|A[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|A\[3\] Contador_Sincrono_Dividido:Contador\|A\[3\]~_emulated Contador_Sincrono_Dividido:Contador\|A\[3\]~16 " "Register \"Contador_Sincrono_Dividido:Contador\|A\[3\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|A\[3\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|A\[3\]~16\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|A[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|B\[0\] Contador_Sincrono_Dividido:Contador\|B\[0\]~_emulated Contador_Sincrono_Dividido:Contador\|B\[0\]~1 " "Register \"Contador_Sincrono_Dividido:Contador\|B\[0\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|B\[0\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|B\[0\]~1\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|B[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|B\[1\] Contador_Sincrono_Dividido:Contador\|B\[1\]~_emulated Contador_Sincrono_Dividido:Contador\|B\[1\]~6 " "Register \"Contador_Sincrono_Dividido:Contador\|B\[1\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|B\[1\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|B\[1\]~6\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|B[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|B\[2\] Contador_Sincrono_Dividido:Contador\|B\[2\]~_emulated Contador_Sincrono_Dividido:Contador\|B\[2\]~11 " "Register \"Contador_Sincrono_Dividido:Contador\|B\[2\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|B\[2\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|B\[2\]~11\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|B[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|B\[3\] Contador_Sincrono_Dividido:Contador\|B\[3\]~_emulated Contador_Sincrono_Dividido:Contador\|B\[3\]~16 " "Register \"Contador_Sincrono_Dividido:Contador\|B\[3\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|B\[3\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|B\[3\]~16\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|B[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|C\[0\] Contador_Sincrono_Dividido:Contador\|C\[0\]~_emulated Contador_Sincrono_Dividido:Contador\|C\[0\]~1 " "Register \"Contador_Sincrono_Dividido:Contador\|C\[0\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|C\[0\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|C\[0\]~1\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|C[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|C\[1\] Contador_Sincrono_Dividido:Contador\|C\[1\]~_emulated Contador_Sincrono_Dividido:Contador\|C\[1\]~6 " "Register \"Contador_Sincrono_Dividido:Contador\|C\[1\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|C\[1\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|C\[1\]~6\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|C[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|C\[2\] Contador_Sincrono_Dividido:Contador\|C\[2\]~_emulated Contador_Sincrono_Dividido:Contador\|C\[2\]~11 " "Register \"Contador_Sincrono_Dividido:Contador\|C\[2\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|C\[2\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|C\[2\]~11\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|C[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|C\[3\] Contador_Sincrono_Dividido:Contador\|C\[3\]~_emulated Contador_Sincrono_Dividido:Contador\|C\[3\]~16 " "Register \"Contador_Sincrono_Dividido:Contador\|C\[3\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|C\[3\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|C\[3\]~16\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|C[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|D\[0\] Contador_Sincrono_Dividido:Contador\|D\[0\]~_emulated Contador_Sincrono_Dividido:Contador\|D\[0\]~1 " "Register \"Contador_Sincrono_Dividido:Contador\|D\[0\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|D\[0\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|D\[0\]~1\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|D[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|D\[1\] Contador_Sincrono_Dividido:Contador\|D\[1\]~_emulated Contador_Sincrono_Dividido:Contador\|D\[1\]~6 " "Register \"Contador_Sincrono_Dividido:Contador\|D\[1\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|D\[1\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|D\[1\]~6\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|D[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|D\[2\] Contador_Sincrono_Dividido:Contador\|D\[2\]~_emulated Contador_Sincrono_Dividido:Contador\|D\[2\]~11 " "Register \"Contador_Sincrono_Dividido:Contador\|D\[2\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|D\[2\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|D\[2\]~11\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|D[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|D\[3\] Contador_Sincrono_Dividido:Contador\|D\[3\]~_emulated Contador_Sincrono_Dividido:Contador\|D\[3\]~16 " "Register \"Contador_Sincrono_Dividido:Contador\|D\[3\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|D\[3\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|D\[3\]~16\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|D[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|E\[0\] Contador_Sincrono_Dividido:Contador\|E\[0\]~_emulated Contador_Sincrono_Dividido:Contador\|E\[0\]~1 " "Register \"Contador_Sincrono_Dividido:Contador\|E\[0\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|E\[0\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|E\[0\]~1\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|E[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|E\[1\] Contador_Sincrono_Dividido:Contador\|E\[1\]~_emulated Contador_Sincrono_Dividido:Contador\|E\[1\]~6 " "Register \"Contador_Sincrono_Dividido:Contador\|E\[1\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|E\[1\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|E\[1\]~6\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|E[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|E\[2\] Contador_Sincrono_Dividido:Contador\|E\[2\]~_emulated Contador_Sincrono_Dividido:Contador\|E\[2\]~11 " "Register \"Contador_Sincrono_Dividido:Contador\|E\[2\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|E\[2\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|E\[2\]~11\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|E[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|E\[3\] Contador_Sincrono_Dividido:Contador\|E\[3\]~_emulated Contador_Sincrono_Dividido:Contador\|E\[3\]~16 " "Register \"Contador_Sincrono_Dividido:Contador\|E\[3\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|E\[3\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|E\[3\]~16\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|E[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|F\[3\] Contador_Sincrono_Dividido:Contador\|F\[3\]~_emulated Contador_Sincrono_Dividido:Contador\|F\[3\]~1 " "Register \"Contador_Sincrono_Dividido:Contador\|F\[3\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|F\[3\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|F\[3\]~1\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|F[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|F\[2\] Contador_Sincrono_Dividido:Contador\|F\[2\]~_emulated Contador_Sincrono_Dividido:Contador\|F\[2\]~6 " "Register \"Contador_Sincrono_Dividido:Contador\|F\[2\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|F\[2\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|F\[2\]~6\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|F[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|F\[1\] Contador_Sincrono_Dividido:Contador\|F\[1\]~_emulated Contador_Sincrono_Dividido:Contador\|F\[1\]~11 " "Register \"Contador_Sincrono_Dividido:Contador\|F\[1\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|F\[1\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|F\[1\]~11\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|F[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Contador_Sincrono_Dividido:Contador\|F\[0\] Contador_Sincrono_Dividido:Contador\|F\[0\]~_emulated Contador_Sincrono_Dividido:Contador\|F\[0\]~16 " "Register \"Contador_Sincrono_Dividido:Contador\|F\[0\]\" is converted into an equivalent circuit using register \"Contador_Sincrono_Dividido:Contador\|F\[0\]~_emulated\" and latch \"Contador_Sincrono_Dividido:Contador\|F\[0\]~16\"" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1532623781192 "|RELOGAO|Contador_Sincrono_Dividido:Contador|F[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1532623781192 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Display_LCD:lCdzinho\|DATA_BUS\[0\]~synth " "Node \"Display_LCD:lCdzinho\|DATA_BUS\[0\]~synth\"" {  } { { "display_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_lcd.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532623781552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Display_LCD:lCdzinho\|DATA_BUS\[1\]~synth " "Node \"Display_LCD:lCdzinho\|DATA_BUS\[1\]~synth\"" {  } { { "display_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_lcd.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532623781552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Display_LCD:lCdzinho\|DATA_BUS\[2\]~synth " "Node \"Display_LCD:lCdzinho\|DATA_BUS\[2\]~synth\"" {  } { { "display_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_lcd.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532623781552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Display_LCD:lCdzinho\|DATA_BUS\[3\]~synth " "Node \"Display_LCD:lCdzinho\|DATA_BUS\[3\]~synth\"" {  } { { "display_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_lcd.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532623781552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Display_LCD:lCdzinho\|DATA_BUS\[4\]~synth " "Node \"Display_LCD:lCdzinho\|DATA_BUS\[4\]~synth\"" {  } { { "display_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_lcd.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532623781552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Display_LCD:lCdzinho\|DATA_BUS\[5\]~synth " "Node \"Display_LCD:lCdzinho\|DATA_BUS\[5\]~synth\"" {  } { { "display_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_lcd.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532623781552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Display_LCD:lCdzinho\|DATA_BUS\[6\]~synth " "Node \"Display_LCD:lCdzinho\|DATA_BUS\[6\]~synth\"" {  } { { "display_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_lcd.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532623781552 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Display_LCD:lCdzinho\|DATA_BUS\[7\]~synth " "Node \"Display_LCD:lCdzinho\|DATA_BUS\[7\]~synth\"" {  } { { "display_lcd.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/display_lcd.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532623781552 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1532623781552 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[42\] VCC " "Pin \"Saida\[42\]\" is stuck at VCC" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|Saida[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[43\] VCC " "Pin \"Saida\[43\]\" is stuck at VCC" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|Saida[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[44\] VCC " "Pin \"Saida\[44\]\" is stuck at VCC" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|Saida[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[45\] VCC " "Pin \"Saida\[45\]\" is stuck at VCC" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|Saida[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[46\] VCC " "Pin \"Saida\[46\]\" is stuck at VCC" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|Saida[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[47\] VCC " "Pin \"Saida\[47\]\" is stuck at VCC" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|Saida[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[48\] VCC " "Pin \"Saida\[48\]\" is stuck at VCC" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|Saida[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[49\] VCC " "Pin \"Saida\[49\]\" is stuck at VCC" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|Saida[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[50\] VCC " "Pin \"Saida\[50\]\" is stuck at VCC" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|Saida[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[51\] VCC " "Pin \"Saida\[51\]\" is stuck at VCC" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|Saida[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[52\] VCC " "Pin \"Saida\[52\]\" is stuck at VCC" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|Saida[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[53\] VCC " "Pin \"Saida\[53\]\" is stuck at VCC" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|Saida[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[54\] VCC " "Pin \"Saida\[54\]\" is stuck at VCC" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|Saida[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida\[55\] VCC " "Pin \"Saida\[55\]\" is stuck at VCC" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|Saida[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532623781552 "|RELOGAO|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1532623781552 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1532623782499 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532623782499 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SegAla " "No output dependent on input pin \"SegAla\"" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532623782687 "|RELOGAO|SegAla"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MinAla " "No output dependent on input pin \"MinAla\"" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532623782687 "|RELOGAO|MinAla"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HorAla " "No output dependent on input pin \"HorAla\"" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532623782687 "|RELOGAO|HorAla"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1532623782687 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1005 " "Implemented 1005 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1532623782687 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1532623782687 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1532623782687 ""} { "Info" "ICUT_CUT_TM_LCELLS" "899 " "Implemented 899 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1532623782687 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1532623782687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532623782718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 26 13:49:42 2018 " "Processing ended: Thu Jul 26 13:49:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532623782718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532623782718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532623782718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532623782718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532623783708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532623783708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 26 13:49:43 2018 " "Processing started: Thu Jul 26 13:49:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532623783708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1532623783708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RELOGAO -c RELOGAO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RELOGAO -c RELOGAO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1532623783708 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1532623783786 ""}
{ "Info" "0" "" "Project  = RELOGAO" {  } {  } 0 0 "Project  = RELOGAO" 0 0 "Fitter" 0 0 1532623783786 ""}
{ "Info" "0" "" "Revision = RELOGAO" {  } {  } 0 0 "Revision = RELOGAO" 0 0 "Fitter" 0 0 1532623783786 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1532623783880 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RELOGAO EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"RELOGAO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1532623783911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1532623783958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1532623783958 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1532623784027 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1532623784042 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1532623784480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1532623784480 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1532623784480 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 1687 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1532623784495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 1688 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1532623784495 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 1689 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1532623784495 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1532623784495 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "135 " "TimeQuest Timing Analyzer is analyzing 135 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1532623784729 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RELOGAO.sdc " "Synopsys Design Constraints File file not found: 'RELOGAO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1532623784729 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1532623784729 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1532623784745 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1532623784776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pushAla (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R)) " "Automatically promoted node pushAla (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~29 " "Destination node comb~29" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 1177 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledAlarme " "Destination node ledAlarme" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 123 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledAlarme } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1532623784776 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pushAla } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pushAla" } } } } { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pushAla } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1532623784776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alarme (placed in PIN AC13 (CLK15, LVDSCLK7p, Input)) " "Automatically promoted node alarme (placed in PIN AC13 (CLK15, LVDSCLK7p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { alarme } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "alarme" } } } } { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarme } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1532623784776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D  " "Automatically promoted node Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Contador_Sincrono_Dividido:Contador\|aux\[0\] " "Destination node Contador_Sincrono_Dividido:Contador\|aux\[0\]" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contador_Sincrono_Dividido:Contador|aux[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D~1 " "Destination node Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D~1" {  } { { "Divisor_Freq.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Divisor_Freq.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contador_Sincrono_Dividido:Contador|Divisor_Freq:Divisor|D~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 1314 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1532623784776 ""}  } { { "Divisor_Freq.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Divisor_Freq.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contador_Sincrono_Dividido:Contador|Divisor_Freq:Divisor|D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1532623784776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Contador_Sincrono_Dividido:Contador\|Q0\[3\]~22  " "Automatically promoted node Contador_Sincrono_Dividido:Contador\|Q0\[3\]~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Contador_Sincrono_Dividido:Contador\|Q0\[0\]~2 " "Destination node Contador_Sincrono_Dividido:Contador\|Q0\[0\]~2" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contador_Sincrono_Dividido:Contador|Q0[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 742 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Contador_Sincrono_Dividido:Contador\|Q0\[1\]~6 " "Destination node Contador_Sincrono_Dividido:Contador\|Q0\[1\]~6" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contador_Sincrono_Dividido:Contador|Q0[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 746 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Contador_Sincrono_Dividido:Contador\|Q0\[2\]~10 " "Destination node Contador_Sincrono_Dividido:Contador\|Q0\[2\]~10" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contador_Sincrono_Dividido:Contador|Q0[2]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 750 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Contador_Sincrono_Dividido:Contador\|Q0\[3\]~14 " "Destination node Contador_Sincrono_Dividido:Contador\|Q0\[3\]~14" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contador_Sincrono_Dividido:Contador|Q0[3]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Contador_Sincrono_Dividido:Contador\|Q1\[0\]~2 " "Destination node Contador_Sincrono_Dividido:Contador\|Q1\[0\]~2" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contador_Sincrono_Dividido:Contador|Q1[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 758 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Contador_Sincrono_Dividido:Contador\|Q1\[1\]~6 " "Destination node Contador_Sincrono_Dividido:Contador\|Q1\[1\]~6" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contador_Sincrono_Dividido:Contador|Q1[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Contador_Sincrono_Dividido:Contador\|Q1\[2\]~10 " "Destination node Contador_Sincrono_Dividido:Contador\|Q1\[2\]~10" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contador_Sincrono_Dividido:Contador|Q1[2]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Contador_Sincrono_Dividido:Contador\|Q1\[3\]~14 " "Destination node Contador_Sincrono_Dividido:Contador\|Q1\[3\]~14" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contador_Sincrono_Dividido:Contador|Q1[3]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Contador_Sincrono_Dividido:Contador\|Q2\[0\]~2 " "Destination node Contador_Sincrono_Dividido:Contador\|Q2\[0\]~2" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contador_Sincrono_Dividido:Contador|Q2[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 774 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Contador_Sincrono_Dividido:Contador\|Q2\[1\]~6 " "Destination node Contador_Sincrono_Dividido:Contador\|Q2\[1\]~6" {  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contador_Sincrono_Dividido:Contador|Q2[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 778 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1532623784776 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1532623784776 ""}  } { { "Contador_Sincrono_Dividido.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Contador_Sincrono_Dividido.vhd" 61 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Contador_Sincrono_Dividido:Contador|Q0[3]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 1292 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1532623784776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D  " "Automatically promoted node Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D~0 " "Destination node Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D~0" {  } { { "Divisor_Freq.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Divisor_Freq.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Definir_TIME:TEMPOHORA|Divisor_Freq:DIV|D~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 1679 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1532623784792 ""}  } { { "Divisor_Freq.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Divisor_Freq.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Definir_TIME:TEMPOHORA|Divisor_Freq:DIV|D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 611 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1532623784792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D  " "Automatically promoted node Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D~0 " "Destination node Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D~0" {  } { { "Divisor_Freq.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Divisor_Freq.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Definir_TIME:TEMPOMIN|Divisor_Freq:DIV|D~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 1676 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1532623784792 ""}  } { { "Divisor_Freq.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Divisor_Freq.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Definir_TIME:TEMPOMIN|Divisor_Freq:DIV|D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1532623784792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D  " "Automatically promoted node Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D~0 " "Destination node Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D~0" {  } { { "Divisor_Freq.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Divisor_Freq.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Definir_TIME:TEMPOSEG|Divisor_Freq:DIV|D~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 1673 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1532623784792 ""}  } { { "Divisor_Freq.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/Divisor_Freq.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Definir_TIME:TEMPOSEG|Divisor_Freq:DIV|D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 696 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1532623784792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node reset (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Saida~0 " "Destination node Saida~0" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Saida~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 961 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Saida~1 " "Destination node Saida~1" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Saida~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 963 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Saida~2 " "Destination node Saida~2" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Saida~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 965 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Saida~3 " "Destination node Saida~3" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Saida~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 967 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Saida~4 " "Destination node Saida~4" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Saida~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 969 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Saida~5 " "Destination node Saida~5" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Saida~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 971 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Saida~6 " "Destination node Saida~6" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Saida~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 973 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Saida~7 " "Destination node Saida~7" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Saida~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 975 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Saida~8 " "Destination node Saida~8" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Saida~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Saida~9 " "Destination node Saida~9" {  } { { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Saida~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1532623784792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1532623784792 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1532623784792 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1532623784792 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1532623784901 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1532623784917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1532623784917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1532623784917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1532623784917 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1532623784917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1532623784917 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1532623784917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1532623784948 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1532623784948 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1532623784948 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532623784979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1532623786449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532623786840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1532623786855 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1532623788497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532623788497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1532623788624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1532623790192 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1532623790192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532623791265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1532623791265 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1532623791265 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.11 " "Total time spent on timing analysis during the Fitter is 1.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1532623791296 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1532623791296 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "89 " "Found 89 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[0\] 0 " "Pin \"DATA_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[1\] 0 " "Pin \"DATA_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[2\] 0 " "Pin \"DATA_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[3\] 0 " "Pin \"DATA_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[4\] 0 " "Pin \"DATA_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[5\] 0 " "Pin \"DATA_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[6\] 0 " "Pin \"DATA_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[7\] 0 " "Pin \"DATA_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "barulhinho 0 " "Pin \"barulhinho\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledAlarmeS 0 " "Pin \"ledAlarmeS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[0\] 0 " "Pin \"piscaLed\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[1\] 0 " "Pin \"piscaLed\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[2\] 0 " "Pin \"piscaLed\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[3\] 0 " "Pin \"piscaLed\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[4\] 0 " "Pin \"piscaLed\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[5\] 0 " "Pin \"piscaLed\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[6\] 0 " "Pin \"piscaLed\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[7\] 0 " "Pin \"piscaLed\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[8\] 0 " "Pin \"piscaLed\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[9\] 0 " "Pin \"piscaLed\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[10\] 0 " "Pin \"piscaLed\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[11\] 0 " "Pin \"piscaLed\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[12\] 0 " "Pin \"piscaLed\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[13\] 0 " "Pin \"piscaLed\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[14\] 0 " "Pin \"piscaLed\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[15\] 0 " "Pin \"piscaLed\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[16\] 0 " "Pin \"piscaLed\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "piscaLed\[17\] 0 " "Pin \"piscaLed\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[0\] 0 " "Pin \"Saida\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[1\] 0 " "Pin \"Saida\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[2\] 0 " "Pin \"Saida\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[3\] 0 " "Pin \"Saida\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[4\] 0 " "Pin \"Saida\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[5\] 0 " "Pin \"Saida\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[6\] 0 " "Pin \"Saida\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[7\] 0 " "Pin \"Saida\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[8\] 0 " "Pin \"Saida\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[9\] 0 " "Pin \"Saida\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[10\] 0 " "Pin \"Saida\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[11\] 0 " "Pin \"Saida\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[12\] 0 " "Pin \"Saida\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[13\] 0 " "Pin \"Saida\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[14\] 0 " "Pin \"Saida\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[15\] 0 " "Pin \"Saida\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[16\] 0 " "Pin \"Saida\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[17\] 0 " "Pin \"Saida\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[18\] 0 " "Pin \"Saida\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[19\] 0 " "Pin \"Saida\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[20\] 0 " "Pin \"Saida\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[21\] 0 " "Pin \"Saida\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[22\] 0 " "Pin \"Saida\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[23\] 0 " "Pin \"Saida\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[24\] 0 " "Pin \"Saida\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[25\] 0 " "Pin \"Saida\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[26\] 0 " "Pin \"Saida\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[27\] 0 " "Pin \"Saida\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[28\] 0 " "Pin \"Saida\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[29\] 0 " "Pin \"Saida\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[30\] 0 " "Pin \"Saida\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[31\] 0 " "Pin \"Saida\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[32\] 0 " "Pin \"Saida\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[33\] 0 " "Pin \"Saida\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[34\] 0 " "Pin \"Saida\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[35\] 0 " "Pin \"Saida\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[36\] 0 " "Pin \"Saida\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[37\] 0 " "Pin \"Saida\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[38\] 0 " "Pin \"Saida\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[39\] 0 " "Pin \"Saida\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[40\] 0 " "Pin \"Saida\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[41\] 0 " "Pin \"Saida\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[42\] 0 " "Pin \"Saida\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[43\] 0 " "Pin \"Saida\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[44\] 0 " "Pin \"Saida\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[45\] 0 " "Pin \"Saida\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[46\] 0 " "Pin \"Saida\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[47\] 0 " "Pin \"Saida\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[48\] 0 " "Pin \"Saida\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[49\] 0 " "Pin \"Saida\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[50\] 0 " "Pin \"Saida\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[51\] 0 " "Pin \"Saida\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[52\] 0 " "Pin \"Saida\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[53\] 0 " "Pin \"Saida\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[54\] 0 " "Pin \"Saida\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida\[55\] 0 " "Pin \"Saida\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1532623791312 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1532623791312 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1532623791530 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1532623791577 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1532623791827 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1532623792077 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[0\] a permanently enabled " "Pin DATA_BUS\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[0\]" } } } } { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1532623792186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[1\] a permanently enabled " "Pin DATA_BUS\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[1\]" } } } } { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1532623792186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[2\] a permanently enabled " "Pin DATA_BUS\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[2\]" } } } } { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1532623792186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[3\] a permanently enabled " "Pin DATA_BUS\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[3\]" } } } } { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1532623792186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[4\] a permanently enabled " "Pin DATA_BUS\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[4\]" } } } } { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1532623792186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[5\] a permanently enabled " "Pin DATA_BUS\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[5\]" } } } } { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1532623792186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[6\] a permanently enabled " "Pin DATA_BUS\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[6\]" } } } } { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1532623792186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_BUS\[7\] a permanently enabled " "Pin DATA_BUS\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_BUS[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[7\]" } } } } { "RELOGAO.vhd" "" { Text "C:/Users/Aluno/Desktop/RELOGAO/RELOGAO.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Desktop/RELOGAO/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1532623792186 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1532623792186 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1532623792186 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aluno/Desktop/RELOGAO/output_files/RELOGAO.fit.smsg " "Generated suppressed messages file C:/Users/Aluno/Desktop/RELOGAO/output_files/RELOGAO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1532623792296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532623792593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 26 13:49:52 2018 " "Processing ended: Thu Jul 26 13:49:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532623792593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532623792593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532623792593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1532623792593 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1532623793477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532623793477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 26 13:49:53 2018 " "Processing started: Thu Jul 26 13:49:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532623793477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1532623793477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RELOGAO -c RELOGAO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RELOGAO -c RELOGAO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1532623793477 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1532623794586 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1532623794633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4576 " "Peak virtual memory: 4576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532623795105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 26 13:49:55 2018 " "Processing ended: Thu Jul 26 13:49:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532623795105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532623795105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532623795105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1532623795105 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1532623795731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1532623796112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 26 13:49:55 2018 " "Processing started: Thu Jul 26 13:49:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532623796112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532623796112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RELOGAO -c RELOGAO " "Command: quartus_sta RELOGAO -c RELOGAO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532623796112 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1532623796190 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1532623796331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1532623796377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1532623796377 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "135 " "TimeQuest Timing Analyzer is analyzing 135 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1532623796502 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RELOGAO.sdc " "Synopsys Design Constraints File file not found: 'RELOGAO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1532623796565 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1532623796565 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D " "create_clock -period 1.000 -name Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796565 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796565 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name comeco comeco " "create_clock -period 1.000 -name comeco comeco" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796565 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D " "create_clock -period 1.000 -name Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796565 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D " "create_clock -period 1.000 -name Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796565 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pushAla pushAla " "create_clock -period 1.000 -name pushAla pushAla" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796565 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name alarme alarme " "create_clock -period 1.000 -name alarme alarme" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796565 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D " "create_clock -period 1.000 -name Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796565 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796565 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1532623796581 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1532623796581 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1532623796596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.466 " "Worst-case setup slack is -7.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.466      -298.312 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D  " "   -7.466      -298.312 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.635      -291.429 clock  " "   -3.635      -291.429 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.832       -80.494 pushAla  " "   -2.832       -80.494 pushAla " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.319       -43.693 alarme  " "   -2.319       -43.693 alarme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.463       -12.698 Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D  " "   -1.463       -12.698 Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.457       -10.460 Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D  " "   -1.457       -10.460 Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.203       -12.577 Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D  " "   -1.203       -12.577 Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405         0.000 comeco  " "    0.405         0.000 comeco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.543 " "Worst-case hold slack is -2.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.543       -10.136 clock  " "   -2.543       -10.136 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550       -50.736 comeco  " "   -1.550       -50.736 comeco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D  " "    0.391         0.000 Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D  " "    0.391         0.000 Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D  " "    0.391         0.000 Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.198         0.000 pushAla  " "    1.198         0.000 pushAla " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.223         0.000 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D  " "    1.223         0.000 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.544         0.000 alarme  " "    1.544         0.000 alarme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.065 " "Worst-case recovery slack is -3.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.065      -130.272 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D  " "   -3.065      -130.272 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532623796612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.320 " "Worst-case removal slack is 2.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.320         0.000 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D  " "    2.320         0.000 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532623796627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -147.380 clock  " "   -1.380      -147.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 alarme  " "   -1.380        -1.380 alarme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 comeco  " "   -1.222        -1.222 comeco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 pushAla  " "   -1.222        -1.222 pushAla " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -49.000 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D  " "   -0.500       -49.000 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D  " "   -0.500       -16.000 Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D  " "   -0.500       -16.000 Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D  " "   -0.500       -16.000 Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623796627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532623796627 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1532623797061 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1532623797061 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1532623797108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.178 " "Worst-case setup slack is -3.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.178      -123.509 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D  " "   -3.178      -123.509 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.008       -62.030 clock  " "   -1.008       -62.030 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.976       -23.240 pushAla  " "   -0.976       -23.240 pushAla " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841       -14.650 alarme  " "   -0.841       -14.650 alarme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185        -0.555 Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D  " "   -0.185        -0.555 Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179        -0.537 Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D  " "   -0.179        -0.537 Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012        -0.044 Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D  " "   -0.012        -0.044 Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534         0.000 comeco  " "    0.534         0.000 comeco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.585 " "Worst-case hold slack is -1.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.585        -6.313 clock  " "   -1.585        -6.313 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.434       -12.094 comeco  " "   -0.434       -12.094 comeco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D  " "    0.215         0.000 Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D  " "    0.215         0.000 Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D  " "    0.215         0.000 Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562         0.000 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D  " "    0.562         0.000 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825         0.000 pushAla  " "    0.825         0.000 pushAla " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.056         0.000 alarme  " "    1.056         0.000 alarme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532623797124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.142 " "Worst-case recovery slack is -1.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.142       -38.346 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D  " "   -1.142       -38.346 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532623797139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.867 " "Worst-case removal slack is 0.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867         0.000 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D  " "    0.867         0.000 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532623797155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -147.380 clock  " "   -1.380      -147.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 alarme  " "   -1.380        -1.380 alarme " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 comeco  " "   -1.222        -1.222 comeco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 pushAla  " "   -1.222        -1.222 pushAla " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -49.000 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D  " "   -0.500       -49.000 Contador_Sincrono_Dividido:Contador\|Divisor_Freq:Divisor\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D  " "   -0.500       -16.000 Definir_TIME:TEMPOHORA\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D  " "   -0.500       -16.000 Definir_TIME:TEMPOMIN\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -16.000 Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D  " "   -0.500       -16.000 Definir_TIME:TEMPOSEG\|Divisor_Freq:DIV\|D " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1532623797155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1532623797155 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1532623797577 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1532623797639 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1532623797639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532623797889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 26 13:49:57 2018 " "Processing ended: Thu Jul 26 13:49:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532623797889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532623797889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532623797889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532623797889 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 140 s " "Quartus II Full Compilation was successful. 0 errors, 140 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532623798598 ""}
