
NUCLEO-G474RET6-Inverter_Pinout.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b28c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  0800b470  0800b470  0000c470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b8ec  0800b8ec  0000d2f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b8ec  0800b8ec  0000c8ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b8f4  0800b8f4  0000d2f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b8f4  0800b8f4  0000c8f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b8f8  0800b8f8  0000c8f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002f0  20000000  0800b8fc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000050c  200002f0  0800bbec  0000d2f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007fc  0800bbec  0000d7fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d2f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a4c3  00000000  00000000  0000d320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000365d  00000000  00000000  000277e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001608  00000000  00000000  0002ae40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001109  00000000  00000000  0002c448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a206  00000000  00000000  0002d551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a49c  00000000  00000000  00057757  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114607  00000000  00000000  00071bf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001861fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f34  00000000  00000000  00186240  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a3  00000000  00000000  0018d174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002f0 	.word	0x200002f0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b454 	.word	0x0800b454

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200002f4 	.word	0x200002f4
 800021c:	0800b454 	.word	0x0800b454

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2iz>:
 8000b9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba4:	d215      	bcs.n	8000bd2 <__aeabi_d2iz+0x36>
 8000ba6:	d511      	bpl.n	8000bcc <__aeabi_d2iz+0x30>
 8000ba8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb0:	d912      	bls.n	8000bd8 <__aeabi_d2iz+0x3c>
 8000bb2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bbe:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bc2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc6:	bf18      	it	ne
 8000bc8:	4240      	negne	r0, r0
 8000bca:	4770      	bx	lr
 8000bcc:	f04f 0000 	mov.w	r0, #0
 8000bd0:	4770      	bx	lr
 8000bd2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd6:	d105      	bne.n	8000be4 <__aeabi_d2iz+0x48>
 8000bd8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bdc:	bf08      	it	eq
 8000bde:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000be2:	4770      	bx	lr
 8000be4:	f04f 0000 	mov.w	r0, #0
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop

08000bec <__aeabi_d2uiz>:
 8000bec:	004a      	lsls	r2, r1, #1
 8000bee:	d211      	bcs.n	8000c14 <__aeabi_d2uiz+0x28>
 8000bf0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf4:	d211      	bcs.n	8000c1a <__aeabi_d2uiz+0x2e>
 8000bf6:	d50d      	bpl.n	8000c14 <__aeabi_d2uiz+0x28>
 8000bf8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bfc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c00:	d40e      	bmi.n	8000c20 <__aeabi_d2uiz+0x34>
 8000c02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c06:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c12:	4770      	bx	lr
 8000c14:	f04f 0000 	mov.w	r0, #0
 8000c18:	4770      	bx	lr
 8000c1a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1e:	d102      	bne.n	8000c26 <__aeabi_d2uiz+0x3a>
 8000c20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c24:	4770      	bx	lr
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	4770      	bx	lr

08000c2c <__aeabi_uldivmod>:
 8000c2c:	b953      	cbnz	r3, 8000c44 <__aeabi_uldivmod+0x18>
 8000c2e:	b94a      	cbnz	r2, 8000c44 <__aeabi_uldivmod+0x18>
 8000c30:	2900      	cmp	r1, #0
 8000c32:	bf08      	it	eq
 8000c34:	2800      	cmpeq	r0, #0
 8000c36:	bf1c      	itt	ne
 8000c38:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c3c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c40:	f000 b9a0 	b.w	8000f84 <__aeabi_idiv0>
 8000c44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c4c:	f000 f83c 	bl	8000cc8 <__udivmoddi4>
 8000c50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c58:	b004      	add	sp, #16
 8000c5a:	4770      	bx	lr

08000c5c <__aeabi_d2lz>:
 8000c5c:	b538      	push	{r3, r4, r5, lr}
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2300      	movs	r3, #0
 8000c62:	4604      	mov	r4, r0
 8000c64:	460d      	mov	r5, r1
 8000c66:	f7ff ff71 	bl	8000b4c <__aeabi_dcmplt>
 8000c6a:	b928      	cbnz	r0, 8000c78 <__aeabi_d2lz+0x1c>
 8000c6c:	4620      	mov	r0, r4
 8000c6e:	4629      	mov	r1, r5
 8000c70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c74:	f000 b80a 	b.w	8000c8c <__aeabi_d2ulz>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c7e:	f000 f805 	bl	8000c8c <__aeabi_d2ulz>
 8000c82:	4240      	negs	r0, r0
 8000c84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c88:	bd38      	pop	{r3, r4, r5, pc}
 8000c8a:	bf00      	nop

08000c8c <__aeabi_d2ulz>:
 8000c8c:	b5d0      	push	{r4, r6, r7, lr}
 8000c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc0 <__aeabi_d2ulz+0x34>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	4606      	mov	r6, r0
 8000c94:	460f      	mov	r7, r1
 8000c96:	f7ff fce7 	bl	8000668 <__aeabi_dmul>
 8000c9a:	f7ff ffa7 	bl	8000bec <__aeabi_d2uiz>
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	f7ff fc68 	bl	8000574 <__aeabi_ui2d>
 8000ca4:	4b07      	ldr	r3, [pc, #28]	@ (8000cc4 <__aeabi_d2ulz+0x38>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f7ff fcde 	bl	8000668 <__aeabi_dmul>
 8000cac:	4602      	mov	r2, r0
 8000cae:	460b      	mov	r3, r1
 8000cb0:	4630      	mov	r0, r6
 8000cb2:	4639      	mov	r1, r7
 8000cb4:	f7ff fb20 	bl	80002f8 <__aeabi_dsub>
 8000cb8:	f7ff ff98 	bl	8000bec <__aeabi_d2uiz>
 8000cbc:	4621      	mov	r1, r4
 8000cbe:	bdd0      	pop	{r4, r6, r7, pc}
 8000cc0:	3df00000 	.word	0x3df00000
 8000cc4:	41f00000 	.word	0x41f00000

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	460c      	mov	r4, r1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d14e      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	458c      	cmp	ip, r1
 8000cd8:	4686      	mov	lr, r0
 8000cda:	fab2 f282 	clz	r2, r2
 8000cde:	d962      	bls.n	8000da6 <__udivmoddi4+0xde>
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0320 	rsb	r3, r2, #32
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	4319      	orrs	r1, r3
 8000cf2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfa:	fa1f f68c 	uxth.w	r6, ip
 8000cfe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d06:	fb07 1114 	mls	r1, r7, r4, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb04 f106 	mul.w	r1, r4, r6
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d1e:	f080 8112 	bcs.w	8000f46 <__udivmoddi4+0x27e>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 810f 	bls.w	8000f46 <__udivmoddi4+0x27e>
 8000d28:	3c02      	subs	r4, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a59      	subs	r1, r3, r1
 8000d2e:	fa1f f38e 	uxth.w	r3, lr
 8000d32:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d36:	fb07 1110 	mls	r1, r7, r0, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb00 f606 	mul.w	r6, r0, r6
 8000d42:	429e      	cmp	r6, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x94>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000d4e:	f080 80fc 	bcs.w	8000f4a <__udivmoddi4+0x282>
 8000d52:	429e      	cmp	r6, r3
 8000d54:	f240 80f9 	bls.w	8000f4a <__udivmoddi4+0x282>
 8000d58:	4463      	add	r3, ip
 8000d5a:	3802      	subs	r0, #2
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d62:	2100      	movs	r1, #0
 8000d64:	b11d      	cbz	r5, 8000d6e <__udivmoddi4+0xa6>
 8000d66:	40d3      	lsrs	r3, r2
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d905      	bls.n	8000d82 <__udivmoddi4+0xba>
 8000d76:	b10d      	cbz	r5, 8000d7c <__udivmoddi4+0xb4>
 8000d78:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e7f5      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000d82:	fab3 f183 	clz	r1, r3
 8000d86:	2900      	cmp	r1, #0
 8000d88:	d146      	bne.n	8000e18 <__udivmoddi4+0x150>
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	d302      	bcc.n	8000d94 <__udivmoddi4+0xcc>
 8000d8e:	4290      	cmp	r0, r2
 8000d90:	f0c0 80f0 	bcc.w	8000f74 <__udivmoddi4+0x2ac>
 8000d94:	1a86      	subs	r6, r0, r2
 8000d96:	eb64 0303 	sbc.w	r3, r4, r3
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	2d00      	cmp	r5, #0
 8000d9e:	d0e6      	beq.n	8000d6e <__udivmoddi4+0xa6>
 8000da0:	e9c5 6300 	strd	r6, r3, [r5]
 8000da4:	e7e3      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	f040 8090 	bne.w	8000ecc <__udivmoddi4+0x204>
 8000dac:	eba1 040c 	sub.w	r4, r1, ip
 8000db0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db4:	fa1f f78c 	uxth.w	r7, ip
 8000db8:	2101      	movs	r1, #1
 8000dba:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dbe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dc2:	fb08 4416 	mls	r4, r8, r6, r4
 8000dc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dca:	fb07 f006 	mul.w	r0, r7, r6
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x11c>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x11a>
 8000ddc:	4298      	cmp	r0, r3
 8000dde:	f200 80cd 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000de2:	4626      	mov	r6, r4
 8000de4:	1a1c      	subs	r4, r3, r0
 8000de6:	fa1f f38e 	uxth.w	r3, lr
 8000dea:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dee:	fb08 4410 	mls	r4, r8, r0, r4
 8000df2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df6:	fb00 f707 	mul.w	r7, r0, r7
 8000dfa:	429f      	cmp	r7, r3
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0x148>
 8000dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000e02:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000e06:	d202      	bcs.n	8000e0e <__udivmoddi4+0x146>
 8000e08:	429f      	cmp	r7, r3
 8000e0a:	f200 80b0 	bhi.w	8000f6e <__udivmoddi4+0x2a6>
 8000e0e:	4620      	mov	r0, r4
 8000e10:	1bdb      	subs	r3, r3, r7
 8000e12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e16:	e7a5      	b.n	8000d64 <__udivmoddi4+0x9c>
 8000e18:	f1c1 0620 	rsb	r6, r1, #32
 8000e1c:	408b      	lsls	r3, r1
 8000e1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e22:	431f      	orrs	r7, r3
 8000e24:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e28:	fa04 f301 	lsl.w	r3, r4, r1
 8000e2c:	ea43 030c 	orr.w	r3, r3, ip
 8000e30:	40f4      	lsrs	r4, r6
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	0c38      	lsrs	r0, r7, #16
 8000e38:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e3c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e40:	fa1f fc87 	uxth.w	ip, r7
 8000e44:	fb00 441e 	mls	r4, r0, lr, r4
 8000e48:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e4c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e50:	45a1      	cmp	r9, r4
 8000e52:	fa02 f201 	lsl.w	r2, r2, r1
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1a6>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e5e:	f080 8084 	bcs.w	8000f6a <__udivmoddi4+0x2a2>
 8000e62:	45a1      	cmp	r9, r4
 8000e64:	f240 8081 	bls.w	8000f6a <__udivmoddi4+0x2a2>
 8000e68:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e6c:	443c      	add	r4, r7
 8000e6e:	eba4 0409 	sub.w	r4, r4, r9
 8000e72:	fa1f f983 	uxth.w	r9, r3
 8000e76:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e7a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e7e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e82:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e86:	45a4      	cmp	ip, r4
 8000e88:	d907      	bls.n	8000e9a <__udivmoddi4+0x1d2>
 8000e8a:	193c      	adds	r4, r7, r4
 8000e8c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e90:	d267      	bcs.n	8000f62 <__udivmoddi4+0x29a>
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d965      	bls.n	8000f62 <__udivmoddi4+0x29a>
 8000e96:	3b02      	subs	r3, #2
 8000e98:	443c      	add	r4, r7
 8000e9a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9e:	fba0 9302 	umull	r9, r3, r0, r2
 8000ea2:	eba4 040c 	sub.w	r4, r4, ip
 8000ea6:	429c      	cmp	r4, r3
 8000ea8:	46ce      	mov	lr, r9
 8000eaa:	469c      	mov	ip, r3
 8000eac:	d351      	bcc.n	8000f52 <__udivmoddi4+0x28a>
 8000eae:	d04e      	beq.n	8000f4e <__udivmoddi4+0x286>
 8000eb0:	b155      	cbz	r5, 8000ec8 <__udivmoddi4+0x200>
 8000eb2:	ebb8 030e 	subs.w	r3, r8, lr
 8000eb6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eba:	fa04 f606 	lsl.w	r6, r4, r6
 8000ebe:	40cb      	lsrs	r3, r1
 8000ec0:	431e      	orrs	r6, r3
 8000ec2:	40cc      	lsrs	r4, r1
 8000ec4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	e750      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000ecc:	f1c2 0320 	rsb	r3, r2, #32
 8000ed0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed8:	fa24 f303 	lsr.w	r3, r4, r3
 8000edc:	4094      	lsls	r4, r2
 8000ede:	430c      	orrs	r4, r1
 8000ee0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee8:	fa1f f78c 	uxth.w	r7, ip
 8000eec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ef0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef4:	0c23      	lsrs	r3, r4, #16
 8000ef6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efa:	fb00 f107 	mul.w	r1, r0, r7
 8000efe:	4299      	cmp	r1, r3
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x24c>
 8000f02:	eb1c 0303 	adds.w	r3, ip, r3
 8000f06:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000f0a:	d22c      	bcs.n	8000f66 <__udivmoddi4+0x29e>
 8000f0c:	4299      	cmp	r1, r3
 8000f0e:	d92a      	bls.n	8000f66 <__udivmoddi4+0x29e>
 8000f10:	3802      	subs	r0, #2
 8000f12:	4463      	add	r3, ip
 8000f14:	1a5b      	subs	r3, r3, r1
 8000f16:	b2a4      	uxth	r4, r4
 8000f18:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f1c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f24:	fb01 f307 	mul.w	r3, r1, r7
 8000f28:	42a3      	cmp	r3, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x276>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f34:	d213      	bcs.n	8000f5e <__udivmoddi4+0x296>
 8000f36:	42a3      	cmp	r3, r4
 8000f38:	d911      	bls.n	8000f5e <__udivmoddi4+0x296>
 8000f3a:	3902      	subs	r1, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	1ae4      	subs	r4, r4, r3
 8000f40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f44:	e739      	b.n	8000dba <__udivmoddi4+0xf2>
 8000f46:	4604      	mov	r4, r0
 8000f48:	e6f0      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e706      	b.n	8000d5c <__udivmoddi4+0x94>
 8000f4e:	45c8      	cmp	r8, r9
 8000f50:	d2ae      	bcs.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f52:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f56:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f5a:	3801      	subs	r0, #1
 8000f5c:	e7a8      	b.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f5e:	4631      	mov	r1, r6
 8000f60:	e7ed      	b.n	8000f3e <__udivmoddi4+0x276>
 8000f62:	4603      	mov	r3, r0
 8000f64:	e799      	b.n	8000e9a <__udivmoddi4+0x1d2>
 8000f66:	4630      	mov	r0, r6
 8000f68:	e7d4      	b.n	8000f14 <__udivmoddi4+0x24c>
 8000f6a:	46d6      	mov	lr, sl
 8000f6c:	e77f      	b.n	8000e6e <__udivmoddi4+0x1a6>
 8000f6e:	4463      	add	r3, ip
 8000f70:	3802      	subs	r0, #2
 8000f72:	e74d      	b.n	8000e10 <__udivmoddi4+0x148>
 8000f74:	4606      	mov	r6, r0
 8000f76:	4623      	mov	r3, r4
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e70f      	b.n	8000d9c <__udivmoddi4+0xd4>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	e730      	b.n	8000de4 <__udivmoddi4+0x11c>
 8000f82:	bf00      	nop

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b08c      	sub	sp, #48	@ 0x30
 8000f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	605a      	str	r2, [r3, #4]
 8000f98:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f9a:	1d3b      	adds	r3, r7, #4
 8000f9c:	2220      	movs	r2, #32
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f008 fb16 	bl	80095d2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fa6:	4b32      	ldr	r3, [pc, #200]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8000fa8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000fac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000fae:	4b30      	ldr	r3, [pc, #192]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8000fb0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000fb4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fb6:	4b2e      	ldr	r3, [pc, #184]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fbc:	4b2c      	ldr	r3, [pc, #176]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000fc2:	4b2b      	ldr	r3, [pc, #172]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fc8:	4b29      	ldr	r3, [pc, #164]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fce:	4b28      	ldr	r3, [pc, #160]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8000fd0:	2204      	movs	r2, #4
 8000fd2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000fd4:	4b26      	ldr	r3, [pc, #152]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000fda:	4b25      	ldr	r3, [pc, #148]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000fe0:	4b23      	ldr	r3, [pc, #140]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fe6:	4b22      	ldr	r3, [pc, #136]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fee:	4b20      	ldr	r3, [pc, #128]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ff4:	4b1e      	ldr	r3, [pc, #120]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ffa:	4b1d      	ldr	r3, [pc, #116]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001002:	4b1b      	ldr	r3, [pc, #108]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8001004:	2200      	movs	r2, #0
 8001006:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001008:	4b19      	ldr	r3, [pc, #100]	@ (8001070 <MX_ADC1_Init+0xe8>)
 800100a:	2200      	movs	r2, #0
 800100c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001010:	4817      	ldr	r0, [pc, #92]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8001012:	f001 fbcb 	bl	80027ac <HAL_ADC_Init>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800101c:	f000 fb5a 	bl	80016d4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001020:	2300      	movs	r3, #0
 8001022:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001024:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001028:	4619      	mov	r1, r3
 800102a:	4811      	ldr	r0, [pc, #68]	@ (8001070 <MX_ADC1_Init+0xe8>)
 800102c:	f002 f9e6 	bl	80033fc <HAL_ADCEx_MultiModeConfigChannel>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001036:	f000 fb4d 	bl	80016d4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800103a:	4b0e      	ldr	r3, [pc, #56]	@ (8001074 <MX_ADC1_Init+0xec>)
 800103c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800103e:	2306      	movs	r3, #6
 8001040:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001046:	237f      	movs	r3, #127	@ 0x7f
 8001048:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800104a:	2304      	movs	r3, #4
 800104c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800104e:	2300      	movs	r3, #0
 8001050:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	4619      	mov	r1, r3
 8001056:	4806      	ldr	r0, [pc, #24]	@ (8001070 <MX_ADC1_Init+0xe8>)
 8001058:	f001 fd6a 	bl	8002b30 <HAL_ADC_ConfigChannel>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001062:	f000 fb37 	bl	80016d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001066:	bf00      	nop
 8001068:	3730      	adds	r7, #48	@ 0x30
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	2000030c 	.word	0x2000030c
 8001074:	21800100 	.word	0x21800100

08001078 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b088      	sub	sp, #32
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800107e:	463b      	mov	r3, r7
 8001080:	2220      	movs	r2, #32
 8001082:	2100      	movs	r1, #0
 8001084:	4618      	mov	r0, r3
 8001086:	f008 faa4 	bl	80095d2 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800108a:	4b2b      	ldr	r3, [pc, #172]	@ (8001138 <MX_ADC2_Init+0xc0>)
 800108c:	4a2b      	ldr	r2, [pc, #172]	@ (800113c <MX_ADC2_Init+0xc4>)
 800108e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001090:	4b29      	ldr	r3, [pc, #164]	@ (8001138 <MX_ADC2_Init+0xc0>)
 8001092:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001096:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001098:	4b27      	ldr	r3, [pc, #156]	@ (8001138 <MX_ADC2_Init+0xc0>)
 800109a:	2200      	movs	r2, #0
 800109c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800109e:	4b26      	ldr	r3, [pc, #152]	@ (8001138 <MX_ADC2_Init+0xc0>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80010a4:	4b24      	ldr	r3, [pc, #144]	@ (8001138 <MX_ADC2_Init+0xc0>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010aa:	4b23      	ldr	r3, [pc, #140]	@ (8001138 <MX_ADC2_Init+0xc0>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010b0:	4b21      	ldr	r3, [pc, #132]	@ (8001138 <MX_ADC2_Init+0xc0>)
 80010b2:	2204      	movs	r2, #4
 80010b4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80010b6:	4b20      	ldr	r3, [pc, #128]	@ (8001138 <MX_ADC2_Init+0xc0>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80010bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001138 <MX_ADC2_Init+0xc0>)
 80010be:	2200      	movs	r2, #0
 80010c0:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80010c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001138 <MX_ADC2_Init+0xc0>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80010c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001138 <MX_ADC2_Init+0xc0>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010d0:	4b19      	ldr	r3, [pc, #100]	@ (8001138 <MX_ADC2_Init+0xc0>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010d6:	4b18      	ldr	r3, [pc, #96]	@ (8001138 <MX_ADC2_Init+0xc0>)
 80010d8:	2200      	movs	r2, #0
 80010da:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80010dc:	4b16      	ldr	r3, [pc, #88]	@ (8001138 <MX_ADC2_Init+0xc0>)
 80010de:	2200      	movs	r2, #0
 80010e0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010e4:	4b14      	ldr	r3, [pc, #80]	@ (8001138 <MX_ADC2_Init+0xc0>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80010ea:	4b13      	ldr	r3, [pc, #76]	@ (8001138 <MX_ADC2_Init+0xc0>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80010f2:	4811      	ldr	r0, [pc, #68]	@ (8001138 <MX_ADC2_Init+0xc0>)
 80010f4:	f001 fb5a 	bl	80027ac <HAL_ADC_Init>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80010fe:	f000 fae9 	bl	80016d4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001102:	4b0f      	ldr	r3, [pc, #60]	@ (8001140 <MX_ADC2_Init+0xc8>)
 8001104:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001106:	2306      	movs	r3, #6
 8001108:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800110a:	2300      	movs	r3, #0
 800110c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800110e:	237f      	movs	r3, #127	@ 0x7f
 8001110:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001112:	2304      	movs	r3, #4
 8001114:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800111a:	463b      	mov	r3, r7
 800111c:	4619      	mov	r1, r3
 800111e:	4806      	ldr	r0, [pc, #24]	@ (8001138 <MX_ADC2_Init+0xc0>)
 8001120:	f001 fd06 	bl	8002b30 <HAL_ADC_ConfigChannel>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800112a:	f000 fad3 	bl	80016d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800112e:	bf00      	nop
 8001130:	3720      	adds	r7, #32
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000378 	.word	0x20000378
 800113c:	50000100 	.word	0x50000100
 8001140:	19200040 	.word	0x19200040

08001144 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b0a4      	sub	sp, #144	@ 0x90
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
 800115a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800115c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001160:	2254      	movs	r2, #84	@ 0x54
 8001162:	2100      	movs	r1, #0
 8001164:	4618      	mov	r0, r3
 8001166:	f008 fa34 	bl	80095d2 <memset>
  if(adcHandle->Instance==ADC1)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001172:	d174      	bne.n	800125e <HAL_ADC_MspInit+0x11a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001174:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001178:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800117a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800117e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001180:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001184:	4618      	mov	r0, r3
 8001186:	f003 fbb9 	bl	80048fc <HAL_RCCEx_PeriphCLKConfig>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001190:	f000 faa0 	bl	80016d4 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001194:	4b63      	ldr	r3, [pc, #396]	@ (8001324 <HAL_ADC_MspInit+0x1e0>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	3301      	adds	r3, #1
 800119a:	4a62      	ldr	r2, [pc, #392]	@ (8001324 <HAL_ADC_MspInit+0x1e0>)
 800119c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800119e:	4b61      	ldr	r3, [pc, #388]	@ (8001324 <HAL_ADC_MspInit+0x1e0>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d10b      	bne.n	80011be <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80011a6:	4b60      	ldr	r3, [pc, #384]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80011a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011aa:	4a5f      	ldr	r2, [pc, #380]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80011ac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80011b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011b2:	4b5d      	ldr	r3, [pc, #372]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80011bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011be:	4b5a      	ldr	r3, [pc, #360]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c2:	4a59      	ldr	r2, [pc, #356]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80011c4:	f043 0304 	orr.w	r3, r3, #4
 80011c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ca:	4b57      	ldr	r3, [pc, #348]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ce:	f003 0304 	and.w	r3, r3, #4
 80011d2:	623b      	str	r3, [r7, #32]
 80011d4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d6:	4b54      	ldr	r3, [pc, #336]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80011d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011da:	4a53      	ldr	r2, [pc, #332]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80011dc:	f043 0301 	orr.w	r3, r3, #1
 80011e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011e2:	4b51      	ldr	r3, [pc, #324]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e6:	f003 0301 	and.w	r3, r3, #1
 80011ea:	61fb      	str	r3, [r7, #28]
 80011ec:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ee:	4b4e      	ldr	r3, [pc, #312]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f2:	4a4d      	ldr	r2, [pc, #308]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80011f4:	f043 0302 	orr.w	r3, r3, #2
 80011f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011fa:	4b4b      	ldr	r3, [pc, #300]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fe:	f003 0302 	and.w	r3, r3, #2
 8001202:	61bb      	str	r3, [r7, #24]
 8001204:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 8001206:	2304      	movs	r3, #4
 8001208:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800120a:	2303      	movs	r3, #3
 800120c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 8001216:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800121a:	4619      	mov	r1, r3
 800121c:	4843      	ldr	r0, [pc, #268]	@ (800132c <HAL_ADC_MspInit+0x1e8>)
 800121e:	f002 fb95 	bl	800394c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 8001222:	2302      	movs	r3, #2
 8001224:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001226:	2303      	movs	r3, #3
 8001228:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	2300      	movs	r3, #0
 800122e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 8001232:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001236:	4619      	mov	r1, r3
 8001238:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800123c:	f002 fb86 	bl	800394c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001240:	2303      	movs	r3, #3
 8001242:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001244:	2303      	movs	r3, #3
 8001246:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124a:	2300      	movs	r3, #0
 800124c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001250:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001254:	4619      	mov	r1, r3
 8001256:	4836      	ldr	r0, [pc, #216]	@ (8001330 <HAL_ADC_MspInit+0x1ec>)
 8001258:	f002 fb78 	bl	800394c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800125c:	e05e      	b.n	800131c <HAL_ADC_MspInit+0x1d8>
  else if(adcHandle->Instance==ADC2)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a34      	ldr	r2, [pc, #208]	@ (8001334 <HAL_ADC_MspInit+0x1f0>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d159      	bne.n	800131c <HAL_ADC_MspInit+0x1d8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001268:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800126c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800126e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001272:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001274:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001278:	4618      	mov	r0, r3
 800127a:	f003 fb3f 	bl	80048fc <HAL_RCCEx_PeriphCLKConfig>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <HAL_ADC_MspInit+0x144>
      Error_Handler();
 8001284:	f000 fa26 	bl	80016d4 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001288:	4b26      	ldr	r3, [pc, #152]	@ (8001324 <HAL_ADC_MspInit+0x1e0>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	3301      	adds	r3, #1
 800128e:	4a25      	ldr	r2, [pc, #148]	@ (8001324 <HAL_ADC_MspInit+0x1e0>)
 8001290:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001292:	4b24      	ldr	r3, [pc, #144]	@ (8001324 <HAL_ADC_MspInit+0x1e0>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d10b      	bne.n	80012b2 <HAL_ADC_MspInit+0x16e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800129a:	4b23      	ldr	r3, [pc, #140]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 800129c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800129e:	4a22      	ldr	r2, [pc, #136]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80012a0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80012a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012a6:	4b20      	ldr	r3, [pc, #128]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80012a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80012ae:	617b      	str	r3, [r7, #20]
 80012b0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80012b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b6:	4a1c      	ldr	r2, [pc, #112]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80012b8:	f043 0304 	orr.w	r3, r3, #4
 80012bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012be:	4b1a      	ldr	r3, [pc, #104]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80012c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c2:	f003 0304 	and.w	r3, r3, #4
 80012c6:	613b      	str	r3, [r7, #16]
 80012c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ca:	4b17      	ldr	r3, [pc, #92]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80012cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ce:	4a16      	ldr	r2, [pc, #88]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80012d0:	f043 0301 	orr.w	r3, r3, #1
 80012d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012d6:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <HAL_ADC_MspInit+0x1e4>)
 80012d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012da:	f003 0301 	and.w	r3, r3, #1
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 80012e2:	230b      	movs	r3, #11
 80012e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012e6:	2303      	movs	r3, #3
 80012e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f2:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80012f6:	4619      	mov	r1, r3
 80012f8:	480c      	ldr	r0, [pc, #48]	@ (800132c <HAL_ADC_MspInit+0x1e8>)
 80012fa:	f002 fb27 	bl	800394c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 80012fe:	2301      	movs	r3, #1
 8001300:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001302:	2303      	movs	r3, #3
 8001304:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 800130e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001312:	4619      	mov	r1, r3
 8001314:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001318:	f002 fb18 	bl	800394c <HAL_GPIO_Init>
}
 800131c:	bf00      	nop
 800131e:	3790      	adds	r7, #144	@ 0x90
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	200003e4 	.word	0x200003e4
 8001328:	40021000 	.word	0x40021000
 800132c:	48000800 	.word	0x48000800
 8001330:	48000400 	.word	0x48000400
 8001334:	50000100 	.word	0x50000100

08001338 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b08a      	sub	sp, #40	@ 0x28
 800133c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133e:	f107 0314 	add.w	r3, r7, #20
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]
 8001348:	609a      	str	r2, [r3, #8]
 800134a:	60da      	str	r2, [r3, #12]
 800134c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800134e:	4b3f      	ldr	r3, [pc, #252]	@ (800144c <MX_GPIO_Init+0x114>)
 8001350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001352:	4a3e      	ldr	r2, [pc, #248]	@ (800144c <MX_GPIO_Init+0x114>)
 8001354:	f043 0304 	orr.w	r3, r3, #4
 8001358:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135a:	4b3c      	ldr	r3, [pc, #240]	@ (800144c <MX_GPIO_Init+0x114>)
 800135c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135e:	f003 0304 	and.w	r3, r3, #4
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001366:	4b39      	ldr	r3, [pc, #228]	@ (800144c <MX_GPIO_Init+0x114>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136a:	4a38      	ldr	r2, [pc, #224]	@ (800144c <MX_GPIO_Init+0x114>)
 800136c:	f043 0320 	orr.w	r3, r3, #32
 8001370:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001372:	4b36      	ldr	r3, [pc, #216]	@ (800144c <MX_GPIO_Init+0x114>)
 8001374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001376:	f003 0320 	and.w	r3, r3, #32
 800137a:	60fb      	str	r3, [r7, #12]
 800137c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800137e:	4b33      	ldr	r3, [pc, #204]	@ (800144c <MX_GPIO_Init+0x114>)
 8001380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001382:	4a32      	ldr	r2, [pc, #200]	@ (800144c <MX_GPIO_Init+0x114>)
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800138a:	4b30      	ldr	r3, [pc, #192]	@ (800144c <MX_GPIO_Init+0x114>)
 800138c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	60bb      	str	r3, [r7, #8]
 8001394:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001396:	4b2d      	ldr	r3, [pc, #180]	@ (800144c <MX_GPIO_Init+0x114>)
 8001398:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139a:	4a2c      	ldr	r2, [pc, #176]	@ (800144c <MX_GPIO_Init+0x114>)
 800139c:	f043 0302 	orr.w	r3, r3, #2
 80013a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013a2:	4b2a      	ldr	r3, [pc, #168]	@ (800144c <MX_GPIO_Init+0x114>)
 80013a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	607b      	str	r3, [r7, #4]
 80013ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ae:	4b27      	ldr	r3, [pc, #156]	@ (800144c <MX_GPIO_Init+0x114>)
 80013b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013b2:	4a26      	ldr	r2, [pc, #152]	@ (800144c <MX_GPIO_Init+0x114>)
 80013b4:	f043 0308 	orr.w	r3, r3, #8
 80013b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013ba:	4b24      	ldr	r3, [pc, #144]	@ (800144c <MX_GPIO_Init+0x114>)
 80013bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013be:	f003 0308 	and.w	r3, r3, #8
 80013c2:	603b      	str	r3, [r7, #0]
 80013c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2120      	movs	r1, #32
 80013ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013ce:	f002 fc3f 	bl	8003c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 80013d2:	2200      	movs	r2, #0
 80013d4:	2104      	movs	r1, #4
 80013d6:	481e      	ldr	r0, [pc, #120]	@ (8001450 <MX_GPIO_Init+0x118>)
 80013d8:	f002 fc3a 	bl	8003c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 80013dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013e2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80013e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e8:	2300      	movs	r3, #0
 80013ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 80013ec:	f107 0314 	add.w	r3, r7, #20
 80013f0:	4619      	mov	r1, r3
 80013f2:	4818      	ldr	r0, [pc, #96]	@ (8001454 <MX_GPIO_Init+0x11c>)
 80013f4:	f002 faaa 	bl	800394c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 80013f8:	2320      	movs	r3, #32
 80013fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013fc:	2301      	movs	r3, #1
 80013fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001404:	2300      	movs	r3, #0
 8001406:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8001408:	f107 0314 	add.w	r3, r7, #20
 800140c:	4619      	mov	r1, r3
 800140e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001412:	f002 fa9b 	bl	800394c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8001416:	2304      	movs	r3, #4
 8001418:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141a:	2301      	movs	r3, #1
 800141c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141e:	2300      	movs	r3, #0
 8001420:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001422:	2300      	movs	r3, #0
 8001424:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8001426:	f107 0314 	add.w	r3, r7, #20
 800142a:	4619      	mov	r1, r3
 800142c:	4808      	ldr	r0, [pc, #32]	@ (8001450 <MX_GPIO_Init+0x118>)
 800142e:	f002 fa8d 	bl	800394c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001432:	2200      	movs	r2, #0
 8001434:	2100      	movs	r1, #0
 8001436:	2028      	movs	r0, #40	@ 0x28
 8001438:	f002 f9a0 	bl	800377c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800143c:	2028      	movs	r0, #40	@ 0x28
 800143e:	f002 f9b7 	bl	80037b0 <HAL_NVIC_EnableIRQ>

}
 8001442:	bf00      	nop
 8001444:	3728      	adds	r7, #40	@ 0x28
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40021000 	.word	0x40021000
 8001450:	48000c00 	.word	0x48000c00
 8001454:	48000800 	.word	0x48000800

08001458 <__io_putchar>:
 * @brief	Character transmission rewriting.
 * @param	int	Character to send.
 * @return	int	Character sent.
 */
int __io_putchar(int ch)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001460:	1d39      	adds	r1, r7, #4
 8001462:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001466:	2201      	movs	r2, #1
 8001468:	4803      	ldr	r0, [pc, #12]	@ (8001478 <__io_putchar+0x20>)
 800146a:	f005 f974 	bl	8006756 <HAL_UART_Transmit>
	return ch;
 800146e:	687b      	ldr	r3, [r7, #4]
}
 8001470:	4618      	mov	r0, r3
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	200004d0 	.word	0x200004d0
 800147c:	00000000 	.word	0x00000000

08001480 <set_PWM_ratio>:
 * @brief	Sets the PWM for a channel of TIM1.
 * @param	uint32_t	Channel to configure.
 * @return	float		Ratio to set.
 */
void set_PWM_ratio(uint32_t channel, double ratio)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b084      	sub	sp, #16
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	ed87 0b00 	vstr	d0, [r7]
	__HAL_TIM_SET_COMPARE(&htim1, channel, (int)(ratio*PWM_MAX_VAL));
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d111      	bne.n	80014b6 <set_PWM_ratio+0x36>
 8001492:	a341      	add	r3, pc, #260	@ (adr r3, 8001598 <set_PWM_ratio+0x118>)
 8001494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001498:	e9d7 0100 	ldrd	r0, r1, [r7]
 800149c:	f7ff f8e4 	bl	8000668 <__aeabi_dmul>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	4610      	mov	r0, r2
 80014a6:	4619      	mov	r1, r3
 80014a8:	f7ff fb78 	bl	8000b9c <__aeabi_d2iz>
 80014ac:	4602      	mov	r2, r0
 80014ae:	4b3c      	ldr	r3, [pc, #240]	@ (80015a0 <set_PWM_ratio+0x120>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80014b4:	e069      	b.n	800158a <set_PWM_ratio+0x10a>
	__HAL_TIM_SET_COMPARE(&htim1, channel, (int)(ratio*PWM_MAX_VAL));
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	2b04      	cmp	r3, #4
 80014ba:	d112      	bne.n	80014e2 <set_PWM_ratio+0x62>
 80014bc:	a336      	add	r3, pc, #216	@ (adr r3, 8001598 <set_PWM_ratio+0x118>)
 80014be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80014c6:	f7ff f8cf 	bl	8000668 <__aeabi_dmul>
 80014ca:	4602      	mov	r2, r0
 80014cc:	460b      	mov	r3, r1
 80014ce:	4610      	mov	r0, r2
 80014d0:	4619      	mov	r1, r3
 80014d2:	f7ff fb63 	bl	8000b9c <__aeabi_d2iz>
 80014d6:	4601      	mov	r1, r0
 80014d8:	4b31      	ldr	r3, [pc, #196]	@ (80015a0 <set_PWM_ratio+0x120>)
 80014da:	681a      	ldr	r2, [r3, #0]
 80014dc:	460b      	mov	r3, r1
 80014de:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80014e0:	e053      	b.n	800158a <set_PWM_ratio+0x10a>
	__HAL_TIM_SET_COMPARE(&htim1, channel, (int)(ratio*PWM_MAX_VAL));
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	2b08      	cmp	r3, #8
 80014e6:	d112      	bne.n	800150e <set_PWM_ratio+0x8e>
 80014e8:	a32b      	add	r3, pc, #172	@ (adr r3, 8001598 <set_PWM_ratio+0x118>)
 80014ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 80014f2:	f7ff f8b9 	bl	8000668 <__aeabi_dmul>
 80014f6:	4602      	mov	r2, r0
 80014f8:	460b      	mov	r3, r1
 80014fa:	4610      	mov	r0, r2
 80014fc:	4619      	mov	r1, r3
 80014fe:	f7ff fb4d 	bl	8000b9c <__aeabi_d2iz>
 8001502:	4601      	mov	r1, r0
 8001504:	4b26      	ldr	r3, [pc, #152]	@ (80015a0 <set_PWM_ratio+0x120>)
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	460b      	mov	r3, r1
 800150a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800150c:	e03d      	b.n	800158a <set_PWM_ratio+0x10a>
	__HAL_TIM_SET_COMPARE(&htim1, channel, (int)(ratio*PWM_MAX_VAL));
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	2b0c      	cmp	r3, #12
 8001512:	d112      	bne.n	800153a <set_PWM_ratio+0xba>
 8001514:	a320      	add	r3, pc, #128	@ (adr r3, 8001598 <set_PWM_ratio+0x118>)
 8001516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800151a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800151e:	f7ff f8a3 	bl	8000668 <__aeabi_dmul>
 8001522:	4602      	mov	r2, r0
 8001524:	460b      	mov	r3, r1
 8001526:	4610      	mov	r0, r2
 8001528:	4619      	mov	r1, r3
 800152a:	f7ff fb37 	bl	8000b9c <__aeabi_d2iz>
 800152e:	4601      	mov	r1, r0
 8001530:	4b1b      	ldr	r3, [pc, #108]	@ (80015a0 <set_PWM_ratio+0x120>)
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	460b      	mov	r3, r1
 8001536:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001538:	e027      	b.n	800158a <set_PWM_ratio+0x10a>
	__HAL_TIM_SET_COMPARE(&htim1, channel, (int)(ratio*PWM_MAX_VAL));
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2b10      	cmp	r3, #16
 800153e:	d112      	bne.n	8001566 <set_PWM_ratio+0xe6>
 8001540:	a315      	add	r3, pc, #84	@ (adr r3, 8001598 <set_PWM_ratio+0x118>)
 8001542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001546:	e9d7 0100 	ldrd	r0, r1, [r7]
 800154a:	f7ff f88d 	bl	8000668 <__aeabi_dmul>
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	4610      	mov	r0, r2
 8001554:	4619      	mov	r1, r3
 8001556:	f7ff fb21 	bl	8000b9c <__aeabi_d2iz>
 800155a:	4601      	mov	r1, r0
 800155c:	4b10      	ldr	r3, [pc, #64]	@ (80015a0 <set_PWM_ratio+0x120>)
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	460b      	mov	r3, r1
 8001562:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8001564:	e011      	b.n	800158a <set_PWM_ratio+0x10a>
	__HAL_TIM_SET_COMPARE(&htim1, channel, (int)(ratio*PWM_MAX_VAL));
 8001566:	a30c      	add	r3, pc, #48	@ (adr r3, 8001598 <set_PWM_ratio+0x118>)
 8001568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001570:	f7ff f87a 	bl	8000668 <__aeabi_dmul>
 8001574:	4602      	mov	r2, r0
 8001576:	460b      	mov	r3, r1
 8001578:	4610      	mov	r0, r2
 800157a:	4619      	mov	r1, r3
 800157c:	f7ff fb0e 	bl	8000b9c <__aeabi_d2iz>
 8001580:	4601      	mov	r1, r0
 8001582:	4b07      	ldr	r3, [pc, #28]	@ (80015a0 <set_PWM_ratio+0x120>)
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	460b      	mov	r3, r1
 8001588:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 800158a:	bf00      	nop
 800158c:	3710      	adds	r7, #16
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	f3af 8000 	nop.w
 8001598:	00000000 	.word	0x00000000
 800159c:	40c09a00 	.word	0x40c09a00
 80015a0:	20000438 	.word	0x20000438
 80015a4:	00000000 	.word	0x00000000

080015a8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80015ac:	f000 feed 	bl	800238a <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80015b0:	f000 f834 	bl	800161c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80015b4:	f7ff fec0 	bl	8001338 <MX_GPIO_Init>
	MX_ADC2_Init();
 80015b8:	f7ff fd5e 	bl	8001078 <MX_ADC2_Init>
	MX_ADC1_Init();
 80015bc:	f7ff fce4 	bl	8000f88 <MX_ADC1_Init>
	MX_TIM1_Init();
 80015c0:	f000 fa4c 	bl	8001a5c <MX_TIM1_Init>
	MX_TIM3_Init();
 80015c4:	f000 fafc 	bl	8001bc0 <MX_TIM3_Init>
	MX_USART2_UART_Init();
 80015c8:	f000 fc30 	bl	8001e2c <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 80015cc:	f000 fc7a 	bl	8001ec4 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80015d0:	2100      	movs	r1, #0
 80015d2:	4811      	ldr	r0, [pc, #68]	@ (8001618 <main+0x70>)
 80015d4:	f003 fd12 	bl	8004ffc <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80015d8:	2100      	movs	r1, #0
 80015da:	480f      	ldr	r0, [pc, #60]	@ (8001618 <main+0x70>)
 80015dc:	f004 fdf6 	bl	80061cc <HAL_TIMEx_PWMN_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80015e0:	2104      	movs	r1, #4
 80015e2:	480d      	ldr	r0, [pc, #52]	@ (8001618 <main+0x70>)
 80015e4:	f003 fd0a 	bl	8004ffc <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80015e8:	2104      	movs	r1, #4
 80015ea:	480b      	ldr	r0, [pc, #44]	@ (8001618 <main+0x70>)
 80015ec:	f004 fdee 	bl	80061cc <HAL_TIMEx_PWMN_Start>

	set_PWM_ratio(TIM_CHANNEL_1, 0.25);
 80015f0:	ed9f 0b07 	vldr	d0, [pc, #28]	@ 8001610 <main+0x68>
 80015f4:	2000      	movs	r0, #0
 80015f6:	f7ff ff43 	bl	8001480 <set_PWM_ratio>
	set_PWM_ratio(TIM_CHANNEL_2, 0.25);
 80015fa:	ed9f 0b05 	vldr	d0, [pc, #20]	@ 8001610 <main+0x68>
 80015fe:	2004      	movs	r0, #4
 8001600:	f7ff ff3e 	bl	8001480 <set_PWM_ratio>

	Shell_Init();
 8001604:	f000 fd52 	bl	80020ac <Shell_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		Shell_Loop();
 8001608:	f000 fd90 	bl	800212c <Shell_Loop>
 800160c:	e7fc      	b.n	8001608 <main+0x60>
 800160e:	bf00      	nop
 8001610:	00000000 	.word	0x00000000
 8001614:	3fd00000 	.word	0x3fd00000
 8001618:	20000438 	.word	0x20000438

0800161c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b094      	sub	sp, #80	@ 0x50
 8001620:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001622:	f107 0318 	add.w	r3, r7, #24
 8001626:	2238      	movs	r2, #56	@ 0x38
 8001628:	2100      	movs	r1, #0
 800162a:	4618      	mov	r0, r3
 800162c:	f007 ffd1 	bl	80095d2 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001630:	1d3b      	adds	r3, r7, #4
 8001632:	2200      	movs	r2, #0
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	605a      	str	r2, [r3, #4]
 8001638:	609a      	str	r2, [r3, #8]
 800163a:	60da      	str	r2, [r3, #12]
 800163c:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800163e:	2000      	movs	r0, #0
 8001640:	f002 fb42 	bl	8003cc8 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001644:	2301      	movs	r3, #1
 8001646:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001648:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800164c:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800164e:	2302      	movs	r3, #2
 8001650:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001652:	2303      	movs	r3, #3
 8001654:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001656:	2306      	movs	r3, #6
 8001658:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 800165a:	2355      	movs	r3, #85	@ 0x55
 800165c:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800165e:	2302      	movs	r3, #2
 8001660:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001662:	2302      	movs	r3, #2
 8001664:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001666:	2302      	movs	r3, #2
 8001668:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800166a:	f107 0318 	add.w	r3, r7, #24
 800166e:	4618      	mov	r0, r3
 8001670:	f002 fbde 	bl	8003e30 <HAL_RCC_OscConfig>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <SystemClock_Config+0x62>
	{
		Error_Handler();
 800167a:	f000 f82b 	bl	80016d4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800167e:	230f      	movs	r3, #15
 8001680:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001682:	2303      	movs	r3, #3
 8001684:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001686:	2300      	movs	r3, #0
 8001688:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800168a:	2300      	movs	r3, #0
 800168c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800168e:	2300      	movs	r3, #0
 8001690:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001692:	1d3b      	adds	r3, r7, #4
 8001694:	2104      	movs	r1, #4
 8001696:	4618      	mov	r0, r3
 8001698:	f002 fee2 	bl	8004460 <HAL_RCC_ClockConfig>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <SystemClock_Config+0x8a>
	{
		Error_Handler();
 80016a2:	f000 f817 	bl	80016d4 <Error_Handler>
	}
}
 80016a6:	bf00      	nop
 80016a8:	3750      	adds	r7, #80	@ 0x50
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
	...

080016b0 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a04      	ldr	r2, [pc, #16]	@ (80016d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d101      	bne.n	80016c6 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 80016c2:	f000 fe7b 	bl	80023bc <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 80016c6:	bf00      	nop
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40001000 	.word	0x40001000

080016d4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016d8:	b672      	cpsid	i
}
 80016da:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80016dc:	bf00      	nop
 80016de:	e7fd      	b.n	80016dc <Error_Handler+0x8>

080016e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001724 <HAL_MspInit+0x44>)
 80016e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001724 <HAL_MspInit+0x44>)
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80016f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001724 <HAL_MspInit+0x44>)
 80016f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016f6:	f003 0301 	and.w	r3, r3, #1
 80016fa:	607b      	str	r3, [r7, #4]
 80016fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016fe:	4b09      	ldr	r3, [pc, #36]	@ (8001724 <HAL_MspInit+0x44>)
 8001700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001702:	4a08      	ldr	r2, [pc, #32]	@ (8001724 <HAL_MspInit+0x44>)
 8001704:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001708:	6593      	str	r3, [r2, #88]	@ 0x58
 800170a:	4b06      	ldr	r3, [pc, #24]	@ (8001724 <HAL_MspInit+0x44>)
 800170c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800170e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001712:	603b      	str	r3, [r7, #0]
 8001714:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001716:	f002 fb7b 	bl	8003e10 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800171a:	bf00      	nop
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40021000 	.word	0x40021000

08001728 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b08c      	sub	sp, #48	@ 0x30
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001734:	2300      	movs	r3, #0
 8001736:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001738:	4b2c      	ldr	r3, [pc, #176]	@ (80017ec <HAL_InitTick+0xc4>)
 800173a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800173c:	4a2b      	ldr	r2, [pc, #172]	@ (80017ec <HAL_InitTick+0xc4>)
 800173e:	f043 0310 	orr.w	r3, r3, #16
 8001742:	6593      	str	r3, [r2, #88]	@ 0x58
 8001744:	4b29      	ldr	r3, [pc, #164]	@ (80017ec <HAL_InitTick+0xc4>)
 8001746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001748:	f003 0310 	and.w	r3, r3, #16
 800174c:	60bb      	str	r3, [r7, #8]
 800174e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001750:	f107 020c 	add.w	r2, r7, #12
 8001754:	f107 0310 	add.w	r3, r7, #16
 8001758:	4611      	mov	r1, r2
 800175a:	4618      	mov	r0, r3
 800175c:	f003 f856 	bl	800480c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001760:	f003 f828 	bl	80047b4 <HAL_RCC_GetPCLK1Freq>
 8001764:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001768:	4a21      	ldr	r2, [pc, #132]	@ (80017f0 <HAL_InitTick+0xc8>)
 800176a:	fba2 2303 	umull	r2, r3, r2, r3
 800176e:	0c9b      	lsrs	r3, r3, #18
 8001770:	3b01      	subs	r3, #1
 8001772:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001774:	4b1f      	ldr	r3, [pc, #124]	@ (80017f4 <HAL_InitTick+0xcc>)
 8001776:	4a20      	ldr	r2, [pc, #128]	@ (80017f8 <HAL_InitTick+0xd0>)
 8001778:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800177a:	4b1e      	ldr	r3, [pc, #120]	@ (80017f4 <HAL_InitTick+0xcc>)
 800177c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001780:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001782:	4a1c      	ldr	r2, [pc, #112]	@ (80017f4 <HAL_InitTick+0xcc>)
 8001784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001786:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001788:	4b1a      	ldr	r3, [pc, #104]	@ (80017f4 <HAL_InitTick+0xcc>)
 800178a:	2200      	movs	r2, #0
 800178c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178e:	4b19      	ldr	r3, [pc, #100]	@ (80017f4 <HAL_InitTick+0xcc>)
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8001794:	4817      	ldr	r0, [pc, #92]	@ (80017f4 <HAL_InitTick+0xcc>)
 8001796:	f003 faff 	bl	8004d98 <HAL_TIM_Base_Init>
 800179a:	4603      	mov	r3, r0
 800179c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80017a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d11b      	bne.n	80017e0 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80017a8:	4812      	ldr	r0, [pc, #72]	@ (80017f4 <HAL_InitTick+0xcc>)
 80017aa:	f003 fb57 	bl	8004e5c <HAL_TIM_Base_Start_IT>
 80017ae:	4603      	mov	r3, r0
 80017b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80017b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d111      	bne.n	80017e0 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80017bc:	2036      	movs	r0, #54	@ 0x36
 80017be:	f001 fff7 	bl	80037b0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2b0f      	cmp	r3, #15
 80017c6:	d808      	bhi.n	80017da <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80017c8:	2200      	movs	r2, #0
 80017ca:	6879      	ldr	r1, [r7, #4]
 80017cc:	2036      	movs	r0, #54	@ 0x36
 80017ce:	f001 ffd5 	bl	800377c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017d2:	4a0a      	ldr	r2, [pc, #40]	@ (80017fc <HAL_InitTick+0xd4>)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6013      	str	r3, [r2, #0]
 80017d8:	e002      	b.n	80017e0 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80017e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3730      	adds	r7, #48	@ 0x30
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	40021000 	.word	0x40021000
 80017f0:	431bde83 	.word	0x431bde83
 80017f4:	200003e8 	.word	0x200003e8
 80017f8:	40001000 	.word	0x40001000
 80017fc:	20000120 	.word	0x20000120

08001800 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001804:	bf00      	nop
 8001806:	e7fd      	b.n	8001804 <NMI_Handler+0x4>

08001808 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800180c:	bf00      	nop
 800180e:	e7fd      	b.n	800180c <HardFault_Handler+0x4>

08001810 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001814:	bf00      	nop
 8001816:	e7fd      	b.n	8001814 <MemManage_Handler+0x4>

08001818 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800181c:	bf00      	nop
 800181e:	e7fd      	b.n	800181c <BusFault_Handler+0x4>

08001820 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001824:	bf00      	nop
 8001826:	e7fd      	b.n	8001824 <UsageFault_Handler+0x4>

08001828 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800182c:	bf00      	nop
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr

08001836 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001836:	b480      	push	{r7}
 8001838:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800183a:	bf00      	nop
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001848:	bf00      	nop
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr

08001852 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001852:	b480      	push	{r7}
 8001854:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001856:	bf00      	nop
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001864:	4802      	ldr	r0, [pc, #8]	@ (8001870 <USART2_IRQHandler+0x10>)
 8001866:	f005 f863 	bl	8006930 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	200004d0 	.word	0x200004d0

08001874 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001878:	4802      	ldr	r0, [pc, #8]	@ (8001884 <USART3_IRQHandler+0x10>)
 800187a:	f005 f859 	bl	8006930 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	20000560 	.word	0x20000560

08001888 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 800188c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001890:	f002 f9f6 	bl	8003c80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001894:	bf00      	nop
 8001896:	bd80      	pop	{r7, pc}

08001898 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800189c:	4802      	ldr	r0, [pc, #8]	@ (80018a8 <TIM6_DAC_IRQHandler+0x10>)
 800189e:	f003 fcbf 	bl	8005220 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	200003e8 	.word	0x200003e8

080018ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  return 1;
 80018b0:	2301      	movs	r3, #1
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr

080018bc <_kill>:

int _kill(int pid, int sig)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018c6:	f007 ff41 	bl	800974c <__errno>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2216      	movs	r2, #22
 80018ce:	601a      	str	r2, [r3, #0]
  return -1;
 80018d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3708      	adds	r7, #8
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}

080018dc <_exit>:

void _exit (int status)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018e4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	f7ff ffe7 	bl	80018bc <_kill>
  while (1) {}    /* Make sure we hang here */
 80018ee:	bf00      	nop
 80018f0:	e7fd      	b.n	80018ee <_exit+0x12>

080018f2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b086      	sub	sp, #24
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	60f8      	str	r0, [r7, #12]
 80018fa:	60b9      	str	r1, [r7, #8]
 80018fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018fe:	2300      	movs	r3, #0
 8001900:	617b      	str	r3, [r7, #20]
 8001902:	e00a      	b.n	800191a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001904:	f3af 8000 	nop.w
 8001908:	4601      	mov	r1, r0
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	1c5a      	adds	r2, r3, #1
 800190e:	60ba      	str	r2, [r7, #8]
 8001910:	b2ca      	uxtb	r2, r1
 8001912:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	3301      	adds	r3, #1
 8001918:	617b      	str	r3, [r7, #20]
 800191a:	697a      	ldr	r2, [r7, #20]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	429a      	cmp	r2, r3
 8001920:	dbf0      	blt.n	8001904 <_read+0x12>
  }

  return len;
 8001922:	687b      	ldr	r3, [r7, #4]
}
 8001924:	4618      	mov	r0, r3
 8001926:	3718      	adds	r7, #24
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}

0800192c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b086      	sub	sp, #24
 8001930:	af00      	add	r7, sp, #0
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	60b9      	str	r1, [r7, #8]
 8001936:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001938:	2300      	movs	r3, #0
 800193a:	617b      	str	r3, [r7, #20]
 800193c:	e009      	b.n	8001952 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	1c5a      	adds	r2, r3, #1
 8001942:	60ba      	str	r2, [r7, #8]
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	4618      	mov	r0, r3
 8001948:	f7ff fd86 	bl	8001458 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	3301      	adds	r3, #1
 8001950:	617b      	str	r3, [r7, #20]
 8001952:	697a      	ldr	r2, [r7, #20]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	429a      	cmp	r2, r3
 8001958:	dbf1      	blt.n	800193e <_write+0x12>
  }
  return len;
 800195a:	687b      	ldr	r3, [r7, #4]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3718      	adds	r7, #24
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <_close>:

int _close(int file)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800196c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001970:	4618      	mov	r0, r3
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr

0800197c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800198c:	605a      	str	r2, [r3, #4]
  return 0;
 800198e:	2300      	movs	r3, #0
}
 8001990:	4618      	mov	r0, r3
 8001992:	370c      	adds	r7, #12
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <_isatty>:

int _isatty(int file)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019a4:	2301      	movs	r3, #1
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr

080019b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019b2:	b480      	push	{r7}
 80019b4:	b085      	sub	sp, #20
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	60f8      	str	r0, [r7, #12]
 80019ba:	60b9      	str	r1, [r7, #8]
 80019bc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019be:	2300      	movs	r3, #0
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3714      	adds	r7, #20
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019d4:	4a14      	ldr	r2, [pc, #80]	@ (8001a28 <_sbrk+0x5c>)
 80019d6:	4b15      	ldr	r3, [pc, #84]	@ (8001a2c <_sbrk+0x60>)
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019e0:	4b13      	ldr	r3, [pc, #76]	@ (8001a30 <_sbrk+0x64>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d102      	bne.n	80019ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019e8:	4b11      	ldr	r3, [pc, #68]	@ (8001a30 <_sbrk+0x64>)
 80019ea:	4a12      	ldr	r2, [pc, #72]	@ (8001a34 <_sbrk+0x68>)
 80019ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019ee:	4b10      	ldr	r3, [pc, #64]	@ (8001a30 <_sbrk+0x64>)
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4413      	add	r3, r2
 80019f6:	693a      	ldr	r2, [r7, #16]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d207      	bcs.n	8001a0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019fc:	f007 fea6 	bl	800974c <__errno>
 8001a00:	4603      	mov	r3, r0
 8001a02:	220c      	movs	r2, #12
 8001a04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a0a:	e009      	b.n	8001a20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a0c:	4b08      	ldr	r3, [pc, #32]	@ (8001a30 <_sbrk+0x64>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a12:	4b07      	ldr	r3, [pc, #28]	@ (8001a30 <_sbrk+0x64>)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4413      	add	r3, r2
 8001a1a:	4a05      	ldr	r2, [pc, #20]	@ (8001a30 <_sbrk+0x64>)
 8001a1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3718      	adds	r7, #24
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20020000 	.word	0x20020000
 8001a2c:	00000400 	.word	0x00000400
 8001a30:	20000434 	.word	0x20000434
 8001a34:	20000800 	.word	0x20000800

08001a38 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001a3c:	4b06      	ldr	r3, [pc, #24]	@ (8001a58 <SystemInit+0x20>)
 8001a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a42:	4a05      	ldr	r2, [pc, #20]	@ (8001a58 <SystemInit+0x20>)
 8001a44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	e000ed00 	.word	0xe000ed00

08001a5c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b098      	sub	sp, #96	@ 0x60
 8001a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a62:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	605a      	str	r2, [r3, #4]
 8001a6c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a6e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]
 8001a7a:	60da      	str	r2, [r3, #12]
 8001a7c:	611a      	str	r2, [r3, #16]
 8001a7e:	615a      	str	r2, [r3, #20]
 8001a80:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a82:	1d3b      	adds	r3, r7, #4
 8001a84:	2234      	movs	r2, #52	@ 0x34
 8001a86:	2100      	movs	r1, #0
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f007 fda2 	bl	80095d2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a8e:	4b4a      	ldr	r3, [pc, #296]	@ (8001bb8 <MX_TIM1_Init+0x15c>)
 8001a90:	4a4a      	ldr	r2, [pc, #296]	@ (8001bbc <MX_TIM1_Init+0x160>)
 8001a92:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001a94:	4b48      	ldr	r3, [pc, #288]	@ (8001bb8 <MX_TIM1_Init+0x15c>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001a9a:	4b47      	ldr	r3, [pc, #284]	@ (8001bb8 <MX_TIM1_Init+0x15c>)
 8001a9c:	2220      	movs	r2, #32
 8001a9e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4249;
 8001aa0:	4b45      	ldr	r3, [pc, #276]	@ (8001bb8 <MX_TIM1_Init+0x15c>)
 8001aa2:	f241 0299 	movw	r2, #4249	@ 0x1099
 8001aa6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa8:	4b43      	ldr	r3, [pc, #268]	@ (8001bb8 <MX_TIM1_Init+0x15c>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001aae:	4b42      	ldr	r3, [pc, #264]	@ (8001bb8 <MX_TIM1_Init+0x15c>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab4:	4b40      	ldr	r3, [pc, #256]	@ (8001bb8 <MX_TIM1_Init+0x15c>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001aba:	483f      	ldr	r0, [pc, #252]	@ (8001bb8 <MX_TIM1_Init+0x15c>)
 8001abc:	f003 fa46 	bl	8004f4c <HAL_TIM_PWM_Init>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001ac6:	f7ff fe05 	bl	80016d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aca:	2300      	movs	r3, #0
 8001acc:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ad6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ada:	4619      	mov	r1, r3
 8001adc:	4836      	ldr	r0, [pc, #216]	@ (8001bb8 <MX_TIM1_Init+0x15c>)
 8001ade:	f004 fc37 	bl	8006350 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001ae8:	f7ff fdf4 	bl	80016d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001aec:	2360      	movs	r3, #96	@ 0x60
 8001aee:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 3000;
 8001af0:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8001af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001af6:	2300      	movs	r3, #0
 8001af8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001afa:	2300      	movs	r3, #0
 8001afc:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001afe:	2300      	movs	r3, #0
 8001b00:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b02:	2300      	movs	r3, #0
 8001b04:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b06:	2300      	movs	r3, #0
 8001b08:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b0a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001b0e:	2200      	movs	r2, #0
 8001b10:	4619      	mov	r1, r3
 8001b12:	4829      	ldr	r0, [pc, #164]	@ (8001bb8 <MX_TIM1_Init+0x15c>)
 8001b14:	f003 fd04 	bl	8005520 <HAL_TIM_PWM_ConfigChannel>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8001b1e:	f7ff fdd9 	bl	80016d4 <Error_Handler>
  }
  sConfigOC.Pulse = 5000;
 8001b22:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b28:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001b2c:	2204      	movs	r2, #4
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4821      	ldr	r0, [pc, #132]	@ (8001bb8 <MX_TIM1_Init+0x15c>)
 8001b32:	f003 fcf5 	bl	8005520 <HAL_TIM_PWM_ConfigChannel>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_TIM1_Init+0xe4>
  {
    Error_Handler();
 8001b3c:	f7ff fdca 	bl	80016d4 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001b40:	2300      	movs	r3, #0
 8001b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b44:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001b48:	2208      	movs	r2, #8
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	481a      	ldr	r0, [pc, #104]	@ (8001bb8 <MX_TIM1_Init+0x15c>)
 8001b4e:	f003 fce7 	bl	8005520 <HAL_TIM_PWM_ConfigChannel>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001b58:	f7ff fdbc 	bl	80016d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b60:	2300      	movs	r3, #0
 8001b62:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b64:	2300      	movs	r3, #0
 8001b66:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 17;
 8001b68:	2311      	movs	r3, #17
 8001b6a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b70:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b74:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001b76:	2300      	movs	r3, #0
 8001b78:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001b82:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b86:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b90:	2300      	movs	r3, #0
 8001b92:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b94:	1d3b      	adds	r3, r7, #4
 8001b96:	4619      	mov	r1, r3
 8001b98:	4807      	ldr	r0, [pc, #28]	@ (8001bb8 <MX_TIM1_Init+0x15c>)
 8001b9a:	f004 fc6f 	bl	800647c <HAL_TIMEx_ConfigBreakDeadTime>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8001ba4:	f7ff fd96 	bl	80016d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001ba8:	4803      	ldr	r0, [pc, #12]	@ (8001bb8 <MX_TIM1_Init+0x15c>)
 8001baa:	f000 f8d7 	bl	8001d5c <HAL_TIM_MspPostInit>

}
 8001bae:	bf00      	nop
 8001bb0:	3760      	adds	r7, #96	@ 0x60
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	20000438 	.word	0x20000438
 8001bbc:	40012c00 	.word	0x40012c00

08001bc0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b088      	sub	sp, #32
 8001bc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 8001bc6:	f107 0310 	add.w	r3, r7, #16
 8001bca:	2200      	movs	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]
 8001bce:	605a      	str	r2, [r3, #4]
 8001bd0:	609a      	str	r2, [r3, #8]
 8001bd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bd4:	1d3b      	adds	r3, r7, #4
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	601a      	str	r2, [r3, #0]
 8001bda:	605a      	str	r2, [r3, #4]
 8001bdc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bde:	4b1c      	ldr	r3, [pc, #112]	@ (8001c50 <MX_TIM3_Init+0x90>)
 8001be0:	4a1c      	ldr	r2, [pc, #112]	@ (8001c54 <MX_TIM3_Init+0x94>)
 8001be2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001be4:	4b1a      	ldr	r3, [pc, #104]	@ (8001c50 <MX_TIM3_Init+0x90>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bea:	4b19      	ldr	r3, [pc, #100]	@ (8001c50 <MX_TIM3_Init+0x90>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001bf0:	4b17      	ldr	r3, [pc, #92]	@ (8001c50 <MX_TIM3_Init+0x90>)
 8001bf2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bf6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bf8:	4b15      	ldr	r3, [pc, #84]	@ (8001c50 <MX_TIM3_Init+0x90>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bfe:	4b14      	ldr	r3, [pc, #80]	@ (8001c50 <MX_TIM3_Init+0x90>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c04:	2300      	movs	r3, #0
 8001c06:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 8001c10:	2300      	movs	r3, #0
 8001c12:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 8001c14:	f107 0310 	add.w	r3, r7, #16
 8001c18:	4619      	mov	r1, r3
 8001c1a:	480d      	ldr	r0, [pc, #52]	@ (8001c50 <MX_TIM3_Init+0x90>)
 8001c1c:	f004 fa27 	bl	800606e <HAL_TIMEx_HallSensor_Init>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8001c26:	f7ff fd55 	bl	80016d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001c2a:	2350      	movs	r3, #80	@ 0x50
 8001c2c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c32:	1d3b      	adds	r3, r7, #4
 8001c34:	4619      	mov	r1, r3
 8001c36:	4806      	ldr	r0, [pc, #24]	@ (8001c50 <MX_TIM3_Init+0x90>)
 8001c38:	f004 fb8a 	bl	8006350 <HAL_TIMEx_MasterConfigSynchronization>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8001c42:	f7ff fd47 	bl	80016d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c46:	bf00      	nop
 8001c48:	3720      	adds	r7, #32
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	20000484 	.word	0x20000484
 8001c54:	40000400 	.word	0x40000400

08001c58 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a0a      	ldr	r2, [pc, #40]	@ (8001c90 <HAL_TIM_PWM_MspInit+0x38>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d10b      	bne.n	8001c82 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c94 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c6e:	4a09      	ldr	r2, [pc, #36]	@ (8001c94 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c70:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c74:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c76:	4b07      	ldr	r3, [pc, #28]	@ (8001c94 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001c82:	bf00      	nop
 8001c84:	3714      	adds	r7, #20
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	40012c00 	.word	0x40012c00
 8001c94:	40021000 	.word	0x40021000

08001c98 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08a      	sub	sp, #40	@ 0x28
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca0:	f107 0314 	add.w	r3, r7, #20
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	60da      	str	r2, [r3, #12]
 8001cae:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a26      	ldr	r2, [pc, #152]	@ (8001d50 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d145      	bne.n	8001d46 <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cba:	4b26      	ldr	r3, [pc, #152]	@ (8001d54 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cbe:	4a25      	ldr	r2, [pc, #148]	@ (8001d54 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001cc0:	f043 0302 	orr.w	r3, r3, #2
 8001cc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cc6:	4b23      	ldr	r3, [pc, #140]	@ (8001d54 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	613b      	str	r3, [r7, #16]
 8001cd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd2:	4b20      	ldr	r3, [pc, #128]	@ (8001d54 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cd6:	4a1f      	ldr	r2, [pc, #124]	@ (8001d54 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001cd8:	f043 0301 	orr.w	r3, r3, #1
 8001cdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cde:	4b1d      	ldr	r3, [pc, #116]	@ (8001d54 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001ce0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cea:	4b1a      	ldr	r3, [pc, #104]	@ (8001d54 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cee:	4a19      	ldr	r2, [pc, #100]	@ (8001d54 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001cf0:	f043 0304 	orr.w	r3, r3, #4
 8001cf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cf6:	4b17      	ldr	r3, [pc, #92]	@ (8001d54 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cfa:	f003 0304 	and.w	r3, r3, #4
 8001cfe:	60bb      	str	r3, [r7, #8]
 8001d00:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001d02:	2350      	movs	r3, #80	@ 0x50
 8001d04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d06:	2302      	movs	r3, #2
 8001d08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d12:	2302      	movs	r3, #2
 8001d14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d16:	f107 0314 	add.w	r3, r7, #20
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d20:	f001 fe14 	bl	800394c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d24:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d32:	2300      	movs	r3, #0
 8001d34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d36:	2302      	movs	r3, #2
 8001d38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d3a:	f107 0314 	add.w	r3, r7, #20
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4805      	ldr	r0, [pc, #20]	@ (8001d58 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 8001d42:	f001 fe03 	bl	800394c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001d46:	bf00      	nop
 8001d48:	3728      	adds	r7, #40	@ 0x28
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	40000400 	.word	0x40000400
 8001d54:	40021000 	.word	0x40021000
 8001d58:	48000800 	.word	0x48000800

08001d5c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b08a      	sub	sp, #40	@ 0x28
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d64:	f107 0314 	add.w	r3, r7, #20
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
 8001d72:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a29      	ldr	r2, [pc, #164]	@ (8001e20 <HAL_TIM_MspPostInit+0xc4>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d14b      	bne.n	8001e16 <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d7e:	4b29      	ldr	r3, [pc, #164]	@ (8001e24 <HAL_TIM_MspPostInit+0xc8>)
 8001d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d82:	4a28      	ldr	r2, [pc, #160]	@ (8001e24 <HAL_TIM_MspPostInit+0xc8>)
 8001d84:	f043 0302 	orr.w	r3, r3, #2
 8001d88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d8a:	4b26      	ldr	r3, [pc, #152]	@ (8001e24 <HAL_TIM_MspPostInit+0xc8>)
 8001d8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	613b      	str	r3, [r7, #16]
 8001d94:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d96:	4b23      	ldr	r3, [pc, #140]	@ (8001e24 <HAL_TIM_MspPostInit+0xc8>)
 8001d98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d9a:	4a22      	ldr	r2, [pc, #136]	@ (8001e24 <HAL_TIM_MspPostInit+0xc8>)
 8001d9c:	f043 0301 	orr.w	r3, r3, #1
 8001da0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001da2:	4b20      	ldr	r3, [pc, #128]	@ (8001e24 <HAL_TIM_MspPostInit+0xc8>)
 8001da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 8001dae:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001db2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db4:	2302      	movs	r3, #2
 8001db6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db8:	2300      	movs	r3, #0
 8001dba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001dc0:	2306      	movs	r3, #6
 8001dc2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc4:	f107 0314 	add.w	r3, r7, #20
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4817      	ldr	r0, [pc, #92]	@ (8001e28 <HAL_TIM_MspPostInit+0xcc>)
 8001dcc:	f001 fdbe 	bl	800394c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8001dd0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001dd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dde:	2300      	movs	r3, #0
 8001de0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001de2:	2304      	movs	r3, #4
 8001de4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 8001de6:	f107 0314 	add.w	r3, r7, #20
 8001dea:	4619      	mov	r1, r3
 8001dec:	480e      	ldr	r0, [pc, #56]	@ (8001e28 <HAL_TIM_MspPostInit+0xcc>)
 8001dee:	f001 fdad 	bl	800394c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 8001df2:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001df6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df8:	2302      	movs	r3, #2
 8001dfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e00:	2300      	movs	r3, #0
 8001e02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001e04:	2306      	movs	r3, #6
 8001e06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e12:	f001 fd9b 	bl	800394c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001e16:	bf00      	nop
 8001e18:	3728      	adds	r7, #40	@ 0x28
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	40012c00 	.word	0x40012c00
 8001e24:	40021000 	.word	0x40021000
 8001e28:	48000400 	.word	0x48000400

08001e2c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e30:	4b22      	ldr	r3, [pc, #136]	@ (8001ebc <MX_USART2_UART_Init+0x90>)
 8001e32:	4a23      	ldr	r2, [pc, #140]	@ (8001ec0 <MX_USART2_UART_Init+0x94>)
 8001e34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e36:	4b21      	ldr	r3, [pc, #132]	@ (8001ebc <MX_USART2_UART_Init+0x90>)
 8001e38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e3e:	4b1f      	ldr	r3, [pc, #124]	@ (8001ebc <MX_USART2_UART_Init+0x90>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e44:	4b1d      	ldr	r3, [pc, #116]	@ (8001ebc <MX_USART2_UART_Init+0x90>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e4a:	4b1c      	ldr	r3, [pc, #112]	@ (8001ebc <MX_USART2_UART_Init+0x90>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e50:	4b1a      	ldr	r3, [pc, #104]	@ (8001ebc <MX_USART2_UART_Init+0x90>)
 8001e52:	220c      	movs	r2, #12
 8001e54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e56:	4b19      	ldr	r3, [pc, #100]	@ (8001ebc <MX_USART2_UART_Init+0x90>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e5c:	4b17      	ldr	r3, [pc, #92]	@ (8001ebc <MX_USART2_UART_Init+0x90>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e62:	4b16      	ldr	r3, [pc, #88]	@ (8001ebc <MX_USART2_UART_Init+0x90>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e68:	4b14      	ldr	r3, [pc, #80]	@ (8001ebc <MX_USART2_UART_Init+0x90>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e6e:	4b13      	ldr	r3, [pc, #76]	@ (8001ebc <MX_USART2_UART_Init+0x90>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e74:	4811      	ldr	r0, [pc, #68]	@ (8001ebc <MX_USART2_UART_Init+0x90>)
 8001e76:	f004 fc1e 	bl	80066b6 <HAL_UART_Init>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001e80:	f7ff fc28 	bl	80016d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e84:	2100      	movs	r1, #0
 8001e86:	480d      	ldr	r0, [pc, #52]	@ (8001ebc <MX_USART2_UART_Init+0x90>)
 8001e88:	f006 fbc1 	bl	800860e <HAL_UARTEx_SetTxFifoThreshold>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001e92:	f7ff fc1f 	bl	80016d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e96:	2100      	movs	r1, #0
 8001e98:	4808      	ldr	r0, [pc, #32]	@ (8001ebc <MX_USART2_UART_Init+0x90>)
 8001e9a:	f006 fbf6 	bl	800868a <HAL_UARTEx_SetRxFifoThreshold>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001ea4:	f7ff fc16 	bl	80016d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001ea8:	4804      	ldr	r0, [pc, #16]	@ (8001ebc <MX_USART2_UART_Init+0x90>)
 8001eaa:	f006 fb77 	bl	800859c <HAL_UARTEx_DisableFifoMode>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001eb4:	f7ff fc0e 	bl	80016d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001eb8:	bf00      	nop
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	200004d0 	.word	0x200004d0
 8001ec0:	40004400 	.word	0x40004400

08001ec4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001ec8:	4b22      	ldr	r3, [pc, #136]	@ (8001f54 <MX_USART3_UART_Init+0x90>)
 8001eca:	4a23      	ldr	r2, [pc, #140]	@ (8001f58 <MX_USART3_UART_Init+0x94>)
 8001ecc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001ece:	4b21      	ldr	r3, [pc, #132]	@ (8001f54 <MX_USART3_UART_Init+0x90>)
 8001ed0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ed4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001ed6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f54 <MX_USART3_UART_Init+0x90>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001edc:	4b1d      	ldr	r3, [pc, #116]	@ (8001f54 <MX_USART3_UART_Init+0x90>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001ee2:	4b1c      	ldr	r3, [pc, #112]	@ (8001f54 <MX_USART3_UART_Init+0x90>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ee8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f54 <MX_USART3_UART_Init+0x90>)
 8001eea:	220c      	movs	r2, #12
 8001eec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eee:	4b19      	ldr	r3, [pc, #100]	@ (8001f54 <MX_USART3_UART_Init+0x90>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ef4:	4b17      	ldr	r3, [pc, #92]	@ (8001f54 <MX_USART3_UART_Init+0x90>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001efa:	4b16      	ldr	r3, [pc, #88]	@ (8001f54 <MX_USART3_UART_Init+0x90>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f00:	4b14      	ldr	r3, [pc, #80]	@ (8001f54 <MX_USART3_UART_Init+0x90>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f06:	4b13      	ldr	r3, [pc, #76]	@ (8001f54 <MX_USART3_UART_Init+0x90>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f0c:	4811      	ldr	r0, [pc, #68]	@ (8001f54 <MX_USART3_UART_Init+0x90>)
 8001f0e:	f004 fbd2 	bl	80066b6 <HAL_UART_Init>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001f18:	f7ff fbdc 	bl	80016d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	480d      	ldr	r0, [pc, #52]	@ (8001f54 <MX_USART3_UART_Init+0x90>)
 8001f20:	f006 fb75 	bl	800860e <HAL_UARTEx_SetTxFifoThreshold>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001f2a:	f7ff fbd3 	bl	80016d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f2e:	2100      	movs	r1, #0
 8001f30:	4808      	ldr	r0, [pc, #32]	@ (8001f54 <MX_USART3_UART_Init+0x90>)
 8001f32:	f006 fbaa 	bl	800868a <HAL_UARTEx_SetRxFifoThreshold>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001f3c:	f7ff fbca 	bl	80016d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001f40:	4804      	ldr	r0, [pc, #16]	@ (8001f54 <MX_USART3_UART_Init+0x90>)
 8001f42:	f006 fb2b 	bl	800859c <HAL_UARTEx_DisableFifoMode>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001f4c:	f7ff fbc2 	bl	80016d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001f50:	bf00      	nop
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	20000560 	.word	0x20000560
 8001f58:	40004800 	.word	0x40004800

08001f5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b0a0      	sub	sp, #128	@ 0x80
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f64:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	605a      	str	r2, [r3, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
 8001f70:	60da      	str	r2, [r3, #12]
 8001f72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f74:	f107 0318 	add.w	r3, r7, #24
 8001f78:	2254      	movs	r2, #84	@ 0x54
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f007 fb28 	bl	80095d2 <memset>
  if(uartHandle->Instance==USART2)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a45      	ldr	r2, [pc, #276]	@ (800209c <HAL_UART_MspInit+0x140>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d13f      	bne.n	800200c <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001f90:	2300      	movs	r3, #0
 8001f92:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f94:	f107 0318 	add.w	r3, r7, #24
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f002 fcaf 	bl	80048fc <HAL_RCCEx_PeriphCLKConfig>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d001      	beq.n	8001fa8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001fa4:	f7ff fb96 	bl	80016d4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fa8:	4b3d      	ldr	r3, [pc, #244]	@ (80020a0 <HAL_UART_MspInit+0x144>)
 8001faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fac:	4a3c      	ldr	r2, [pc, #240]	@ (80020a0 <HAL_UART_MspInit+0x144>)
 8001fae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fb4:	4b3a      	ldr	r3, [pc, #232]	@ (80020a0 <HAL_UART_MspInit+0x144>)
 8001fb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fbc:	617b      	str	r3, [r7, #20]
 8001fbe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc0:	4b37      	ldr	r3, [pc, #220]	@ (80020a0 <HAL_UART_MspInit+0x144>)
 8001fc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fc4:	4a36      	ldr	r2, [pc, #216]	@ (80020a0 <HAL_UART_MspInit+0x144>)
 8001fc6:	f043 0301 	orr.w	r3, r3, #1
 8001fca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fcc:	4b34      	ldr	r3, [pc, #208]	@ (80020a0 <HAL_UART_MspInit+0x144>)
 8001fce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	613b      	str	r3, [r7, #16]
 8001fd6:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001fd8:	230c      	movs	r3, #12
 8001fda:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fe8:	2307      	movs	r3, #7
 8001fea:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fec:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ff6:	f001 fca9 	bl	800394c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	2026      	movs	r0, #38	@ 0x26
 8002000:	f001 fbbc 	bl	800377c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002004:	2026      	movs	r0, #38	@ 0x26
 8002006:	f001 fbd3 	bl	80037b0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800200a:	e043      	b.n	8002094 <HAL_UART_MspInit+0x138>
  else if(uartHandle->Instance==USART3)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a24      	ldr	r2, [pc, #144]	@ (80020a4 <HAL_UART_MspInit+0x148>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d13e      	bne.n	8002094 <HAL_UART_MspInit+0x138>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002016:	2304      	movs	r3, #4
 8002018:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800201a:	2300      	movs	r3, #0
 800201c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800201e:	f107 0318 	add.w	r3, r7, #24
 8002022:	4618      	mov	r0, r3
 8002024:	f002 fc6a 	bl	80048fc <HAL_RCCEx_PeriphCLKConfig>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 800202e:	f7ff fb51 	bl	80016d4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002032:	4b1b      	ldr	r3, [pc, #108]	@ (80020a0 <HAL_UART_MspInit+0x144>)
 8002034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002036:	4a1a      	ldr	r2, [pc, #104]	@ (80020a0 <HAL_UART_MspInit+0x144>)
 8002038:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800203c:	6593      	str	r3, [r2, #88]	@ 0x58
 800203e:	4b18      	ldr	r3, [pc, #96]	@ (80020a0 <HAL_UART_MspInit+0x144>)
 8002040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002042:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800204a:	4b15      	ldr	r3, [pc, #84]	@ (80020a0 <HAL_UART_MspInit+0x144>)
 800204c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800204e:	4a14      	ldr	r2, [pc, #80]	@ (80020a0 <HAL_UART_MspInit+0x144>)
 8002050:	f043 0304 	orr.w	r3, r3, #4
 8002054:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002056:	4b12      	ldr	r3, [pc, #72]	@ (80020a0 <HAL_UART_MspInit+0x144>)
 8002058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800205a:	f003 0304 	and.w	r3, r3, #4
 800205e:	60bb      	str	r3, [r7, #8]
 8002060:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002062:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002066:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002068:	2302      	movs	r3, #2
 800206a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206c:	2300      	movs	r3, #0
 800206e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002070:	2300      	movs	r3, #0
 8002072:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002074:	2307      	movs	r3, #7
 8002076:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002078:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800207c:	4619      	mov	r1, r3
 800207e:	480a      	ldr	r0, [pc, #40]	@ (80020a8 <HAL_UART_MspInit+0x14c>)
 8002080:	f001 fc64 	bl	800394c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002084:	2200      	movs	r2, #0
 8002086:	2100      	movs	r1, #0
 8002088:	2027      	movs	r0, #39	@ 0x27
 800208a:	f001 fb77 	bl	800377c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800208e:	2027      	movs	r0, #39	@ 0x27
 8002090:	f001 fb8e 	bl	80037b0 <HAL_NVIC_EnableIRQ>
}
 8002094:	bf00      	nop
 8002096:	3780      	adds	r7, #128	@ 0x80
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	40004400 	.word	0x40004400
 80020a0:	40021000 	.word	0x40021000
 80020a4:	40004800 	.word	0x40004800
 80020a8:	48000800 	.word	0x48000800

080020ac <Shell_Init>:
char* 		argv[MAX_ARGS];
int		 	argc = 0;
char*		token;
int 		newCmdReady = 0;

void Shell_Init(void){
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
	memset(argv, NULL, MAX_ARGS*sizeof(char*));
 80020b0:	2224      	movs	r2, #36	@ 0x24
 80020b2:	2100      	movs	r1, #0
 80020b4:	4816      	ldr	r0, [pc, #88]	@ (8002110 <Shell_Init+0x64>)
 80020b6:	f007 fa8c 	bl	80095d2 <memset>
	memset(cmdBuffer, NULL, CMD_BUFFER_SIZE*sizeof(char));
 80020ba:	2240      	movs	r2, #64	@ 0x40
 80020bc:	2100      	movs	r1, #0
 80020be:	4815      	ldr	r0, [pc, #84]	@ (8002114 <Shell_Init+0x68>)
 80020c0:	f007 fa87 	bl	80095d2 <memset>
	memset(uartRxBuffer, NULL, UART_RX_BUFFER_SIZE*sizeof(char));
 80020c4:	4b14      	ldr	r3, [pc, #80]	@ (8002118 <Shell_Init+0x6c>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	701a      	strb	r2, [r3, #0]
	memset(uartTxBuffer, NULL, UART_TX_BUFFER_SIZE*sizeof(char));
 80020ca:	2240      	movs	r2, #64	@ 0x40
 80020cc:	2100      	movs	r1, #0
 80020ce:	4813      	ldr	r0, [pc, #76]	@ (800211c <Shell_Init+0x70>)
 80020d0:	f007 fa7f 	bl	80095d2 <memset>

	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 80020d4:	2201      	movs	r2, #1
 80020d6:	4910      	ldr	r1, [pc, #64]	@ (8002118 <Shell_Init+0x6c>)
 80020d8:	4811      	ldr	r0, [pc, #68]	@ (8002120 <Shell_Init+0x74>)
 80020da:	f004 fbd3 	bl	8006884 <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart2, started, strlen((char *)started), HAL_MAX_DELAY);
 80020de:	4811      	ldr	r0, [pc, #68]	@ (8002124 <Shell_Init+0x78>)
 80020e0:	f7fe f8a8 	bl	8000234 <strlen>
 80020e4:	4603      	mov	r3, r0
 80020e6:	b29a      	uxth	r2, r3
 80020e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020ec:	490d      	ldr	r1, [pc, #52]	@ (8002124 <Shell_Init+0x78>)
 80020ee:	480c      	ldr	r0, [pc, #48]	@ (8002120 <Shell_Init+0x74>)
 80020f0:	f004 fb31 	bl	8006756 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, strlen((char *)prompt), HAL_MAX_DELAY);
 80020f4:	480c      	ldr	r0, [pc, #48]	@ (8002128 <Shell_Init+0x7c>)
 80020f6:	f7fe f89d 	bl	8000234 <strlen>
 80020fa:	4603      	mov	r3, r0
 80020fc:	b29a      	uxth	r2, r3
 80020fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002102:	4909      	ldr	r1, [pc, #36]	@ (8002128 <Shell_Init+0x7c>)
 8002104:	4806      	ldr	r0, [pc, #24]	@ (8002120 <Shell_Init+0x74>)
 8002106:	f004 fb26 	bl	8006756 <HAL_UART_Transmit>
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	2000067c 	.word	0x2000067c
 8002114:	20000638 	.word	0x20000638
 8002118:	200005f4 	.word	0x200005f4
 800211c:	200005f8 	.word	0x200005f8
 8002120:	200004d0 	.word	0x200004d0
 8002124:	20000020 	.word	0x20000020
 8002128:	20000004 	.word	0x20000004

0800212c <Shell_Loop>:

void Shell_Loop(void){
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
	if(uartRxReceived){
 8002130:	4b63      	ldr	r3, [pc, #396]	@ (80022c0 <Shell_Loop+0x194>)
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d05b      	beq.n	80021f0 <Shell_Loop+0xc4>
		switch(uartRxBuffer[0]){
 8002138:	4b62      	ldr	r3, [pc, #392]	@ (80022c4 <Shell_Loop+0x198>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	2b08      	cmp	r3, #8
 800213e:	d034      	beq.n	80021aa <Shell_Loop+0x7e>
 8002140:	2b0d      	cmp	r3, #13
 8002142:	d142      	bne.n	80021ca <Shell_Loop+0x9e>
		case ASCII_CR: // Nouvelle ligne, instruction à traiter
			HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 8002144:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002148:	2203      	movs	r2, #3
 800214a:	495f      	ldr	r1, [pc, #380]	@ (80022c8 <Shell_Loop+0x19c>)
 800214c:	485f      	ldr	r0, [pc, #380]	@ (80022cc <Shell_Loop+0x1a0>)
 800214e:	f004 fb02 	bl	8006756 <HAL_UART_Transmit>
			cmdBuffer[idx_cmd] = '\0';
 8002152:	4b5f      	ldr	r3, [pc, #380]	@ (80022d0 <Shell_Loop+0x1a4>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a5f      	ldr	r2, [pc, #380]	@ (80022d4 <Shell_Loop+0x1a8>)
 8002158:	2100      	movs	r1, #0
 800215a:	54d1      	strb	r1, [r2, r3]
			argc = 0;
 800215c:	4b5e      	ldr	r3, [pc, #376]	@ (80022d8 <Shell_Loop+0x1ac>)
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]
			token = strtok(cmdBuffer, " ");
 8002162:	495e      	ldr	r1, [pc, #376]	@ (80022dc <Shell_Loop+0x1b0>)
 8002164:	485b      	ldr	r0, [pc, #364]	@ (80022d4 <Shell_Loop+0x1a8>)
 8002166:	f007 fa4f 	bl	8009608 <strtok>
 800216a:	4603      	mov	r3, r0
 800216c:	4a5c      	ldr	r2, [pc, #368]	@ (80022e0 <Shell_Loop+0x1b4>)
 800216e:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 8002170:	e010      	b.n	8002194 <Shell_Loop+0x68>
				argv[argc++] = token;
 8002172:	4b59      	ldr	r3, [pc, #356]	@ (80022d8 <Shell_Loop+0x1ac>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	1c5a      	adds	r2, r3, #1
 8002178:	4957      	ldr	r1, [pc, #348]	@ (80022d8 <Shell_Loop+0x1ac>)
 800217a:	600a      	str	r2, [r1, #0]
 800217c:	4a58      	ldr	r2, [pc, #352]	@ (80022e0 <Shell_Loop+0x1b4>)
 800217e:	6812      	ldr	r2, [r2, #0]
 8002180:	4958      	ldr	r1, [pc, #352]	@ (80022e4 <Shell_Loop+0x1b8>)
 8002182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				token = strtok(NULL, " ");
 8002186:	4955      	ldr	r1, [pc, #340]	@ (80022dc <Shell_Loop+0x1b0>)
 8002188:	2000      	movs	r0, #0
 800218a:	f007 fa3d 	bl	8009608 <strtok>
 800218e:	4603      	mov	r3, r0
 8002190:	4a53      	ldr	r2, [pc, #332]	@ (80022e0 <Shell_Loop+0x1b4>)
 8002192:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 8002194:	4b52      	ldr	r3, [pc, #328]	@ (80022e0 <Shell_Loop+0x1b4>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d1ea      	bne.n	8002172 <Shell_Loop+0x46>
			}
			idx_cmd = 0;
 800219c:	4b4c      	ldr	r3, [pc, #304]	@ (80022d0 <Shell_Loop+0x1a4>)
 800219e:	2200      	movs	r2, #0
 80021a0:	601a      	str	r2, [r3, #0]
			newCmdReady = 1;
 80021a2:	4b51      	ldr	r3, [pc, #324]	@ (80022e8 <Shell_Loop+0x1bc>)
 80021a4:	2201      	movs	r2, #1
 80021a6:	601a      	str	r2, [r3, #0]
			break;
 80021a8:	e01f      	b.n	80021ea <Shell_Loop+0xbe>
		case ASCII_BACK: // Suppression du dernier caractère
			cmdBuffer[idx_cmd--] = '\0';
 80021aa:	4b49      	ldr	r3, [pc, #292]	@ (80022d0 <Shell_Loop+0x1a4>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	1e5a      	subs	r2, r3, #1
 80021b0:	4947      	ldr	r1, [pc, #284]	@ (80022d0 <Shell_Loop+0x1a4>)
 80021b2:	600a      	str	r2, [r1, #0]
 80021b4:	4a47      	ldr	r2, [pc, #284]	@ (80022d4 <Shell_Loop+0x1a8>)
 80021b6:	2100      	movs	r1, #0
 80021b8:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart2, backspace, sizeof(backspace), HAL_MAX_DELAY);
 80021ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021be:	2204      	movs	r2, #4
 80021c0:	494a      	ldr	r1, [pc, #296]	@ (80022ec <Shell_Loop+0x1c0>)
 80021c2:	4842      	ldr	r0, [pc, #264]	@ (80022cc <Shell_Loop+0x1a0>)
 80021c4:	f004 fac7 	bl	8006756 <HAL_UART_Transmit>
			break;
 80021c8:	e00f      	b.n	80021ea <Shell_Loop+0xbe>

		default: // Nouveau caractère
			cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 80021ca:	4b41      	ldr	r3, [pc, #260]	@ (80022d0 <Shell_Loop+0x1a4>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	1c5a      	adds	r2, r3, #1
 80021d0:	493f      	ldr	r1, [pc, #252]	@ (80022d0 <Shell_Loop+0x1a4>)
 80021d2:	600a      	str	r2, [r1, #0]
 80021d4:	4a3b      	ldr	r2, [pc, #236]	@ (80022c4 <Shell_Loop+0x198>)
 80021d6:	7811      	ldrb	r1, [r2, #0]
 80021d8:	4a3e      	ldr	r2, [pc, #248]	@ (80022d4 <Shell_Loop+0x1a8>)
 80021da:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 80021dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021e0:	2201      	movs	r2, #1
 80021e2:	4938      	ldr	r1, [pc, #224]	@ (80022c4 <Shell_Loop+0x198>)
 80021e4:	4839      	ldr	r0, [pc, #228]	@ (80022cc <Shell_Loop+0x1a0>)
 80021e6:	f004 fab6 	bl	8006756 <HAL_UART_Transmit>
		}
		uartRxReceived = 0;
 80021ea:	4b35      	ldr	r3, [pc, #212]	@ (80022c0 <Shell_Loop+0x194>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	701a      	strb	r2, [r3, #0]
	}

	if(newCmdReady){
 80021f0:	4b3d      	ldr	r3, [pc, #244]	@ (80022e8 <Shell_Loop+0x1bc>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d060      	beq.n	80022ba <Shell_Loop+0x18e>
		if(strcmp(argv[0],"WhereisBrian?")==0){
 80021f8:	4b3a      	ldr	r3, [pc, #232]	@ (80022e4 <Shell_Loop+0x1b8>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	493c      	ldr	r1, [pc, #240]	@ (80022f0 <Shell_Loop+0x1c4>)
 80021fe:	4618      	mov	r0, r3
 8002200:	f7fe f80e 	bl	8000220 <strcmp>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d107      	bne.n	800221a <Shell_Loop+0xee>
			HAL_UART_Transmit(&huart2, brian, sizeof(brian), HAL_MAX_DELAY);
 800220a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800220e:	221a      	movs	r2, #26
 8002210:	4938      	ldr	r1, [pc, #224]	@ (80022f4 <Shell_Loop+0x1c8>)
 8002212:	482e      	ldr	r0, [pc, #184]	@ (80022cc <Shell_Loop+0x1a0>)
 8002214:	f004 fa9f 	bl	8006756 <HAL_UART_Transmit>
 8002218:	e045      	b.n	80022a6 <Shell_Loop+0x17a>
		}
		else if(strcmp(argv[0],"help")==0){
 800221a:	4b32      	ldr	r3, [pc, #200]	@ (80022e4 <Shell_Loop+0x1b8>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4936      	ldr	r1, [pc, #216]	@ (80022f8 <Shell_Loop+0x1cc>)
 8002220:	4618      	mov	r0, r3
 8002222:	f7fd fffd 	bl	8000220 <strcmp>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d10b      	bne.n	8002244 <Shell_Loop+0x118>
			int uartTxStringLength = snprintf((char *)uartTxBuffer, UART_TX_BUFFER_SIZE, "Print all available functions here\r\n");
			HAL_UART_Transmit(&huart2, uartTxBuffer, uartTxStringLength, HAL_MAX_DELAY);
			*/

			// Up to date help message
			HAL_UART_Transmit(&huart2, helpMessage, strlen((char *)helpMessage), HAL_MAX_DELAY);
 800222c:	4833      	ldr	r0, [pc, #204]	@ (80022fc <Shell_Loop+0x1d0>)
 800222e:	f7fe f801 	bl	8000234 <strlen>
 8002232:	4603      	mov	r3, r0
 8002234:	b29a      	uxth	r2, r3
 8002236:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800223a:	4930      	ldr	r1, [pc, #192]	@ (80022fc <Shell_Loop+0x1d0>)
 800223c:	4823      	ldr	r0, [pc, #140]	@ (80022cc <Shell_Loop+0x1a0>)
 800223e:	f004 fa8a 	bl	8006756 <HAL_UART_Transmit>
 8002242:	e030      	b.n	80022a6 <Shell_Loop+0x17a>
		}
		else if(strcmp(argv[0],"cratio")==0){
 8002244:	4b27      	ldr	r3, [pc, #156]	@ (80022e4 <Shell_Loop+0x1b8>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	492d      	ldr	r1, [pc, #180]	@ (8002300 <Shell_Loop+0x1d4>)
 800224a:	4618      	mov	r0, r3
 800224c:	f7fd ffe8 	bl	8000220 <strcmp>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d120      	bne.n	8002298 <Shell_Loop+0x16c>
			set_PWM_ratio(TIM_CHANNEL_1, atof(argv[1]));
 8002256:	4b23      	ldr	r3, [pc, #140]	@ (80022e4 <Shell_Loop+0x1b8>)
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	4618      	mov	r0, r3
 800225c:	f006 faa2 	bl	80087a4 <atof>
 8002260:	4603      	mov	r3, r0
 8002262:	4618      	mov	r0, r3
 8002264:	f7fe f996 	bl	8000594 <__aeabi_i2d>
 8002268:	4602      	mov	r2, r0
 800226a:	460b      	mov	r3, r1
 800226c:	ec43 2b10 	vmov	d0, r2, r3
 8002270:	2000      	movs	r0, #0
 8002272:	f7ff f905 	bl	8001480 <set_PWM_ratio>
			set_PWM_ratio(TIM_CHANNEL_2, atof(argv[1]));
 8002276:	4b1b      	ldr	r3, [pc, #108]	@ (80022e4 <Shell_Loop+0x1b8>)
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	4618      	mov	r0, r3
 800227c:	f006 fa92 	bl	80087a4 <atof>
 8002280:	4603      	mov	r3, r0
 8002282:	4618      	mov	r0, r3
 8002284:	f7fe f986 	bl	8000594 <__aeabi_i2d>
 8002288:	4602      	mov	r2, r0
 800228a:	460b      	mov	r3, r1
 800228c:	ec43 2b10 	vmov	d0, r2, r3
 8002290:	2004      	movs	r0, #4
 8002292:	f7ff f8f5 	bl	8001480 <set_PWM_ratio>
 8002296:	e006      	b.n	80022a6 <Shell_Loop+0x17a>
		}
		else{
			HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 8002298:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800229c:	2214      	movs	r2, #20
 800229e:	4919      	ldr	r1, [pc, #100]	@ (8002304 <Shell_Loop+0x1d8>)
 80022a0:	480a      	ldr	r0, [pc, #40]	@ (80022cc <Shell_Loop+0x1a0>)
 80022a2:	f004 fa58 	bl	8006756 <HAL_UART_Transmit>
		}
		HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 80022a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80022aa:	221c      	movs	r2, #28
 80022ac:	4916      	ldr	r1, [pc, #88]	@ (8002308 <Shell_Loop+0x1dc>)
 80022ae:	4807      	ldr	r0, [pc, #28]	@ (80022cc <Shell_Loop+0x1a0>)
 80022b0:	f004 fa51 	bl	8006756 <HAL_UART_Transmit>
		newCmdReady = 0;
 80022b4:	4b0c      	ldr	r3, [pc, #48]	@ (80022e8 <Shell_Loop+0x1bc>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	601a      	str	r2, [r3, #0]
	}
}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	200005f0 	.word	0x200005f0
 80022c4:	200005f4 	.word	0x200005f4
 80022c8:	20000088 	.word	0x20000088
 80022cc:	200004d0 	.word	0x200004d0
 80022d0:	20000678 	.word	0x20000678
 80022d4:	20000638 	.word	0x20000638
 80022d8:	200006a0 	.word	0x200006a0
 80022dc:	0800b470 	.word	0x0800b470
 80022e0:	200006a4 	.word	0x200006a4
 80022e4:	2000067c 	.word	0x2000067c
 80022e8:	200006a8 	.word	0x200006a8
 80022ec:	2000008c 	.word	0x2000008c
 80022f0:	0800b474 	.word	0x0800b474
 80022f4:	200000a4 	.word	0x200000a4
 80022f8:	0800b484 	.word	0x0800b484
 80022fc:	200000c0 	.word	0x200000c0
 8002300:	0800b48c 	.word	0x0800b48c
 8002304:	20000090 	.word	0x20000090
 8002308:	20000004 	.word	0x20000004

0800230c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart){
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 8002314:	4b05      	ldr	r3, [pc, #20]	@ (800232c <HAL_UART_RxCpltCallback+0x20>)
 8002316:	2201      	movs	r2, #1
 8002318:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 800231a:	2201      	movs	r2, #1
 800231c:	4904      	ldr	r1, [pc, #16]	@ (8002330 <HAL_UART_RxCpltCallback+0x24>)
 800231e:	4805      	ldr	r0, [pc, #20]	@ (8002334 <HAL_UART_RxCpltCallback+0x28>)
 8002320:	f004 fab0 	bl	8006884 <HAL_UART_Receive_IT>
}
 8002324:	bf00      	nop
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	200005f0 	.word	0x200005f0
 8002330:	200005f4 	.word	0x200005f4
 8002334:	200004d0 	.word	0x200004d0

08002338 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002338:	480d      	ldr	r0, [pc, #52]	@ (8002370 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800233a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800233c:	480d      	ldr	r0, [pc, #52]	@ (8002374 <LoopForever+0x6>)
  ldr r1, =_edata
 800233e:	490e      	ldr	r1, [pc, #56]	@ (8002378 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002340:	4a0e      	ldr	r2, [pc, #56]	@ (800237c <LoopForever+0xe>)
  movs r3, #0
 8002342:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002344:	e002      	b.n	800234c <LoopCopyDataInit>

08002346 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002346:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002348:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800234a:	3304      	adds	r3, #4

0800234c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800234c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800234e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002350:	d3f9      	bcc.n	8002346 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002352:	4a0b      	ldr	r2, [pc, #44]	@ (8002380 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002354:	4c0b      	ldr	r4, [pc, #44]	@ (8002384 <LoopForever+0x16>)
  movs r3, #0
 8002356:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002358:	e001      	b.n	800235e <LoopFillZerobss>

0800235a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800235a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800235c:	3204      	adds	r2, #4

0800235e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800235e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002360:	d3fb      	bcc.n	800235a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002362:	f7ff fb69 	bl	8001a38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002366:	f007 f9f7 	bl	8009758 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800236a:	f7ff f91d 	bl	80015a8 <main>

0800236e <LoopForever>:

LoopForever:
    b LoopForever
 800236e:	e7fe      	b.n	800236e <LoopForever>
  ldr   r0, =_estack
 8002370:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002374:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002378:	200002f0 	.word	0x200002f0
  ldr r2, =_sidata
 800237c:	0800b8fc 	.word	0x0800b8fc
  ldr r2, =_sbss
 8002380:	200002f0 	.word	0x200002f0
  ldr r4, =_ebss
 8002384:	200007fc 	.word	0x200007fc

08002388 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002388:	e7fe      	b.n	8002388 <ADC1_2_IRQHandler>

0800238a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800238a:	b580      	push	{r7, lr}
 800238c:	b082      	sub	sp, #8
 800238e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002390:	2300      	movs	r3, #0
 8002392:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002394:	2003      	movs	r0, #3
 8002396:	f001 f9e6 	bl	8003766 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800239a:	200f      	movs	r0, #15
 800239c:	f7ff f9c4 	bl	8001728 <HAL_InitTick>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d002      	beq.n	80023ac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	71fb      	strb	r3, [r7, #7]
 80023aa:	e001      	b.n	80023b0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023ac:	f7ff f998 	bl	80016e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023b0:	79fb      	ldrb	r3, [r7, #7]

}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
	...

080023bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023c0:	4b05      	ldr	r3, [pc, #20]	@ (80023d8 <HAL_IncTick+0x1c>)
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	4b05      	ldr	r3, [pc, #20]	@ (80023dc <HAL_IncTick+0x20>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4413      	add	r3, r2
 80023ca:	4a03      	ldr	r2, [pc, #12]	@ (80023d8 <HAL_IncTick+0x1c>)
 80023cc:	6013      	str	r3, [r2, #0]
}
 80023ce:	bf00      	nop
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	200006ac 	.word	0x200006ac
 80023dc:	20000124 	.word	0x20000124

080023e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  return uwTick;
 80023e4:	4b03      	ldr	r3, [pc, #12]	@ (80023f4 <HAL_GetTick+0x14>)
 80023e6:	681b      	ldr	r3, [r3, #0]
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	200006ac 	.word	0x200006ac

080023f8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	431a      	orrs	r2, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	609a      	str	r2, [r3, #8]
}
 8002412:	bf00      	nop
 8002414:	370c      	adds	r7, #12
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr

0800241e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800241e:	b480      	push	{r7}
 8002420:	b083      	sub	sp, #12
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
 8002426:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	431a      	orrs	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	609a      	str	r2, [r3, #8]
}
 8002438:	bf00      	nop
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002454:	4618      	mov	r0, r3
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002460:	b480      	push	{r7}
 8002462:	b087      	sub	sp, #28
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	607a      	str	r2, [r7, #4]
 800246c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	3360      	adds	r3, #96	@ 0x60
 8002472:	461a      	mov	r2, r3
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	4413      	add	r3, r2
 800247a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	4b08      	ldr	r3, [pc, #32]	@ (80024a4 <LL_ADC_SetOffset+0x44>)
 8002482:	4013      	ands	r3, r2
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800248a:	683a      	ldr	r2, [r7, #0]
 800248c:	430a      	orrs	r2, r1
 800248e:	4313      	orrs	r3, r2
 8002490:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002498:	bf00      	nop
 800249a:	371c      	adds	r7, #28
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr
 80024a4:	03fff000 	.word	0x03fff000

080024a8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	3360      	adds	r3, #96	@ 0x60
 80024b6:	461a      	mov	r2, r3
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	4413      	add	r3, r2
 80024be:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b087      	sub	sp, #28
 80024d8:	af00      	add	r7, sp, #0
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	3360      	adds	r3, #96	@ 0x60
 80024e4:	461a      	mov	r2, r3
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	4413      	add	r3, r2
 80024ec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	431a      	orrs	r2, r3
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80024fe:	bf00      	nop
 8002500:	371c      	adds	r7, #28
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr

0800250a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800250a:	b480      	push	{r7}
 800250c:	b087      	sub	sp, #28
 800250e:	af00      	add	r7, sp, #0
 8002510:	60f8      	str	r0, [r7, #12]
 8002512:	60b9      	str	r1, [r7, #8]
 8002514:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	3360      	adds	r3, #96	@ 0x60
 800251a:	461a      	mov	r2, r3
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	4413      	add	r3, r2
 8002522:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	431a      	orrs	r2, r3
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002534:	bf00      	nop
 8002536:	371c      	adds	r7, #28
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002540:	b480      	push	{r7}
 8002542:	b087      	sub	sp, #28
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	3360      	adds	r3, #96	@ 0x60
 8002550:	461a      	mov	r2, r3
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	4413      	add	r3, r2
 8002558:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	431a      	orrs	r2, r3
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800256a:	bf00      	nop
 800256c:	371c      	adds	r7, #28
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr

08002576 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002576:	b480      	push	{r7}
 8002578:	b083      	sub	sp, #12
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
 800257e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	695b      	ldr	r3, [r3, #20]
 8002584:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	431a      	orrs	r2, r3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	615a      	str	r2, [r3, #20]
}
 8002590:	bf00      	nop
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800259c:	b480      	push	{r7}
 800259e:	b087      	sub	sp, #28
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	3330      	adds	r3, #48	@ 0x30
 80025ac:	461a      	mov	r2, r3
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	0a1b      	lsrs	r3, r3, #8
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	f003 030c 	and.w	r3, r3, #12
 80025b8:	4413      	add	r3, r2
 80025ba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	f003 031f 	and.w	r3, r3, #31
 80025c6:	211f      	movs	r1, #31
 80025c8:	fa01 f303 	lsl.w	r3, r1, r3
 80025cc:	43db      	mvns	r3, r3
 80025ce:	401a      	ands	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	0e9b      	lsrs	r3, r3, #26
 80025d4:	f003 011f 	and.w	r1, r3, #31
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	f003 031f 	and.w	r3, r3, #31
 80025de:	fa01 f303 	lsl.w	r3, r1, r3
 80025e2:	431a      	orrs	r2, r3
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80025e8:	bf00      	nop
 80025ea:	371c      	adds	r7, #28
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b087      	sub	sp, #28
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	3314      	adds	r3, #20
 8002604:	461a      	mov	r2, r3
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	0e5b      	lsrs	r3, r3, #25
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	f003 0304 	and.w	r3, r3, #4
 8002610:	4413      	add	r3, r2
 8002612:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	0d1b      	lsrs	r3, r3, #20
 800261c:	f003 031f 	and.w	r3, r3, #31
 8002620:	2107      	movs	r1, #7
 8002622:	fa01 f303 	lsl.w	r3, r1, r3
 8002626:	43db      	mvns	r3, r3
 8002628:	401a      	ands	r2, r3
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	0d1b      	lsrs	r3, r3, #20
 800262e:	f003 031f 	and.w	r3, r3, #31
 8002632:	6879      	ldr	r1, [r7, #4]
 8002634:	fa01 f303 	lsl.w	r3, r1, r3
 8002638:	431a      	orrs	r2, r3
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800263e:	bf00      	nop
 8002640:	371c      	adds	r7, #28
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
	...

0800264c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a0f      	ldr	r2, [pc, #60]	@ (8002698 <LL_ADC_SetChannelSingleDiff+0x4c>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d10a      	bne.n	8002676 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800266c:	431a      	orrs	r2, r3
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8002674:	e00a      	b.n	800268c <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002682:	43db      	mvns	r3, r3
 8002684:	401a      	ands	r2, r3
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 800268c:	bf00      	nop
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	407f0000 	.word	0x407f0000

0800269c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80026ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	6093      	str	r3, [r2, #8]
}
 80026b4:	bf00      	nop
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80026d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80026d4:	d101      	bne.n	80026da <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80026d6:	2301      	movs	r3, #1
 80026d8:	e000      	b.n	80026dc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80026da:	2300      	movs	r3, #0
}
 80026dc:	4618      	mov	r0, r3
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80026f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026fc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002704:	bf00      	nop
 8002706:	370c      	adds	r7, #12
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002720:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002724:	d101      	bne.n	800272a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002726:	2301      	movs	r3, #1
 8002728:	e000      	b.n	800272c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800272a:	2300      	movs	r3, #0
}
 800272c:	4618      	mov	r0, r3
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	f003 0301 	and.w	r3, r3, #1
 8002748:	2b01      	cmp	r3, #1
 800274a:	d101      	bne.n	8002750 <LL_ADC_IsEnabled+0x18>
 800274c:	2301      	movs	r3, #1
 800274e:	e000      	b.n	8002752 <LL_ADC_IsEnabled+0x1a>
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr

0800275e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800275e:	b480      	push	{r7}
 8002760:	b083      	sub	sp, #12
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f003 0304 	and.w	r3, r3, #4
 800276e:	2b04      	cmp	r3, #4
 8002770:	d101      	bne.n	8002776 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002772:	2301      	movs	r3, #1
 8002774:	e000      	b.n	8002778 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr

08002784 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f003 0308 	and.w	r3, r3, #8
 8002794:	2b08      	cmp	r3, #8
 8002796:	d101      	bne.n	800279c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002798:	2301      	movs	r3, #1
 800279a:	e000      	b.n	800279e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
	...

080027ac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027ac:	b590      	push	{r4, r7, lr}
 80027ae:	b089      	sub	sp, #36	@ 0x24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027b4:	2300      	movs	r3, #0
 80027b6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80027b8:	2300      	movs	r3, #0
 80027ba:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d101      	bne.n	80027c6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e1af      	b.n	8002b26 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	695b      	ldr	r3, [r3, #20]
 80027ca:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d109      	bne.n	80027e8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f7fe fcb5 	bl	8001144 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2200      	movs	r2, #0
 80027de:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff ff67 	bl	80026c0 <LL_ADC_IsDeepPowerDownEnabled>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d004      	beq.n	8002802 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7ff ff4d 	bl	800269c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f7ff ff82 	bl	8002710 <LL_ADC_IsInternalRegulatorEnabled>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d115      	bne.n	800283e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4618      	mov	r0, r3
 8002818:	f7ff ff66 	bl	80026e8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800281c:	4b9f      	ldr	r3, [pc, #636]	@ (8002a9c <HAL_ADC_Init+0x2f0>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	099b      	lsrs	r3, r3, #6
 8002822:	4a9f      	ldr	r2, [pc, #636]	@ (8002aa0 <HAL_ADC_Init+0x2f4>)
 8002824:	fba2 2303 	umull	r2, r3, r2, r3
 8002828:	099b      	lsrs	r3, r3, #6
 800282a:	3301      	adds	r3, #1
 800282c:	005b      	lsls	r3, r3, #1
 800282e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002830:	e002      	b.n	8002838 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	3b01      	subs	r3, #1
 8002836:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d1f9      	bne.n	8002832 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff ff64 	bl	8002710 <LL_ADC_IsInternalRegulatorEnabled>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d10d      	bne.n	800286a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002852:	f043 0210 	orr.w	r2, r3, #16
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800285e:	f043 0201 	orr.w	r2, r3, #1
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4618      	mov	r0, r3
 8002870:	f7ff ff75 	bl	800275e <LL_ADC_REG_IsConversionOngoing>
 8002874:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800287a:	f003 0310 	and.w	r3, r3, #16
 800287e:	2b00      	cmp	r3, #0
 8002880:	f040 8148 	bne.w	8002b14 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	2b00      	cmp	r3, #0
 8002888:	f040 8144 	bne.w	8002b14 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002890:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002894:	f043 0202 	orr.w	r2, r3, #2
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7ff ff49 	bl	8002738 <LL_ADC_IsEnabled>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d141      	bne.n	8002930 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80028b4:	d004      	beq.n	80028c0 <HAL_ADC_Init+0x114>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a7a      	ldr	r2, [pc, #488]	@ (8002aa4 <HAL_ADC_Init+0x2f8>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d10f      	bne.n	80028e0 <HAL_ADC_Init+0x134>
 80028c0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80028c4:	f7ff ff38 	bl	8002738 <LL_ADC_IsEnabled>
 80028c8:	4604      	mov	r4, r0
 80028ca:	4876      	ldr	r0, [pc, #472]	@ (8002aa4 <HAL_ADC_Init+0x2f8>)
 80028cc:	f7ff ff34 	bl	8002738 <LL_ADC_IsEnabled>
 80028d0:	4603      	mov	r3, r0
 80028d2:	4323      	orrs	r3, r4
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	bf0c      	ite	eq
 80028d8:	2301      	moveq	r3, #1
 80028da:	2300      	movne	r3, #0
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	e012      	b.n	8002906 <HAL_ADC_Init+0x15a>
 80028e0:	4871      	ldr	r0, [pc, #452]	@ (8002aa8 <HAL_ADC_Init+0x2fc>)
 80028e2:	f7ff ff29 	bl	8002738 <LL_ADC_IsEnabled>
 80028e6:	4604      	mov	r4, r0
 80028e8:	4870      	ldr	r0, [pc, #448]	@ (8002aac <HAL_ADC_Init+0x300>)
 80028ea:	f7ff ff25 	bl	8002738 <LL_ADC_IsEnabled>
 80028ee:	4603      	mov	r3, r0
 80028f0:	431c      	orrs	r4, r3
 80028f2:	486f      	ldr	r0, [pc, #444]	@ (8002ab0 <HAL_ADC_Init+0x304>)
 80028f4:	f7ff ff20 	bl	8002738 <LL_ADC_IsEnabled>
 80028f8:	4603      	mov	r3, r0
 80028fa:	4323      	orrs	r3, r4
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	bf0c      	ite	eq
 8002900:	2301      	moveq	r3, #1
 8002902:	2300      	movne	r3, #0
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2b00      	cmp	r3, #0
 8002908:	d012      	beq.n	8002930 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002912:	d004      	beq.n	800291e <HAL_ADC_Init+0x172>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a62      	ldr	r2, [pc, #392]	@ (8002aa4 <HAL_ADC_Init+0x2f8>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d101      	bne.n	8002922 <HAL_ADC_Init+0x176>
 800291e:	4a65      	ldr	r2, [pc, #404]	@ (8002ab4 <HAL_ADC_Init+0x308>)
 8002920:	e000      	b.n	8002924 <HAL_ADC_Init+0x178>
 8002922:	4a65      	ldr	r2, [pc, #404]	@ (8002ab8 <HAL_ADC_Init+0x30c>)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	4619      	mov	r1, r3
 800292a:	4610      	mov	r0, r2
 800292c:	f7ff fd64 	bl	80023f8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	7f5b      	ldrb	r3, [r3, #29]
 8002934:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800293a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002940:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002946:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800294e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002950:	4313      	orrs	r3, r2
 8002952:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800295a:	2b01      	cmp	r3, #1
 800295c:	d106      	bne.n	800296c <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002962:	3b01      	subs	r3, #1
 8002964:	045b      	lsls	r3, r3, #17
 8002966:	69ba      	ldr	r2, [r7, #24]
 8002968:	4313      	orrs	r3, r2
 800296a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002970:	2b00      	cmp	r3, #0
 8002972:	d009      	beq.n	8002988 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002978:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002980:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002982:	69ba      	ldr	r2, [r7, #24]
 8002984:	4313      	orrs	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	68da      	ldr	r2, [r3, #12]
 800298e:	4b4b      	ldr	r3, [pc, #300]	@ (8002abc <HAL_ADC_Init+0x310>)
 8002990:	4013      	ands	r3, r2
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	6812      	ldr	r2, [r2, #0]
 8002996:	69b9      	ldr	r1, [r7, #24]
 8002998:	430b      	orrs	r3, r1
 800299a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	691b      	ldr	r3, [r3, #16]
 80029a2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	430a      	orrs	r2, r1
 80029b0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7ff fed1 	bl	800275e <LL_ADC_REG_IsConversionOngoing>
 80029bc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4618      	mov	r0, r3
 80029c4:	f7ff fede 	bl	8002784 <LL_ADC_INJ_IsConversionOngoing>
 80029c8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d17f      	bne.n	8002ad0 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d17c      	bne.n	8002ad0 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80029da:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80029e2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80029e4:	4313      	orrs	r3, r2
 80029e6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80029f2:	f023 0302 	bic.w	r3, r3, #2
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	6812      	ldr	r2, [r2, #0]
 80029fa:	69b9      	ldr	r1, [r7, #24]
 80029fc:	430b      	orrs	r3, r1
 80029fe:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d017      	beq.n	8002a38 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	691a      	ldr	r2, [r3, #16]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002a16:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002a20:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002a24:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	6911      	ldr	r1, [r2, #16]
 8002a2c:	687a      	ldr	r2, [r7, #4]
 8002a2e:	6812      	ldr	r2, [r2, #0]
 8002a30:	430b      	orrs	r3, r1
 8002a32:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002a36:	e013      	b.n	8002a60 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	691a      	ldr	r2, [r3, #16]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002a46:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	6812      	ldr	r2, [r2, #0]
 8002a54:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002a58:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a5c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d12a      	bne.n	8002ac0 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002a74:	f023 0304 	bic.w	r3, r3, #4
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a80:	4311      	orrs	r1, r2
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002a86:	4311      	orrs	r1, r2
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	431a      	orrs	r2, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f042 0201 	orr.w	r2, r2, #1
 8002a98:	611a      	str	r2, [r3, #16]
 8002a9a:	e019      	b.n	8002ad0 <HAL_ADC_Init+0x324>
 8002a9c:	20000000 	.word	0x20000000
 8002aa0:	053e2d63 	.word	0x053e2d63
 8002aa4:	50000100 	.word	0x50000100
 8002aa8:	50000400 	.word	0x50000400
 8002aac:	50000500 	.word	0x50000500
 8002ab0:	50000600 	.word	0x50000600
 8002ab4:	50000300 	.word	0x50000300
 8002ab8:	50000700 	.word	0x50000700
 8002abc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	691a      	ldr	r2, [r3, #16]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f022 0201 	bic.w	r2, r2, #1
 8002ace:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	695b      	ldr	r3, [r3, #20]
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d10c      	bne.n	8002af2 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ade:	f023 010f 	bic.w	r1, r3, #15
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a1b      	ldr	r3, [r3, #32]
 8002ae6:	1e5a      	subs	r2, r3, #1
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	430a      	orrs	r2, r1
 8002aee:	631a      	str	r2, [r3, #48]	@ 0x30
 8002af0:	e007      	b.n	8002b02 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f022 020f 	bic.w	r2, r2, #15
 8002b00:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b06:	f023 0303 	bic.w	r3, r3, #3
 8002b0a:	f043 0201 	orr.w	r2, r3, #1
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002b12:	e007      	b.n	8002b24 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b18:	f043 0210 	orr.w	r2, r3, #16
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002b24:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3724      	adds	r7, #36	@ 0x24
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd90      	pop	{r4, r7, pc}
 8002b2e:	bf00      	nop

08002b30 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b0b6      	sub	sp, #216	@ 0xd8
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002b40:	2300      	movs	r3, #0
 8002b42:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d102      	bne.n	8002b54 <HAL_ADC_ConfigChannel+0x24>
 8002b4e:	2302      	movs	r3, #2
 8002b50:	f000 bc13 	b.w	800337a <HAL_ADC_ConfigChannel+0x84a>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7ff fdfc 	bl	800275e <LL_ADC_REG_IsConversionOngoing>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f040 83f3 	bne.w	8003354 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6818      	ldr	r0, [r3, #0]
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	6859      	ldr	r1, [r3, #4]
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	461a      	mov	r2, r3
 8002b7c:	f7ff fd0e 	bl	800259c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7ff fdea 	bl	800275e <LL_ADC_REG_IsConversionOngoing>
 8002b8a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff fdf6 	bl	8002784 <LL_ADC_INJ_IsConversionOngoing>
 8002b98:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b9c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	f040 81d9 	bne.w	8002f58 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ba6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	f040 81d4 	bne.w	8002f58 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002bb8:	d10f      	bne.n	8002bda <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6818      	ldr	r0, [r3, #0]
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	f7ff fd15 	bl	80025f4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7ff fccf 	bl	8002576 <LL_ADC_SetSamplingTimeCommonConfig>
 8002bd8:	e00e      	b.n	8002bf8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6818      	ldr	r0, [r3, #0]
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	6819      	ldr	r1, [r3, #0]
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	461a      	mov	r2, r3
 8002be8:	f7ff fd04 	bl	80025f4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff fcbf 	bl	8002576 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	695a      	ldr	r2, [r3, #20]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	08db      	lsrs	r3, r3, #3
 8002c04:	f003 0303 	and.w	r3, r3, #3
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	2b04      	cmp	r3, #4
 8002c18:	d022      	beq.n	8002c60 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6818      	ldr	r0, [r3, #0]
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	6919      	ldr	r1, [r3, #16]
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002c2a:	f7ff fc19 	bl	8002460 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6818      	ldr	r0, [r3, #0]
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	6919      	ldr	r1, [r3, #16]
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	699b      	ldr	r3, [r3, #24]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	f7ff fc65 	bl	800250a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6818      	ldr	r0, [r3, #0]
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	6919      	ldr	r1, [r3, #16]
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	7f1b      	ldrb	r3, [r3, #28]
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d102      	bne.n	8002c56 <HAL_ADC_ConfigChannel+0x126>
 8002c50:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c54:	e000      	b.n	8002c58 <HAL_ADC_ConfigChannel+0x128>
 8002c56:	2300      	movs	r3, #0
 8002c58:	461a      	mov	r2, r3
 8002c5a:	f7ff fc71 	bl	8002540 <LL_ADC_SetOffsetSaturation>
 8002c5e:	e17b      	b.n	8002f58 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	2100      	movs	r1, #0
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7ff fc1e 	bl	80024a8 <LL_ADC_GetOffsetChannel>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d10a      	bne.n	8002c8c <HAL_ADC_ConfigChannel+0x15c>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff fc13 	bl	80024a8 <LL_ADC_GetOffsetChannel>
 8002c82:	4603      	mov	r3, r0
 8002c84:	0e9b      	lsrs	r3, r3, #26
 8002c86:	f003 021f 	and.w	r2, r3, #31
 8002c8a:	e01e      	b.n	8002cca <HAL_ADC_ConfigChannel+0x19a>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2100      	movs	r1, #0
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7ff fc08 	bl	80024a8 <LL_ADC_GetOffsetChannel>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002ca2:	fa93 f3a3 	rbit	r3, r3
 8002ca6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002caa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002cae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002cb2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d101      	bne.n	8002cbe <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002cba:	2320      	movs	r3, #32
 8002cbc:	e004      	b.n	8002cc8 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002cbe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002cc2:	fab3 f383 	clz	r3, r3
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d105      	bne.n	8002ce2 <HAL_ADC_ConfigChannel+0x1b2>
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	0e9b      	lsrs	r3, r3, #26
 8002cdc:	f003 031f 	and.w	r3, r3, #31
 8002ce0:	e018      	b.n	8002d14 <HAL_ADC_ConfigChannel+0x1e4>
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002cee:	fa93 f3a3 	rbit	r3, r3
 8002cf2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002cf6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002cfa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002cfe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d101      	bne.n	8002d0a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002d06:	2320      	movs	r3, #32
 8002d08:	e004      	b.n	8002d14 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002d0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002d0e:	fab3 f383 	clz	r3, r3
 8002d12:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d106      	bne.n	8002d26 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	2100      	movs	r1, #0
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7ff fbd7 	bl	80024d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2101      	movs	r1, #1
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7ff fbbb 	bl	80024a8 <LL_ADC_GetOffsetChannel>
 8002d32:	4603      	mov	r3, r0
 8002d34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d10a      	bne.n	8002d52 <HAL_ADC_ConfigChannel+0x222>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2101      	movs	r1, #1
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7ff fbb0 	bl	80024a8 <LL_ADC_GetOffsetChannel>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	0e9b      	lsrs	r3, r3, #26
 8002d4c:	f003 021f 	and.w	r2, r3, #31
 8002d50:	e01e      	b.n	8002d90 <HAL_ADC_ConfigChannel+0x260>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	2101      	movs	r1, #1
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7ff fba5 	bl	80024a8 <LL_ADC_GetOffsetChannel>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d64:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002d68:	fa93 f3a3 	rbit	r3, r3
 8002d6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002d70:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002d74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002d78:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d101      	bne.n	8002d84 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002d80:	2320      	movs	r3, #32
 8002d82:	e004      	b.n	8002d8e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002d84:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d88:	fab3 f383 	clz	r3, r3
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d105      	bne.n	8002da8 <HAL_ADC_ConfigChannel+0x278>
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	0e9b      	lsrs	r3, r3, #26
 8002da2:	f003 031f 	and.w	r3, r3, #31
 8002da6:	e018      	b.n	8002dda <HAL_ADC_ConfigChannel+0x2aa>
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002db4:	fa93 f3a3 	rbit	r3, r3
 8002db8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002dbc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002dc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002dc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d101      	bne.n	8002dd0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002dcc:	2320      	movs	r3, #32
 8002dce:	e004      	b.n	8002dda <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002dd0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002dd4:	fab3 f383 	clz	r3, r3
 8002dd8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d106      	bne.n	8002dec <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2200      	movs	r2, #0
 8002de4:	2101      	movs	r1, #1
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff fb74 	bl	80024d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2102      	movs	r1, #2
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7ff fb58 	bl	80024a8 <LL_ADC_GetOffsetChannel>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d10a      	bne.n	8002e18 <HAL_ADC_ConfigChannel+0x2e8>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2102      	movs	r1, #2
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff fb4d 	bl	80024a8 <LL_ADC_GetOffsetChannel>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	0e9b      	lsrs	r3, r3, #26
 8002e12:	f003 021f 	and.w	r2, r3, #31
 8002e16:	e01e      	b.n	8002e56 <HAL_ADC_ConfigChannel+0x326>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2102      	movs	r1, #2
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f7ff fb42 	bl	80024a8 <LL_ADC_GetOffsetChannel>
 8002e24:	4603      	mov	r3, r0
 8002e26:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002e2e:	fa93 f3a3 	rbit	r3, r3
 8002e32:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002e36:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002e3e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002e46:	2320      	movs	r3, #32
 8002e48:	e004      	b.n	8002e54 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002e4a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e4e:	fab3 f383 	clz	r3, r3
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d105      	bne.n	8002e6e <HAL_ADC_ConfigChannel+0x33e>
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	0e9b      	lsrs	r3, r3, #26
 8002e68:	f003 031f 	and.w	r3, r3, #31
 8002e6c:	e016      	b.n	8002e9c <HAL_ADC_ConfigChannel+0x36c>
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e76:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e7a:	fa93 f3a3 	rbit	r3, r3
 8002e7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002e80:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002e82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002e86:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d101      	bne.n	8002e92 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002e8e:	2320      	movs	r3, #32
 8002e90:	e004      	b.n	8002e9c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002e92:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002e96:	fab3 f383 	clz	r3, r3
 8002e9a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d106      	bne.n	8002eae <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	2102      	movs	r1, #2
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7ff fb13 	bl	80024d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2103      	movs	r1, #3
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff faf7 	bl	80024a8 <LL_ADC_GetOffsetChannel>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10a      	bne.n	8002eda <HAL_ADC_ConfigChannel+0x3aa>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2103      	movs	r1, #3
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7ff faec 	bl	80024a8 <LL_ADC_GetOffsetChannel>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	0e9b      	lsrs	r3, r3, #26
 8002ed4:	f003 021f 	and.w	r2, r3, #31
 8002ed8:	e017      	b.n	8002f0a <HAL_ADC_ConfigChannel+0x3da>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	2103      	movs	r1, #3
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff fae1 	bl	80024a8 <LL_ADC_GetOffsetChannel>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002eec:	fa93 f3a3 	rbit	r3, r3
 8002ef0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002ef2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ef4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002ef6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d101      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002efc:	2320      	movs	r3, #32
 8002efe:	e003      	b.n	8002f08 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002f00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f02:	fab3 f383 	clz	r3, r3
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d105      	bne.n	8002f22 <HAL_ADC_ConfigChannel+0x3f2>
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	0e9b      	lsrs	r3, r3, #26
 8002f1c:	f003 031f 	and.w	r3, r3, #31
 8002f20:	e011      	b.n	8002f46 <HAL_ADC_ConfigChannel+0x416>
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f2a:	fa93 f3a3 	rbit	r3, r3
 8002f2e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002f30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f32:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002f34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d101      	bne.n	8002f3e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002f3a:	2320      	movs	r3, #32
 8002f3c:	e003      	b.n	8002f46 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002f3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f40:	fab3 f383 	clz	r3, r3
 8002f44:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d106      	bne.n	8002f58 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	2103      	movs	r1, #3
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7ff fabe 	bl	80024d4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff fbeb 	bl	8002738 <LL_ADC_IsEnabled>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	f040 813d 	bne.w	80031e4 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6818      	ldr	r0, [r3, #0]
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	6819      	ldr	r1, [r3, #0]
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	68db      	ldr	r3, [r3, #12]
 8002f76:	461a      	mov	r2, r3
 8002f78:	f7ff fb68 	bl	800264c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	4aa2      	ldr	r2, [pc, #648]	@ (800320c <HAL_ADC_ConfigChannel+0x6dc>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	f040 812e 	bne.w	80031e4 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d10b      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x480>
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	0e9b      	lsrs	r3, r3, #26
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	f003 031f 	and.w	r3, r3, #31
 8002fa4:	2b09      	cmp	r3, #9
 8002fa6:	bf94      	ite	ls
 8002fa8:	2301      	movls	r3, #1
 8002faa:	2300      	movhi	r3, #0
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	e019      	b.n	8002fe4 <HAL_ADC_ConfigChannel+0x4b4>
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fb8:	fa93 f3a3 	rbit	r3, r3
 8002fbc:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002fbe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fc0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002fc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d101      	bne.n	8002fcc <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002fc8:	2320      	movs	r3, #32
 8002fca:	e003      	b.n	8002fd4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002fcc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fce:	fab3 f383 	clz	r3, r3
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	3301      	adds	r3, #1
 8002fd6:	f003 031f 	and.w	r3, r3, #31
 8002fda:	2b09      	cmp	r3, #9
 8002fdc:	bf94      	ite	ls
 8002fde:	2301      	movls	r3, #1
 8002fe0:	2300      	movhi	r3, #0
 8002fe2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d079      	beq.n	80030dc <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d107      	bne.n	8003004 <HAL_ADC_ConfigChannel+0x4d4>
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	0e9b      	lsrs	r3, r3, #26
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	069b      	lsls	r3, r3, #26
 8002ffe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003002:	e015      	b.n	8003030 <HAL_ADC_ConfigChannel+0x500>
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800300a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800300c:	fa93 f3a3 	rbit	r3, r3
 8003010:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003012:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003014:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003016:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003018:	2b00      	cmp	r3, #0
 800301a:	d101      	bne.n	8003020 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800301c:	2320      	movs	r3, #32
 800301e:	e003      	b.n	8003028 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003020:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003022:	fab3 f383 	clz	r3, r3
 8003026:	b2db      	uxtb	r3, r3
 8003028:	3301      	adds	r3, #1
 800302a:	069b      	lsls	r3, r3, #26
 800302c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003038:	2b00      	cmp	r3, #0
 800303a:	d109      	bne.n	8003050 <HAL_ADC_ConfigChannel+0x520>
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	0e9b      	lsrs	r3, r3, #26
 8003042:	3301      	adds	r3, #1
 8003044:	f003 031f 	and.w	r3, r3, #31
 8003048:	2101      	movs	r1, #1
 800304a:	fa01 f303 	lsl.w	r3, r1, r3
 800304e:	e017      	b.n	8003080 <HAL_ADC_ConfigChannel+0x550>
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003056:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003058:	fa93 f3a3 	rbit	r3, r3
 800305c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800305e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003060:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003062:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003064:	2b00      	cmp	r3, #0
 8003066:	d101      	bne.n	800306c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003068:	2320      	movs	r3, #32
 800306a:	e003      	b.n	8003074 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800306c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800306e:	fab3 f383 	clz	r3, r3
 8003072:	b2db      	uxtb	r3, r3
 8003074:	3301      	adds	r3, #1
 8003076:	f003 031f 	and.w	r3, r3, #31
 800307a:	2101      	movs	r1, #1
 800307c:	fa01 f303 	lsl.w	r3, r1, r3
 8003080:	ea42 0103 	orr.w	r1, r2, r3
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800308c:	2b00      	cmp	r3, #0
 800308e:	d10a      	bne.n	80030a6 <HAL_ADC_ConfigChannel+0x576>
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	0e9b      	lsrs	r3, r3, #26
 8003096:	3301      	adds	r3, #1
 8003098:	f003 021f 	and.w	r2, r3, #31
 800309c:	4613      	mov	r3, r2
 800309e:	005b      	lsls	r3, r3, #1
 80030a0:	4413      	add	r3, r2
 80030a2:	051b      	lsls	r3, r3, #20
 80030a4:	e018      	b.n	80030d8 <HAL_ADC_ConfigChannel+0x5a8>
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ae:	fa93 f3a3 	rbit	r3, r3
 80030b2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80030b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80030b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d101      	bne.n	80030c2 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80030be:	2320      	movs	r3, #32
 80030c0:	e003      	b.n	80030ca <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80030c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030c4:	fab3 f383 	clz	r3, r3
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	3301      	adds	r3, #1
 80030cc:	f003 021f 	and.w	r2, r3, #31
 80030d0:	4613      	mov	r3, r2
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	4413      	add	r3, r2
 80030d6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030d8:	430b      	orrs	r3, r1
 80030da:	e07e      	b.n	80031da <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d107      	bne.n	80030f8 <HAL_ADC_ConfigChannel+0x5c8>
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	0e9b      	lsrs	r3, r3, #26
 80030ee:	3301      	adds	r3, #1
 80030f0:	069b      	lsls	r3, r3, #26
 80030f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80030f6:	e015      	b.n	8003124 <HAL_ADC_ConfigChannel+0x5f4>
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003100:	fa93 f3a3 	rbit	r3, r3
 8003104:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003108:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800310a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800310c:	2b00      	cmp	r3, #0
 800310e:	d101      	bne.n	8003114 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003110:	2320      	movs	r3, #32
 8003112:	e003      	b.n	800311c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003116:	fab3 f383 	clz	r3, r3
 800311a:	b2db      	uxtb	r3, r3
 800311c:	3301      	adds	r3, #1
 800311e:	069b      	lsls	r3, r3, #26
 8003120:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800312c:	2b00      	cmp	r3, #0
 800312e:	d109      	bne.n	8003144 <HAL_ADC_ConfigChannel+0x614>
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	0e9b      	lsrs	r3, r3, #26
 8003136:	3301      	adds	r3, #1
 8003138:	f003 031f 	and.w	r3, r3, #31
 800313c:	2101      	movs	r1, #1
 800313e:	fa01 f303 	lsl.w	r3, r1, r3
 8003142:	e017      	b.n	8003174 <HAL_ADC_ConfigChannel+0x644>
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800314a:	6a3b      	ldr	r3, [r7, #32]
 800314c:	fa93 f3a3 	rbit	r3, r3
 8003150:	61fb      	str	r3, [r7, #28]
  return result;
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003158:	2b00      	cmp	r3, #0
 800315a:	d101      	bne.n	8003160 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800315c:	2320      	movs	r3, #32
 800315e:	e003      	b.n	8003168 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003162:	fab3 f383 	clz	r3, r3
 8003166:	b2db      	uxtb	r3, r3
 8003168:	3301      	adds	r3, #1
 800316a:	f003 031f 	and.w	r3, r3, #31
 800316e:	2101      	movs	r1, #1
 8003170:	fa01 f303 	lsl.w	r3, r1, r3
 8003174:	ea42 0103 	orr.w	r1, r2, r3
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003180:	2b00      	cmp	r3, #0
 8003182:	d10d      	bne.n	80031a0 <HAL_ADC_ConfigChannel+0x670>
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	0e9b      	lsrs	r3, r3, #26
 800318a:	3301      	adds	r3, #1
 800318c:	f003 021f 	and.w	r2, r3, #31
 8003190:	4613      	mov	r3, r2
 8003192:	005b      	lsls	r3, r3, #1
 8003194:	4413      	add	r3, r2
 8003196:	3b1e      	subs	r3, #30
 8003198:	051b      	lsls	r3, r3, #20
 800319a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800319e:	e01b      	b.n	80031d8 <HAL_ADC_ConfigChannel+0x6a8>
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	fa93 f3a3 	rbit	r3, r3
 80031ac:	613b      	str	r3, [r7, #16]
  return result;
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d101      	bne.n	80031bc <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80031b8:	2320      	movs	r3, #32
 80031ba:	e003      	b.n	80031c4 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	fab3 f383 	clz	r3, r3
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	3301      	adds	r3, #1
 80031c6:	f003 021f 	and.w	r2, r3, #31
 80031ca:	4613      	mov	r3, r2
 80031cc:	005b      	lsls	r3, r3, #1
 80031ce:	4413      	add	r3, r2
 80031d0:	3b1e      	subs	r3, #30
 80031d2:	051b      	lsls	r3, r3, #20
 80031d4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031d8:	430b      	orrs	r3, r1
 80031da:	683a      	ldr	r2, [r7, #0]
 80031dc:	6892      	ldr	r2, [r2, #8]
 80031de:	4619      	mov	r1, r3
 80031e0:	f7ff fa08 	bl	80025f4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	4b09      	ldr	r3, [pc, #36]	@ (8003210 <HAL_ADC_ConfigChannel+0x6e0>)
 80031ea:	4013      	ands	r3, r2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 80be 	beq.w	800336e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031fa:	d004      	beq.n	8003206 <HAL_ADC_ConfigChannel+0x6d6>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a04      	ldr	r2, [pc, #16]	@ (8003214 <HAL_ADC_ConfigChannel+0x6e4>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d10a      	bne.n	800321c <HAL_ADC_ConfigChannel+0x6ec>
 8003206:	4b04      	ldr	r3, [pc, #16]	@ (8003218 <HAL_ADC_ConfigChannel+0x6e8>)
 8003208:	e009      	b.n	800321e <HAL_ADC_ConfigChannel+0x6ee>
 800320a:	bf00      	nop
 800320c:	407f0000 	.word	0x407f0000
 8003210:	80080000 	.word	0x80080000
 8003214:	50000100 	.word	0x50000100
 8003218:	50000300 	.word	0x50000300
 800321c:	4b59      	ldr	r3, [pc, #356]	@ (8003384 <HAL_ADC_ConfigChannel+0x854>)
 800321e:	4618      	mov	r0, r3
 8003220:	f7ff f910 	bl	8002444 <LL_ADC_GetCommonPathInternalCh>
 8003224:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a56      	ldr	r2, [pc, #344]	@ (8003388 <HAL_ADC_ConfigChannel+0x858>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d004      	beq.n	800323c <HAL_ADC_ConfigChannel+0x70c>
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a55      	ldr	r2, [pc, #340]	@ (800338c <HAL_ADC_ConfigChannel+0x85c>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d13a      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800323c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003240:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d134      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003250:	d005      	beq.n	800325e <HAL_ADC_ConfigChannel+0x72e>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a4e      	ldr	r2, [pc, #312]	@ (8003390 <HAL_ADC_ConfigChannel+0x860>)
 8003258:	4293      	cmp	r3, r2
 800325a:	f040 8085 	bne.w	8003368 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003266:	d004      	beq.n	8003272 <HAL_ADC_ConfigChannel+0x742>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a49      	ldr	r2, [pc, #292]	@ (8003394 <HAL_ADC_ConfigChannel+0x864>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d101      	bne.n	8003276 <HAL_ADC_ConfigChannel+0x746>
 8003272:	4a49      	ldr	r2, [pc, #292]	@ (8003398 <HAL_ADC_ConfigChannel+0x868>)
 8003274:	e000      	b.n	8003278 <HAL_ADC_ConfigChannel+0x748>
 8003276:	4a43      	ldr	r2, [pc, #268]	@ (8003384 <HAL_ADC_ConfigChannel+0x854>)
 8003278:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800327c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003280:	4619      	mov	r1, r3
 8003282:	4610      	mov	r0, r2
 8003284:	f7ff f8cb 	bl	800241e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003288:	4b44      	ldr	r3, [pc, #272]	@ (800339c <HAL_ADC_ConfigChannel+0x86c>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	099b      	lsrs	r3, r3, #6
 800328e:	4a44      	ldr	r2, [pc, #272]	@ (80033a0 <HAL_ADC_ConfigChannel+0x870>)
 8003290:	fba2 2303 	umull	r2, r3, r2, r3
 8003294:	099b      	lsrs	r3, r3, #6
 8003296:	1c5a      	adds	r2, r3, #1
 8003298:	4613      	mov	r3, r2
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	4413      	add	r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80032a2:	e002      	b.n	80032aa <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	3b01      	subs	r3, #1
 80032a8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d1f9      	bne.n	80032a4 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80032b0:	e05a      	b.n	8003368 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a3b      	ldr	r2, [pc, #236]	@ (80033a4 <HAL_ADC_ConfigChannel+0x874>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d125      	bne.n	8003308 <HAL_ADC_ConfigChannel+0x7d8>
 80032bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80032c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d11f      	bne.n	8003308 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a31      	ldr	r2, [pc, #196]	@ (8003394 <HAL_ADC_ConfigChannel+0x864>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d104      	bne.n	80032dc <HAL_ADC_ConfigChannel+0x7ac>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a34      	ldr	r2, [pc, #208]	@ (80033a8 <HAL_ADC_ConfigChannel+0x878>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d047      	beq.n	800336c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032e4:	d004      	beq.n	80032f0 <HAL_ADC_ConfigChannel+0x7c0>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a2a      	ldr	r2, [pc, #168]	@ (8003394 <HAL_ADC_ConfigChannel+0x864>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d101      	bne.n	80032f4 <HAL_ADC_ConfigChannel+0x7c4>
 80032f0:	4a29      	ldr	r2, [pc, #164]	@ (8003398 <HAL_ADC_ConfigChannel+0x868>)
 80032f2:	e000      	b.n	80032f6 <HAL_ADC_ConfigChannel+0x7c6>
 80032f4:	4a23      	ldr	r2, [pc, #140]	@ (8003384 <HAL_ADC_ConfigChannel+0x854>)
 80032f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80032fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032fe:	4619      	mov	r1, r3
 8003300:	4610      	mov	r0, r2
 8003302:	f7ff f88c 	bl	800241e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003306:	e031      	b.n	800336c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a27      	ldr	r2, [pc, #156]	@ (80033ac <HAL_ADC_ConfigChannel+0x87c>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d12d      	bne.n	800336e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003312:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003316:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d127      	bne.n	800336e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a1c      	ldr	r2, [pc, #112]	@ (8003394 <HAL_ADC_ConfigChannel+0x864>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d022      	beq.n	800336e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003330:	d004      	beq.n	800333c <HAL_ADC_ConfigChannel+0x80c>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a17      	ldr	r2, [pc, #92]	@ (8003394 <HAL_ADC_ConfigChannel+0x864>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d101      	bne.n	8003340 <HAL_ADC_ConfigChannel+0x810>
 800333c:	4a16      	ldr	r2, [pc, #88]	@ (8003398 <HAL_ADC_ConfigChannel+0x868>)
 800333e:	e000      	b.n	8003342 <HAL_ADC_ConfigChannel+0x812>
 8003340:	4a10      	ldr	r2, [pc, #64]	@ (8003384 <HAL_ADC_ConfigChannel+0x854>)
 8003342:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003346:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800334a:	4619      	mov	r1, r3
 800334c:	4610      	mov	r0, r2
 800334e:	f7ff f866 	bl	800241e <LL_ADC_SetCommonPathInternalCh>
 8003352:	e00c      	b.n	800336e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003358:	f043 0220 	orr.w	r2, r3, #32
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003366:	e002      	b.n	800336e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003368:	bf00      	nop
 800336a:	e000      	b.n	800336e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800336c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003376:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800337a:	4618      	mov	r0, r3
 800337c:	37d8      	adds	r7, #216	@ 0xd8
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	50000700 	.word	0x50000700
 8003388:	c3210000 	.word	0xc3210000
 800338c:	90c00010 	.word	0x90c00010
 8003390:	50000600 	.word	0x50000600
 8003394:	50000100 	.word	0x50000100
 8003398:	50000300 	.word	0x50000300
 800339c:	20000000 	.word	0x20000000
 80033a0:	053e2d63 	.word	0x053e2d63
 80033a4:	c7520000 	.word	0xc7520000
 80033a8:	50000500 	.word	0x50000500
 80033ac:	cb840000 	.word	0xcb840000

080033b0 <LL_ADC_IsEnabled>:
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d101      	bne.n	80033c8 <LL_ADC_IsEnabled+0x18>
 80033c4:	2301      	movs	r3, #1
 80033c6:	e000      	b.n	80033ca <LL_ADC_IsEnabled+0x1a>
 80033c8:	2300      	movs	r3, #0
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr

080033d6 <LL_ADC_REG_IsConversionOngoing>:
{
 80033d6:	b480      	push	{r7}
 80033d8:	b083      	sub	sp, #12
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f003 0304 	and.w	r3, r3, #4
 80033e6:	2b04      	cmp	r3, #4
 80033e8:	d101      	bne.n	80033ee <LL_ADC_REG_IsConversionOngoing+0x18>
 80033ea:	2301      	movs	r3, #1
 80033ec:	e000      	b.n	80033f0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80033fc:	b590      	push	{r4, r7, lr}
 80033fe:	b0a1      	sub	sp, #132	@ 0x84
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003406:	2300      	movs	r3, #0
 8003408:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003412:	2b01      	cmp	r3, #1
 8003414:	d101      	bne.n	800341a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003416:	2302      	movs	r3, #2
 8003418:	e0e7      	b.n	80035ea <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2201      	movs	r2, #1
 800341e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003422:	2300      	movs	r3, #0
 8003424:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003426:	2300      	movs	r3, #0
 8003428:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003432:	d102      	bne.n	800343a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003434:	4b6f      	ldr	r3, [pc, #444]	@ (80035f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003436:	60bb      	str	r3, [r7, #8]
 8003438:	e009      	b.n	800344e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a6e      	ldr	r2, [pc, #440]	@ (80035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d102      	bne.n	800344a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003444:	4b6d      	ldr	r3, [pc, #436]	@ (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003446:	60bb      	str	r3, [r7, #8]
 8003448:	e001      	b.n	800344e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800344a:	2300      	movs	r3, #0
 800344c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d10b      	bne.n	800346c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003458:	f043 0220 	orr.w	r2, r3, #32
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2200      	movs	r2, #0
 8003464:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e0be      	b.n	80035ea <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	4618      	mov	r0, r3
 8003470:	f7ff ffb1 	bl	80033d6 <LL_ADC_REG_IsConversionOngoing>
 8003474:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4618      	mov	r0, r3
 800347c:	f7ff ffab 	bl	80033d6 <LL_ADC_REG_IsConversionOngoing>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	f040 80a0 	bne.w	80035c8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003488:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800348a:	2b00      	cmp	r3, #0
 800348c:	f040 809c 	bne.w	80035c8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003498:	d004      	beq.n	80034a4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a55      	ldr	r2, [pc, #340]	@ (80035f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d101      	bne.n	80034a8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80034a4:	4b56      	ldr	r3, [pc, #344]	@ (8003600 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80034a6:	e000      	b.n	80034aa <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80034a8:	4b56      	ldr	r3, [pc, #344]	@ (8003604 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80034aa:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d04b      	beq.n	800354c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80034b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	6859      	ldr	r1, [r3, #4]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80034c6:	035b      	lsls	r3, r3, #13
 80034c8:	430b      	orrs	r3, r1
 80034ca:	431a      	orrs	r2, r3
 80034cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034ce:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034d8:	d004      	beq.n	80034e4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a45      	ldr	r2, [pc, #276]	@ (80035f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d10f      	bne.n	8003504 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80034e4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80034e8:	f7ff ff62 	bl	80033b0 <LL_ADC_IsEnabled>
 80034ec:	4604      	mov	r4, r0
 80034ee:	4841      	ldr	r0, [pc, #260]	@ (80035f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80034f0:	f7ff ff5e 	bl	80033b0 <LL_ADC_IsEnabled>
 80034f4:	4603      	mov	r3, r0
 80034f6:	4323      	orrs	r3, r4
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	bf0c      	ite	eq
 80034fc:	2301      	moveq	r3, #1
 80034fe:	2300      	movne	r3, #0
 8003500:	b2db      	uxtb	r3, r3
 8003502:	e012      	b.n	800352a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003504:	483c      	ldr	r0, [pc, #240]	@ (80035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003506:	f7ff ff53 	bl	80033b0 <LL_ADC_IsEnabled>
 800350a:	4604      	mov	r4, r0
 800350c:	483b      	ldr	r0, [pc, #236]	@ (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800350e:	f7ff ff4f 	bl	80033b0 <LL_ADC_IsEnabled>
 8003512:	4603      	mov	r3, r0
 8003514:	431c      	orrs	r4, r3
 8003516:	483c      	ldr	r0, [pc, #240]	@ (8003608 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003518:	f7ff ff4a 	bl	80033b0 <LL_ADC_IsEnabled>
 800351c:	4603      	mov	r3, r0
 800351e:	4323      	orrs	r3, r4
 8003520:	2b00      	cmp	r3, #0
 8003522:	bf0c      	ite	eq
 8003524:	2301      	moveq	r3, #1
 8003526:	2300      	movne	r3, #0
 8003528:	b2db      	uxtb	r3, r3
 800352a:	2b00      	cmp	r3, #0
 800352c:	d056      	beq.n	80035dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800352e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003536:	f023 030f 	bic.w	r3, r3, #15
 800353a:	683a      	ldr	r2, [r7, #0]
 800353c:	6811      	ldr	r1, [r2, #0]
 800353e:	683a      	ldr	r2, [r7, #0]
 8003540:	6892      	ldr	r2, [r2, #8]
 8003542:	430a      	orrs	r2, r1
 8003544:	431a      	orrs	r2, r3
 8003546:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003548:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800354a:	e047      	b.n	80035dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800354c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003554:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003556:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003560:	d004      	beq.n	800356c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a23      	ldr	r2, [pc, #140]	@ (80035f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d10f      	bne.n	800358c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800356c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003570:	f7ff ff1e 	bl	80033b0 <LL_ADC_IsEnabled>
 8003574:	4604      	mov	r4, r0
 8003576:	481f      	ldr	r0, [pc, #124]	@ (80035f4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003578:	f7ff ff1a 	bl	80033b0 <LL_ADC_IsEnabled>
 800357c:	4603      	mov	r3, r0
 800357e:	4323      	orrs	r3, r4
 8003580:	2b00      	cmp	r3, #0
 8003582:	bf0c      	ite	eq
 8003584:	2301      	moveq	r3, #1
 8003586:	2300      	movne	r3, #0
 8003588:	b2db      	uxtb	r3, r3
 800358a:	e012      	b.n	80035b2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800358c:	481a      	ldr	r0, [pc, #104]	@ (80035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800358e:	f7ff ff0f 	bl	80033b0 <LL_ADC_IsEnabled>
 8003592:	4604      	mov	r4, r0
 8003594:	4819      	ldr	r0, [pc, #100]	@ (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003596:	f7ff ff0b 	bl	80033b0 <LL_ADC_IsEnabled>
 800359a:	4603      	mov	r3, r0
 800359c:	431c      	orrs	r4, r3
 800359e:	481a      	ldr	r0, [pc, #104]	@ (8003608 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80035a0:	f7ff ff06 	bl	80033b0 <LL_ADC_IsEnabled>
 80035a4:	4603      	mov	r3, r0
 80035a6:	4323      	orrs	r3, r4
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	bf0c      	ite	eq
 80035ac:	2301      	moveq	r3, #1
 80035ae:	2300      	movne	r3, #0
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d012      	beq.n	80035dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80035b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80035be:	f023 030f 	bic.w	r3, r3, #15
 80035c2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80035c4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80035c6:	e009      	b.n	80035dc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035cc:	f043 0220 	orr.w	r2, r3, #32
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80035da:	e000      	b.n	80035de <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80035dc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2200      	movs	r2, #0
 80035e2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80035e6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3784      	adds	r7, #132	@ 0x84
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd90      	pop	{r4, r7, pc}
 80035f2:	bf00      	nop
 80035f4:	50000100 	.word	0x50000100
 80035f8:	50000400 	.word	0x50000400
 80035fc:	50000500 	.word	0x50000500
 8003600:	50000300 	.word	0x50000300
 8003604:	50000700 	.word	0x50000700
 8003608:	50000600 	.word	0x50000600

0800360c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800360c:	b480      	push	{r7}
 800360e:	b085      	sub	sp, #20
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f003 0307 	and.w	r3, r3, #7
 800361a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800361c:	4b0c      	ldr	r3, [pc, #48]	@ (8003650 <__NVIC_SetPriorityGrouping+0x44>)
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003622:	68ba      	ldr	r2, [r7, #8]
 8003624:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003628:	4013      	ands	r3, r2
 800362a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003634:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003638:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800363c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800363e:	4a04      	ldr	r2, [pc, #16]	@ (8003650 <__NVIC_SetPriorityGrouping+0x44>)
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	60d3      	str	r3, [r2, #12]
}
 8003644:	bf00      	nop
 8003646:	3714      	adds	r7, #20
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr
 8003650:	e000ed00 	.word	0xe000ed00

08003654 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003658:	4b04      	ldr	r3, [pc, #16]	@ (800366c <__NVIC_GetPriorityGrouping+0x18>)
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	0a1b      	lsrs	r3, r3, #8
 800365e:	f003 0307 	and.w	r3, r3, #7
}
 8003662:	4618      	mov	r0, r3
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr
 800366c:	e000ed00 	.word	0xe000ed00

08003670 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	4603      	mov	r3, r0
 8003678:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800367a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367e:	2b00      	cmp	r3, #0
 8003680:	db0b      	blt.n	800369a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003682:	79fb      	ldrb	r3, [r7, #7]
 8003684:	f003 021f 	and.w	r2, r3, #31
 8003688:	4907      	ldr	r1, [pc, #28]	@ (80036a8 <__NVIC_EnableIRQ+0x38>)
 800368a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368e:	095b      	lsrs	r3, r3, #5
 8003690:	2001      	movs	r0, #1
 8003692:	fa00 f202 	lsl.w	r2, r0, r2
 8003696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800369a:	bf00      	nop
 800369c:	370c      	adds	r7, #12
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	e000e100 	.word	0xe000e100

080036ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	4603      	mov	r3, r0
 80036b4:	6039      	str	r1, [r7, #0]
 80036b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	db0a      	blt.n	80036d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	b2da      	uxtb	r2, r3
 80036c4:	490c      	ldr	r1, [pc, #48]	@ (80036f8 <__NVIC_SetPriority+0x4c>)
 80036c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ca:	0112      	lsls	r2, r2, #4
 80036cc:	b2d2      	uxtb	r2, r2
 80036ce:	440b      	add	r3, r1
 80036d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036d4:	e00a      	b.n	80036ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	b2da      	uxtb	r2, r3
 80036da:	4908      	ldr	r1, [pc, #32]	@ (80036fc <__NVIC_SetPriority+0x50>)
 80036dc:	79fb      	ldrb	r3, [r7, #7]
 80036de:	f003 030f 	and.w	r3, r3, #15
 80036e2:	3b04      	subs	r3, #4
 80036e4:	0112      	lsls	r2, r2, #4
 80036e6:	b2d2      	uxtb	r2, r2
 80036e8:	440b      	add	r3, r1
 80036ea:	761a      	strb	r2, [r3, #24]
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr
 80036f8:	e000e100 	.word	0xe000e100
 80036fc:	e000ed00 	.word	0xe000ed00

08003700 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003700:	b480      	push	{r7}
 8003702:	b089      	sub	sp, #36	@ 0x24
 8003704:	af00      	add	r7, sp, #0
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f003 0307 	and.w	r3, r3, #7
 8003712:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	f1c3 0307 	rsb	r3, r3, #7
 800371a:	2b04      	cmp	r3, #4
 800371c:	bf28      	it	cs
 800371e:	2304      	movcs	r3, #4
 8003720:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	3304      	adds	r3, #4
 8003726:	2b06      	cmp	r3, #6
 8003728:	d902      	bls.n	8003730 <NVIC_EncodePriority+0x30>
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	3b03      	subs	r3, #3
 800372e:	e000      	b.n	8003732 <NVIC_EncodePriority+0x32>
 8003730:	2300      	movs	r3, #0
 8003732:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003734:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	fa02 f303 	lsl.w	r3, r2, r3
 800373e:	43da      	mvns	r2, r3
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	401a      	ands	r2, r3
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003748:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	fa01 f303 	lsl.w	r3, r1, r3
 8003752:	43d9      	mvns	r1, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003758:	4313      	orrs	r3, r2
         );
}
 800375a:	4618      	mov	r0, r3
 800375c:	3724      	adds	r7, #36	@ 0x24
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr

08003766 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003766:	b580      	push	{r7, lr}
 8003768:	b082      	sub	sp, #8
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f7ff ff4c 	bl	800360c <__NVIC_SetPriorityGrouping>
}
 8003774:	bf00      	nop
 8003776:	3708      	adds	r7, #8
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}

0800377c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b086      	sub	sp, #24
 8003780:	af00      	add	r7, sp, #0
 8003782:	4603      	mov	r3, r0
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	607a      	str	r2, [r7, #4]
 8003788:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800378a:	f7ff ff63 	bl	8003654 <__NVIC_GetPriorityGrouping>
 800378e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	68b9      	ldr	r1, [r7, #8]
 8003794:	6978      	ldr	r0, [r7, #20]
 8003796:	f7ff ffb3 	bl	8003700 <NVIC_EncodePriority>
 800379a:	4602      	mov	r2, r0
 800379c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037a0:	4611      	mov	r1, r2
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7ff ff82 	bl	80036ac <__NVIC_SetPriority>
}
 80037a8:	bf00      	nop
 80037aa:	3718      	adds	r7, #24
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	4603      	mov	r3, r0
 80037b8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037be:	4618      	mov	r0, r3
 80037c0:	f7ff ff56 	bl	8003670 <__NVIC_EnableIRQ>
}
 80037c4:	bf00      	nop
 80037c6:	3708      	adds	r7, #8
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b085      	sub	sp, #20
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037d4:	2300      	movs	r3, #0
 80037d6:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	2b02      	cmp	r3, #2
 80037e2:	d005      	beq.n	80037f0 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2204      	movs	r2, #4
 80037e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	73fb      	strb	r3, [r7, #15]
 80037ee:	e037      	b.n	8003860 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f022 020e 	bic.w	r2, r2, #14
 80037fe:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800380a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800380e:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f022 0201 	bic.w	r2, r2, #1
 800381e:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003824:	f003 021f 	and.w	r2, r3, #31
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382c:	2101      	movs	r1, #1
 800382e:	fa01 f202 	lsl.w	r2, r1, r2
 8003832:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003838:	687a      	ldr	r2, [r7, #4]
 800383a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800383c:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003842:	2b00      	cmp	r3, #0
 8003844:	d00c      	beq.n	8003860 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003850:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003854:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800385e:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003870:	7bfb      	ldrb	r3, [r7, #15]
}
 8003872:	4618      	mov	r0, r3
 8003874:	3714      	adds	r7, #20
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr

0800387e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800387e:	b580      	push	{r7, lr}
 8003880:	b084      	sub	sp, #16
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003886:	2300      	movs	r3, #0
 8003888:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2b02      	cmp	r3, #2
 8003894:	d00d      	beq.n	80038b2 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2204      	movs	r2, #4
 800389a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	73fb      	strb	r3, [r7, #15]
 80038b0:	e047      	b.n	8003942 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f022 020e 	bic.w	r2, r2, #14
 80038c0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 0201 	bic.w	r2, r2, #1
 80038d0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038e6:	f003 021f 	and.w	r2, r3, #31
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ee:	2101      	movs	r1, #1
 80038f0:	fa01 f202 	lsl.w	r2, r1, r2
 80038f4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80038fe:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003904:	2b00      	cmp	r3, #0
 8003906:	d00c      	beq.n	8003922 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003912:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003916:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003920:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2201      	movs	r2, #1
 8003926:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2200      	movs	r2, #0
 800392e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003936:	2b00      	cmp	r3, #0
 8003938:	d003      	beq.n	8003942 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	4798      	blx	r3
    }
  }
  return status;
 8003942:	7bfb      	ldrb	r3, [r7, #15]
}
 8003944:	4618      	mov	r0, r3
 8003946:	3710      	adds	r7, #16
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800394c:	b480      	push	{r7}
 800394e:	b087      	sub	sp, #28
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003956:	2300      	movs	r3, #0
 8003958:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800395a:	e15a      	b.n	8003c12 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	2101      	movs	r1, #1
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	fa01 f303 	lsl.w	r3, r1, r3
 8003968:	4013      	ands	r3, r2
 800396a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2b00      	cmp	r3, #0
 8003970:	f000 814c 	beq.w	8003c0c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f003 0303 	and.w	r3, r3, #3
 800397c:	2b01      	cmp	r3, #1
 800397e:	d005      	beq.n	800398c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003988:	2b02      	cmp	r3, #2
 800398a:	d130      	bne.n	80039ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	2203      	movs	r2, #3
 8003998:	fa02 f303 	lsl.w	r3, r2, r3
 800399c:	43db      	mvns	r3, r3
 800399e:	693a      	ldr	r2, [r7, #16]
 80039a0:	4013      	ands	r3, r2
 80039a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	68da      	ldr	r2, [r3, #12]
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	005b      	lsls	r3, r3, #1
 80039ac:	fa02 f303 	lsl.w	r3, r2, r3
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80039c2:	2201      	movs	r2, #1
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ca:	43db      	mvns	r3, r3
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	4013      	ands	r3, r2
 80039d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	091b      	lsrs	r3, r3, #4
 80039d8:	f003 0201 	and.w	r2, r3, #1
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	fa02 f303 	lsl.w	r3, r2, r3
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	f003 0303 	and.w	r3, r3, #3
 80039f6:	2b03      	cmp	r3, #3
 80039f8:	d017      	beq.n	8003a2a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	005b      	lsls	r3, r3, #1
 8003a04:	2203      	movs	r2, #3
 8003a06:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0a:	43db      	mvns	r3, r3
 8003a0c:	693a      	ldr	r2, [r7, #16]
 8003a0e:	4013      	ands	r3, r2
 8003a10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	689a      	ldr	r2, [r3, #8]
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	693a      	ldr	r2, [r7, #16]
 8003a28:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f003 0303 	and.w	r3, r3, #3
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d123      	bne.n	8003a7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	08da      	lsrs	r2, r3, #3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	3208      	adds	r2, #8
 8003a3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	f003 0307 	and.w	r3, r3, #7
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	220f      	movs	r2, #15
 8003a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a52:	43db      	mvns	r3, r3
 8003a54:	693a      	ldr	r2, [r7, #16]
 8003a56:	4013      	ands	r3, r2
 8003a58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	691a      	ldr	r2, [r3, #16]
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	f003 0307 	and.w	r3, r3, #7
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	08da      	lsrs	r2, r3, #3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	3208      	adds	r2, #8
 8003a78:	6939      	ldr	r1, [r7, #16]
 8003a7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	2203      	movs	r2, #3
 8003a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8e:	43db      	mvns	r3, r3
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	4013      	ands	r3, r2
 8003a94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f003 0203 	and.w	r2, r3, #3
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	005b      	lsls	r3, r3, #1
 8003aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa6:	693a      	ldr	r2, [r7, #16]
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	693a      	ldr	r2, [r7, #16]
 8003ab0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	f000 80a6 	beq.w	8003c0c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ac0:	4b5b      	ldr	r3, [pc, #364]	@ (8003c30 <HAL_GPIO_Init+0x2e4>)
 8003ac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ac4:	4a5a      	ldr	r2, [pc, #360]	@ (8003c30 <HAL_GPIO_Init+0x2e4>)
 8003ac6:	f043 0301 	orr.w	r3, r3, #1
 8003aca:	6613      	str	r3, [r2, #96]	@ 0x60
 8003acc:	4b58      	ldr	r3, [pc, #352]	@ (8003c30 <HAL_GPIO_Init+0x2e4>)
 8003ace:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	60bb      	str	r3, [r7, #8]
 8003ad6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ad8:	4a56      	ldr	r2, [pc, #344]	@ (8003c34 <HAL_GPIO_Init+0x2e8>)
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	089b      	lsrs	r3, r3, #2
 8003ade:	3302      	adds	r3, #2
 8003ae0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	f003 0303 	and.w	r3, r3, #3
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	220f      	movs	r2, #15
 8003af0:	fa02 f303 	lsl.w	r3, r2, r3
 8003af4:	43db      	mvns	r3, r3
 8003af6:	693a      	ldr	r2, [r7, #16]
 8003af8:	4013      	ands	r3, r2
 8003afa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003b02:	d01f      	beq.n	8003b44 <HAL_GPIO_Init+0x1f8>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	4a4c      	ldr	r2, [pc, #304]	@ (8003c38 <HAL_GPIO_Init+0x2ec>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d019      	beq.n	8003b40 <HAL_GPIO_Init+0x1f4>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	4a4b      	ldr	r2, [pc, #300]	@ (8003c3c <HAL_GPIO_Init+0x2f0>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d013      	beq.n	8003b3c <HAL_GPIO_Init+0x1f0>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	4a4a      	ldr	r2, [pc, #296]	@ (8003c40 <HAL_GPIO_Init+0x2f4>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d00d      	beq.n	8003b38 <HAL_GPIO_Init+0x1ec>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	4a49      	ldr	r2, [pc, #292]	@ (8003c44 <HAL_GPIO_Init+0x2f8>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d007      	beq.n	8003b34 <HAL_GPIO_Init+0x1e8>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4a48      	ldr	r2, [pc, #288]	@ (8003c48 <HAL_GPIO_Init+0x2fc>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d101      	bne.n	8003b30 <HAL_GPIO_Init+0x1e4>
 8003b2c:	2305      	movs	r3, #5
 8003b2e:	e00a      	b.n	8003b46 <HAL_GPIO_Init+0x1fa>
 8003b30:	2306      	movs	r3, #6
 8003b32:	e008      	b.n	8003b46 <HAL_GPIO_Init+0x1fa>
 8003b34:	2304      	movs	r3, #4
 8003b36:	e006      	b.n	8003b46 <HAL_GPIO_Init+0x1fa>
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e004      	b.n	8003b46 <HAL_GPIO_Init+0x1fa>
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	e002      	b.n	8003b46 <HAL_GPIO_Init+0x1fa>
 8003b40:	2301      	movs	r3, #1
 8003b42:	e000      	b.n	8003b46 <HAL_GPIO_Init+0x1fa>
 8003b44:	2300      	movs	r3, #0
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	f002 0203 	and.w	r2, r2, #3
 8003b4c:	0092      	lsls	r2, r2, #2
 8003b4e:	4093      	lsls	r3, r2
 8003b50:	693a      	ldr	r2, [r7, #16]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b56:	4937      	ldr	r1, [pc, #220]	@ (8003c34 <HAL_GPIO_Init+0x2e8>)
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	089b      	lsrs	r3, r3, #2
 8003b5c:	3302      	adds	r3, #2
 8003b5e:	693a      	ldr	r2, [r7, #16]
 8003b60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003b64:	4b39      	ldr	r3, [pc, #228]	@ (8003c4c <HAL_GPIO_Init+0x300>)
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	43db      	mvns	r3, r3
 8003b6e:	693a      	ldr	r2, [r7, #16]
 8003b70:	4013      	ands	r3, r2
 8003b72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d003      	beq.n	8003b88 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003b88:	4a30      	ldr	r2, [pc, #192]	@ (8003c4c <HAL_GPIO_Init+0x300>)
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003b8e:	4b2f      	ldr	r3, [pc, #188]	@ (8003c4c <HAL_GPIO_Init+0x300>)
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	43db      	mvns	r3, r3
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d003      	beq.n	8003bb2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003baa:	693a      	ldr	r2, [r7, #16]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003bb2:	4a26      	ldr	r2, [pc, #152]	@ (8003c4c <HAL_GPIO_Init+0x300>)
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003bb8:	4b24      	ldr	r3, [pc, #144]	@ (8003c4c <HAL_GPIO_Init+0x300>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	43db      	mvns	r3, r3
 8003bc2:	693a      	ldr	r2, [r7, #16]
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d003      	beq.n	8003bdc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003bd4:	693a      	ldr	r2, [r7, #16]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8003c4c <HAL_GPIO_Init+0x300>)
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003be2:	4b1a      	ldr	r3, [pc, #104]	@ (8003c4c <HAL_GPIO_Init+0x300>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	43db      	mvns	r3, r3
 8003bec:	693a      	ldr	r2, [r7, #16]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d003      	beq.n	8003c06 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003bfe:	693a      	ldr	r2, [r7, #16]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003c06:	4a11      	ldr	r2, [pc, #68]	@ (8003c4c <HAL_GPIO_Init+0x300>)
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	3301      	adds	r3, #1
 8003c10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	fa22 f303 	lsr.w	r3, r2, r3
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	f47f ae9d 	bne.w	800395c <HAL_GPIO_Init+0x10>
  }
}
 8003c22:	bf00      	nop
 8003c24:	bf00      	nop
 8003c26:	371c      	adds	r7, #28
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr
 8003c30:	40021000 	.word	0x40021000
 8003c34:	40010000 	.word	0x40010000
 8003c38:	48000400 	.word	0x48000400
 8003c3c:	48000800 	.word	0x48000800
 8003c40:	48000c00 	.word	0x48000c00
 8003c44:	48001000 	.word	0x48001000
 8003c48:	48001400 	.word	0x48001400
 8003c4c:	40010400 	.word	0x40010400

08003c50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	460b      	mov	r3, r1
 8003c5a:	807b      	strh	r3, [r7, #2]
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c60:	787b      	ldrb	r3, [r7, #1]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d003      	beq.n	8003c6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c66:	887a      	ldrh	r2, [r7, #2]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c6c:	e002      	b.n	8003c74 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c6e:	887a      	ldrh	r2, [r7, #2]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003c74:	bf00      	nop
 8003c76:	370c      	adds	r7, #12
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr

08003c80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b082      	sub	sp, #8
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	4603      	mov	r3, r0
 8003c88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003c8a:	4b08      	ldr	r3, [pc, #32]	@ (8003cac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c8c:	695a      	ldr	r2, [r3, #20]
 8003c8e:	88fb      	ldrh	r3, [r7, #6]
 8003c90:	4013      	ands	r3, r2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d006      	beq.n	8003ca4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c96:	4a05      	ldr	r2, [pc, #20]	@ (8003cac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c98:	88fb      	ldrh	r3, [r7, #6]
 8003c9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c9c:	88fb      	ldrh	r3, [r7, #6]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f000 f806 	bl	8003cb0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ca4:	bf00      	nop
 8003ca6:	3708      	adds	r7, #8
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	40010400 	.word	0x40010400

08003cb0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003cba:	bf00      	nop
 8003cbc:	370c      	adds	r7, #12
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
	...

08003cc8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b085      	sub	sp, #20
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d141      	bne.n	8003d5a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003cd6:	4b4b      	ldr	r3, [pc, #300]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003cde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ce2:	d131      	bne.n	8003d48 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ce4:	4b47      	ldr	r3, [pc, #284]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ce6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cea:	4a46      	ldr	r2, [pc, #280]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003cf0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003cf4:	4b43      	ldr	r3, [pc, #268]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003cfc:	4a41      	ldr	r2, [pc, #260]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d02:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003d04:	4b40      	ldr	r3, [pc, #256]	@ (8003e08 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	2232      	movs	r2, #50	@ 0x32
 8003d0a:	fb02 f303 	mul.w	r3, r2, r3
 8003d0e:	4a3f      	ldr	r2, [pc, #252]	@ (8003e0c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003d10:	fba2 2303 	umull	r2, r3, r2, r3
 8003d14:	0c9b      	lsrs	r3, r3, #18
 8003d16:	3301      	adds	r3, #1
 8003d18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d1a:	e002      	b.n	8003d22 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d22:	4b38      	ldr	r3, [pc, #224]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d24:	695b      	ldr	r3, [r3, #20]
 8003d26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d2e:	d102      	bne.n	8003d36 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1f2      	bne.n	8003d1c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d36:	4b33      	ldr	r3, [pc, #204]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d42:	d158      	bne.n	8003df6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e057      	b.n	8003df8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d48:	4b2e      	ldr	r3, [pc, #184]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d4e:	4a2d      	ldr	r2, [pc, #180]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d54:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003d58:	e04d      	b.n	8003df6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d60:	d141      	bne.n	8003de6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d62:	4b28      	ldr	r3, [pc, #160]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003d6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d6e:	d131      	bne.n	8003dd4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d70:	4b24      	ldr	r3, [pc, #144]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d76:	4a23      	ldr	r2, [pc, #140]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d80:	4b20      	ldr	r3, [pc, #128]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d88:	4a1e      	ldr	r2, [pc, #120]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d8e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003d90:	4b1d      	ldr	r3, [pc, #116]	@ (8003e08 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2232      	movs	r2, #50	@ 0x32
 8003d96:	fb02 f303 	mul.w	r3, r2, r3
 8003d9a:	4a1c      	ldr	r2, [pc, #112]	@ (8003e0c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003da0:	0c9b      	lsrs	r3, r3, #18
 8003da2:	3301      	adds	r3, #1
 8003da4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003da6:	e002      	b.n	8003dae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	3b01      	subs	r3, #1
 8003dac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003dae:	4b15      	ldr	r3, [pc, #84]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003db6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dba:	d102      	bne.n	8003dc2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d1f2      	bne.n	8003da8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003dc2:	4b10      	ldr	r3, [pc, #64]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dce:	d112      	bne.n	8003df6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e011      	b.n	8003df8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dda:	4a0a      	ldr	r2, [pc, #40]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ddc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003de0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003de4:	e007      	b.n	8003df6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003de6:	4b07      	ldr	r3, [pc, #28]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003dee:	4a05      	ldr	r2, [pc, #20]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003df0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003df4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003df6:	2300      	movs	r3, #0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3714      	adds	r7, #20
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr
 8003e04:	40007000 	.word	0x40007000
 8003e08:	20000000 	.word	0x20000000
 8003e0c:	431bde83 	.word	0x431bde83

08003e10 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003e14:	4b05      	ldr	r3, [pc, #20]	@ (8003e2c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	4a04      	ldr	r2, [pc, #16]	@ (8003e2c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003e1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e1e:	6093      	str	r3, [r2, #8]
}
 8003e20:	bf00      	nop
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr
 8003e2a:	bf00      	nop
 8003e2c:	40007000 	.word	0x40007000

08003e30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b088      	sub	sp, #32
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e306      	b.n	8004450 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d075      	beq.n	8003f3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e4e:	4b97      	ldr	r3, [pc, #604]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f003 030c 	and.w	r3, r3, #12
 8003e56:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e58:	4b94      	ldr	r3, [pc, #592]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	f003 0303 	and.w	r3, r3, #3
 8003e60:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003e62:	69bb      	ldr	r3, [r7, #24]
 8003e64:	2b0c      	cmp	r3, #12
 8003e66:	d102      	bne.n	8003e6e <HAL_RCC_OscConfig+0x3e>
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	2b03      	cmp	r3, #3
 8003e6c:	d002      	beq.n	8003e74 <HAL_RCC_OscConfig+0x44>
 8003e6e:	69bb      	ldr	r3, [r7, #24]
 8003e70:	2b08      	cmp	r3, #8
 8003e72:	d10b      	bne.n	8003e8c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e74:	4b8d      	ldr	r3, [pc, #564]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d05b      	beq.n	8003f38 <HAL_RCC_OscConfig+0x108>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d157      	bne.n	8003f38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e2e1      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e94:	d106      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x74>
 8003e96:	4b85      	ldr	r3, [pc, #532]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a84      	ldr	r2, [pc, #528]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003e9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ea0:	6013      	str	r3, [r2, #0]
 8003ea2:	e01d      	b.n	8003ee0 <HAL_RCC_OscConfig+0xb0>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003eac:	d10c      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x98>
 8003eae:	4b7f      	ldr	r3, [pc, #508]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a7e      	ldr	r2, [pc, #504]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003eb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003eb8:	6013      	str	r3, [r2, #0]
 8003eba:	4b7c      	ldr	r3, [pc, #496]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a7b      	ldr	r2, [pc, #492]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003ec0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ec4:	6013      	str	r3, [r2, #0]
 8003ec6:	e00b      	b.n	8003ee0 <HAL_RCC_OscConfig+0xb0>
 8003ec8:	4b78      	ldr	r3, [pc, #480]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a77      	ldr	r2, [pc, #476]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003ece:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ed2:	6013      	str	r3, [r2, #0]
 8003ed4:	4b75      	ldr	r3, [pc, #468]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a74      	ldr	r2, [pc, #464]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003eda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ede:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d013      	beq.n	8003f10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee8:	f7fe fa7a 	bl	80023e0 <HAL_GetTick>
 8003eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003eee:	e008      	b.n	8003f02 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ef0:	f7fe fa76 	bl	80023e0 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b64      	cmp	r3, #100	@ 0x64
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e2a6      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f02:	4b6a      	ldr	r3, [pc, #424]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d0f0      	beq.n	8003ef0 <HAL_RCC_OscConfig+0xc0>
 8003f0e:	e014      	b.n	8003f3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f10:	f7fe fa66 	bl	80023e0 <HAL_GetTick>
 8003f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f16:	e008      	b.n	8003f2a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f18:	f7fe fa62 	bl	80023e0 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b64      	cmp	r3, #100	@ 0x64
 8003f24:	d901      	bls.n	8003f2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e292      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f2a:	4b60      	ldr	r3, [pc, #384]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1f0      	bne.n	8003f18 <HAL_RCC_OscConfig+0xe8>
 8003f36:	e000      	b.n	8003f3a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d075      	beq.n	8004032 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f46:	4b59      	ldr	r3, [pc, #356]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f003 030c 	and.w	r3, r3, #12
 8003f4e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f50:	4b56      	ldr	r3, [pc, #344]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	f003 0303 	and.w	r3, r3, #3
 8003f58:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003f5a:	69bb      	ldr	r3, [r7, #24]
 8003f5c:	2b0c      	cmp	r3, #12
 8003f5e:	d102      	bne.n	8003f66 <HAL_RCC_OscConfig+0x136>
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d002      	beq.n	8003f6c <HAL_RCC_OscConfig+0x13c>
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	2b04      	cmp	r3, #4
 8003f6a:	d11f      	bne.n	8003fac <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f6c:	4b4f      	ldr	r3, [pc, #316]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d005      	beq.n	8003f84 <HAL_RCC_OscConfig+0x154>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d101      	bne.n	8003f84 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e265      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f84:	4b49      	ldr	r3, [pc, #292]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	061b      	lsls	r3, r3, #24
 8003f92:	4946      	ldr	r1, [pc, #280]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003f98:	4b45      	ldr	r3, [pc, #276]	@ (80040b0 <HAL_RCC_OscConfig+0x280>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f7fd fbc3 	bl	8001728 <HAL_InitTick>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d043      	beq.n	8004030 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e251      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d023      	beq.n	8003ffc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fb4:	4b3d      	ldr	r3, [pc, #244]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a3c      	ldr	r2, [pc, #240]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003fba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc0:	f7fe fa0e 	bl	80023e0 <HAL_GetTick>
 8003fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fc6:	e008      	b.n	8003fda <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fc8:	f7fe fa0a 	bl	80023e0 <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d901      	bls.n	8003fda <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e23a      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fda:	4b34      	ldr	r3, [pc, #208]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d0f0      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fe6:	4b31      	ldr	r3, [pc, #196]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	061b      	lsls	r3, r3, #24
 8003ff4:	492d      	ldr	r1, [pc, #180]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	604b      	str	r3, [r1, #4]
 8003ffa:	e01a      	b.n	8004032 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ffc:	4b2b      	ldr	r3, [pc, #172]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a2a      	ldr	r2, [pc, #168]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8004002:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004006:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004008:	f7fe f9ea 	bl	80023e0 <HAL_GetTick>
 800400c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800400e:	e008      	b.n	8004022 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004010:	f7fe f9e6 	bl	80023e0 <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	2b02      	cmp	r3, #2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e216      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004022:	4b22      	ldr	r3, [pc, #136]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800402a:	2b00      	cmp	r3, #0
 800402c:	d1f0      	bne.n	8004010 <HAL_RCC_OscConfig+0x1e0>
 800402e:	e000      	b.n	8004032 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004030:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0308 	and.w	r3, r3, #8
 800403a:	2b00      	cmp	r3, #0
 800403c:	d041      	beq.n	80040c2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d01c      	beq.n	8004080 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004046:	4b19      	ldr	r3, [pc, #100]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8004048:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800404c:	4a17      	ldr	r2, [pc, #92]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 800404e:	f043 0301 	orr.w	r3, r3, #1
 8004052:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004056:	f7fe f9c3 	bl	80023e0 <HAL_GetTick>
 800405a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800405c:	e008      	b.n	8004070 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800405e:	f7fe f9bf 	bl	80023e0 <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	2b02      	cmp	r3, #2
 800406a:	d901      	bls.n	8004070 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e1ef      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004070:	4b0e      	ldr	r3, [pc, #56]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8004072:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d0ef      	beq.n	800405e <HAL_RCC_OscConfig+0x22e>
 800407e:	e020      	b.n	80040c2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004080:	4b0a      	ldr	r3, [pc, #40]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8004082:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004086:	4a09      	ldr	r2, [pc, #36]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8004088:	f023 0301 	bic.w	r3, r3, #1
 800408c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004090:	f7fe f9a6 	bl	80023e0 <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004096:	e00d      	b.n	80040b4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004098:	f7fe f9a2 	bl	80023e0 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d906      	bls.n	80040b4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e1d2      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
 80040aa:	bf00      	nop
 80040ac:	40021000 	.word	0x40021000
 80040b0:	20000120 	.word	0x20000120
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040b4:	4b8c      	ldr	r3, [pc, #560]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80040b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1ea      	bne.n	8004098 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0304 	and.w	r3, r3, #4
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	f000 80a6 	beq.w	800421c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040d0:	2300      	movs	r3, #0
 80040d2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80040d4:	4b84      	ldr	r3, [pc, #528]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80040d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d101      	bne.n	80040e4 <HAL_RCC_OscConfig+0x2b4>
 80040e0:	2301      	movs	r3, #1
 80040e2:	e000      	b.n	80040e6 <HAL_RCC_OscConfig+0x2b6>
 80040e4:	2300      	movs	r3, #0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d00d      	beq.n	8004106 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040ea:	4b7f      	ldr	r3, [pc, #508]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80040ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ee:	4a7e      	ldr	r2, [pc, #504]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80040f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80040f6:	4b7c      	ldr	r3, [pc, #496]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80040f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040fe:	60fb      	str	r3, [r7, #12]
 8004100:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004102:	2301      	movs	r3, #1
 8004104:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004106:	4b79      	ldr	r3, [pc, #484]	@ (80042ec <HAL_RCC_OscConfig+0x4bc>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800410e:	2b00      	cmp	r3, #0
 8004110:	d118      	bne.n	8004144 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004112:	4b76      	ldr	r3, [pc, #472]	@ (80042ec <HAL_RCC_OscConfig+0x4bc>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a75      	ldr	r2, [pc, #468]	@ (80042ec <HAL_RCC_OscConfig+0x4bc>)
 8004118:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800411c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800411e:	f7fe f95f 	bl	80023e0 <HAL_GetTick>
 8004122:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004124:	e008      	b.n	8004138 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004126:	f7fe f95b 	bl	80023e0 <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	2b02      	cmp	r3, #2
 8004132:	d901      	bls.n	8004138 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004134:	2303      	movs	r3, #3
 8004136:	e18b      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004138:	4b6c      	ldr	r3, [pc, #432]	@ (80042ec <HAL_RCC_OscConfig+0x4bc>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004140:	2b00      	cmp	r3, #0
 8004142:	d0f0      	beq.n	8004126 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d108      	bne.n	800415e <HAL_RCC_OscConfig+0x32e>
 800414c:	4b66      	ldr	r3, [pc, #408]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 800414e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004152:	4a65      	ldr	r2, [pc, #404]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004154:	f043 0301 	orr.w	r3, r3, #1
 8004158:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800415c:	e024      	b.n	80041a8 <HAL_RCC_OscConfig+0x378>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	2b05      	cmp	r3, #5
 8004164:	d110      	bne.n	8004188 <HAL_RCC_OscConfig+0x358>
 8004166:	4b60      	ldr	r3, [pc, #384]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004168:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800416c:	4a5e      	ldr	r2, [pc, #376]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 800416e:	f043 0304 	orr.w	r3, r3, #4
 8004172:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004176:	4b5c      	ldr	r3, [pc, #368]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004178:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800417c:	4a5a      	ldr	r2, [pc, #360]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 800417e:	f043 0301 	orr.w	r3, r3, #1
 8004182:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004186:	e00f      	b.n	80041a8 <HAL_RCC_OscConfig+0x378>
 8004188:	4b57      	ldr	r3, [pc, #348]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 800418a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800418e:	4a56      	ldr	r2, [pc, #344]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004190:	f023 0301 	bic.w	r3, r3, #1
 8004194:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004198:	4b53      	ldr	r3, [pc, #332]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 800419a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800419e:	4a52      	ldr	r2, [pc, #328]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80041a0:	f023 0304 	bic.w	r3, r3, #4
 80041a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d016      	beq.n	80041de <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041b0:	f7fe f916 	bl	80023e0 <HAL_GetTick>
 80041b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041b6:	e00a      	b.n	80041ce <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041b8:	f7fe f912 	bl	80023e0 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d901      	bls.n	80041ce <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e140      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041ce:	4b46      	ldr	r3, [pc, #280]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80041d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041d4:	f003 0302 	and.w	r3, r3, #2
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d0ed      	beq.n	80041b8 <HAL_RCC_OscConfig+0x388>
 80041dc:	e015      	b.n	800420a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041de:	f7fe f8ff 	bl	80023e0 <HAL_GetTick>
 80041e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041e4:	e00a      	b.n	80041fc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041e6:	f7fe f8fb 	bl	80023e0 <HAL_GetTick>
 80041ea:	4602      	mov	r2, r0
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d901      	bls.n	80041fc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80041f8:	2303      	movs	r3, #3
 80041fa:	e129      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041fc:	4b3a      	ldr	r3, [pc, #232]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80041fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1ed      	bne.n	80041e6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800420a:	7ffb      	ldrb	r3, [r7, #31]
 800420c:	2b01      	cmp	r3, #1
 800420e:	d105      	bne.n	800421c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004210:	4b35      	ldr	r3, [pc, #212]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004214:	4a34      	ldr	r2, [pc, #208]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004216:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800421a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0320 	and.w	r3, r3, #32
 8004224:	2b00      	cmp	r3, #0
 8004226:	d03c      	beq.n	80042a2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	699b      	ldr	r3, [r3, #24]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d01c      	beq.n	800426a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004230:	4b2d      	ldr	r3, [pc, #180]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004232:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004236:	4a2c      	ldr	r2, [pc, #176]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004238:	f043 0301 	orr.w	r3, r3, #1
 800423c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004240:	f7fe f8ce 	bl	80023e0 <HAL_GetTick>
 8004244:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004246:	e008      	b.n	800425a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004248:	f7fe f8ca 	bl	80023e0 <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	2b02      	cmp	r3, #2
 8004254:	d901      	bls.n	800425a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e0fa      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800425a:	4b23      	ldr	r3, [pc, #140]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 800425c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004260:	f003 0302 	and.w	r3, r3, #2
 8004264:	2b00      	cmp	r3, #0
 8004266:	d0ef      	beq.n	8004248 <HAL_RCC_OscConfig+0x418>
 8004268:	e01b      	b.n	80042a2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800426a:	4b1f      	ldr	r3, [pc, #124]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 800426c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004270:	4a1d      	ldr	r2, [pc, #116]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004272:	f023 0301 	bic.w	r3, r3, #1
 8004276:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800427a:	f7fe f8b1 	bl	80023e0 <HAL_GetTick>
 800427e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004280:	e008      	b.n	8004294 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004282:	f7fe f8ad 	bl	80023e0 <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	2b02      	cmp	r3, #2
 800428e:	d901      	bls.n	8004294 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e0dd      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004294:	4b14      	ldr	r3, [pc, #80]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004296:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1ef      	bne.n	8004282 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	69db      	ldr	r3, [r3, #28]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	f000 80d1 	beq.w	800444e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042ac:	4b0e      	ldr	r3, [pc, #56]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f003 030c 	and.w	r3, r3, #12
 80042b4:	2b0c      	cmp	r3, #12
 80042b6:	f000 808b 	beq.w	80043d0 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	69db      	ldr	r3, [r3, #28]
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d15e      	bne.n	8004380 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042c2:	4b09      	ldr	r3, [pc, #36]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a08      	ldr	r2, [pc, #32]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80042c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ce:	f7fe f887 	bl	80023e0 <HAL_GetTick>
 80042d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042d4:	e00c      	b.n	80042f0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042d6:	f7fe f883 	bl	80023e0 <HAL_GetTick>
 80042da:	4602      	mov	r2, r0
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d905      	bls.n	80042f0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	e0b3      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
 80042e8:	40021000 	.word	0x40021000
 80042ec:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042f0:	4b59      	ldr	r3, [pc, #356]	@ (8004458 <HAL_RCC_OscConfig+0x628>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d1ec      	bne.n	80042d6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042fc:	4b56      	ldr	r3, [pc, #344]	@ (8004458 <HAL_RCC_OscConfig+0x628>)
 80042fe:	68da      	ldr	r2, [r3, #12]
 8004300:	4b56      	ldr	r3, [pc, #344]	@ (800445c <HAL_RCC_OscConfig+0x62c>)
 8004302:	4013      	ands	r3, r2
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	6a11      	ldr	r1, [r2, #32]
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800430c:	3a01      	subs	r2, #1
 800430e:	0112      	lsls	r2, r2, #4
 8004310:	4311      	orrs	r1, r2
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004316:	0212      	lsls	r2, r2, #8
 8004318:	4311      	orrs	r1, r2
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800431e:	0852      	lsrs	r2, r2, #1
 8004320:	3a01      	subs	r2, #1
 8004322:	0552      	lsls	r2, r2, #21
 8004324:	4311      	orrs	r1, r2
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800432a:	0852      	lsrs	r2, r2, #1
 800432c:	3a01      	subs	r2, #1
 800432e:	0652      	lsls	r2, r2, #25
 8004330:	4311      	orrs	r1, r2
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004336:	06d2      	lsls	r2, r2, #27
 8004338:	430a      	orrs	r2, r1
 800433a:	4947      	ldr	r1, [pc, #284]	@ (8004458 <HAL_RCC_OscConfig+0x628>)
 800433c:	4313      	orrs	r3, r2
 800433e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004340:	4b45      	ldr	r3, [pc, #276]	@ (8004458 <HAL_RCC_OscConfig+0x628>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a44      	ldr	r2, [pc, #272]	@ (8004458 <HAL_RCC_OscConfig+0x628>)
 8004346:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800434a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800434c:	4b42      	ldr	r3, [pc, #264]	@ (8004458 <HAL_RCC_OscConfig+0x628>)
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	4a41      	ldr	r2, [pc, #260]	@ (8004458 <HAL_RCC_OscConfig+0x628>)
 8004352:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004356:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004358:	f7fe f842 	bl	80023e0 <HAL_GetTick>
 800435c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800435e:	e008      	b.n	8004372 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004360:	f7fe f83e 	bl	80023e0 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	2b02      	cmp	r3, #2
 800436c:	d901      	bls.n	8004372 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e06e      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004372:	4b39      	ldr	r3, [pc, #228]	@ (8004458 <HAL_RCC_OscConfig+0x628>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d0f0      	beq.n	8004360 <HAL_RCC_OscConfig+0x530>
 800437e:	e066      	b.n	800444e <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004380:	4b35      	ldr	r3, [pc, #212]	@ (8004458 <HAL_RCC_OscConfig+0x628>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a34      	ldr	r2, [pc, #208]	@ (8004458 <HAL_RCC_OscConfig+0x628>)
 8004386:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800438a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800438c:	4b32      	ldr	r3, [pc, #200]	@ (8004458 <HAL_RCC_OscConfig+0x628>)
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	4a31      	ldr	r2, [pc, #196]	@ (8004458 <HAL_RCC_OscConfig+0x628>)
 8004392:	f023 0303 	bic.w	r3, r3, #3
 8004396:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004398:	4b2f      	ldr	r3, [pc, #188]	@ (8004458 <HAL_RCC_OscConfig+0x628>)
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	4a2e      	ldr	r2, [pc, #184]	@ (8004458 <HAL_RCC_OscConfig+0x628>)
 800439e:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 80043a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043a6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a8:	f7fe f81a 	bl	80023e0 <HAL_GetTick>
 80043ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043ae:	e008      	b.n	80043c2 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043b0:	f7fe f816 	bl	80023e0 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d901      	bls.n	80043c2 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e046      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043c2:	4b25      	ldr	r3, [pc, #148]	@ (8004458 <HAL_RCC_OscConfig+0x628>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d1f0      	bne.n	80043b0 <HAL_RCC_OscConfig+0x580>
 80043ce:	e03e      	b.n	800444e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	69db      	ldr	r3, [r3, #28]
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d101      	bne.n	80043dc <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e039      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80043dc:	4b1e      	ldr	r3, [pc, #120]	@ (8004458 <HAL_RCC_OscConfig+0x628>)
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	f003 0203 	and.w	r2, r3, #3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6a1b      	ldr	r3, [r3, #32]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d12c      	bne.n	800444a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fa:	3b01      	subs	r3, #1
 80043fc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043fe:	429a      	cmp	r2, r3
 8004400:	d123      	bne.n	800444a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800440c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800440e:	429a      	cmp	r2, r3
 8004410:	d11b      	bne.n	800444a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800441c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800441e:	429a      	cmp	r2, r3
 8004420:	d113      	bne.n	800444a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800442c:	085b      	lsrs	r3, r3, #1
 800442e:	3b01      	subs	r3, #1
 8004430:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004432:	429a      	cmp	r2, r3
 8004434:	d109      	bne.n	800444a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004440:	085b      	lsrs	r3, r3, #1
 8004442:	3b01      	subs	r3, #1
 8004444:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004446:	429a      	cmp	r2, r3
 8004448:	d001      	beq.n	800444e <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e000      	b.n	8004450 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800444e:	2300      	movs	r3, #0
}
 8004450:	4618      	mov	r0, r3
 8004452:	3720      	adds	r7, #32
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}
 8004458:	40021000 	.word	0x40021000
 800445c:	019f800c 	.word	0x019f800c

08004460 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b086      	sub	sp, #24
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800446a:	2300      	movs	r3, #0
 800446c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d101      	bne.n	8004478 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e11e      	b.n	80046b6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004478:	4b91      	ldr	r3, [pc, #580]	@ (80046c0 <HAL_RCC_ClockConfig+0x260>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 030f 	and.w	r3, r3, #15
 8004480:	683a      	ldr	r2, [r7, #0]
 8004482:	429a      	cmp	r2, r3
 8004484:	d910      	bls.n	80044a8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004486:	4b8e      	ldr	r3, [pc, #568]	@ (80046c0 <HAL_RCC_ClockConfig+0x260>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f023 020f 	bic.w	r2, r3, #15
 800448e:	498c      	ldr	r1, [pc, #560]	@ (80046c0 <HAL_RCC_ClockConfig+0x260>)
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	4313      	orrs	r3, r2
 8004494:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004496:	4b8a      	ldr	r3, [pc, #552]	@ (80046c0 <HAL_RCC_ClockConfig+0x260>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 030f 	and.w	r3, r3, #15
 800449e:	683a      	ldr	r2, [r7, #0]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d001      	beq.n	80044a8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e106      	b.n	80046b6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0301 	and.w	r3, r3, #1
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d073      	beq.n	800459c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	2b03      	cmp	r3, #3
 80044ba:	d129      	bne.n	8004510 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044bc:	4b81      	ldr	r3, [pc, #516]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d101      	bne.n	80044cc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e0f4      	b.n	80046b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80044cc:	f000 f9d0 	bl	8004870 <RCC_GetSysClockFreqFromPLLSource>
 80044d0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	4a7c      	ldr	r2, [pc, #496]	@ (80046c8 <HAL_RCC_ClockConfig+0x268>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d93f      	bls.n	800455a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80044da:	4b7a      	ldr	r3, [pc, #488]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d009      	beq.n	80044fa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d033      	beq.n	800455a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d12f      	bne.n	800455a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80044fa:	4b72      	ldr	r3, [pc, #456]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004502:	4a70      	ldr	r2, [pc, #448]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 8004504:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004508:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800450a:	2380      	movs	r3, #128	@ 0x80
 800450c:	617b      	str	r3, [r7, #20]
 800450e:	e024      	b.n	800455a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	2b02      	cmp	r3, #2
 8004516:	d107      	bne.n	8004528 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004518:	4b6a      	ldr	r3, [pc, #424]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d109      	bne.n	8004538 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e0c6      	b.n	80046b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004528:	4b66      	ldr	r3, [pc, #408]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004530:	2b00      	cmp	r3, #0
 8004532:	d101      	bne.n	8004538 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e0be      	b.n	80046b6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004538:	f000 f8ce 	bl	80046d8 <HAL_RCC_GetSysClockFreq>
 800453c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	4a61      	ldr	r2, [pc, #388]	@ (80046c8 <HAL_RCC_ClockConfig+0x268>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d909      	bls.n	800455a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004546:	4b5f      	ldr	r3, [pc, #380]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800454e:	4a5d      	ldr	r2, [pc, #372]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 8004550:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004554:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004556:	2380      	movs	r3, #128	@ 0x80
 8004558:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800455a:	4b5a      	ldr	r3, [pc, #360]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	f023 0203 	bic.w	r2, r3, #3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	4957      	ldr	r1, [pc, #348]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 8004568:	4313      	orrs	r3, r2
 800456a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800456c:	f7fd ff38 	bl	80023e0 <HAL_GetTick>
 8004570:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004572:	e00a      	b.n	800458a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004574:	f7fd ff34 	bl	80023e0 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004582:	4293      	cmp	r3, r2
 8004584:	d901      	bls.n	800458a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e095      	b.n	80046b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800458a:	4b4e      	ldr	r3, [pc, #312]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f003 020c 	and.w	r2, r3, #12
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	429a      	cmp	r2, r3
 800459a:	d1eb      	bne.n	8004574 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0302 	and.w	r3, r3, #2
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d023      	beq.n	80045f0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0304 	and.w	r3, r3, #4
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d005      	beq.n	80045c0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045b4:	4b43      	ldr	r3, [pc, #268]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	4a42      	ldr	r2, [pc, #264]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 80045ba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80045be:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0308 	and.w	r3, r3, #8
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d007      	beq.n	80045dc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80045cc:	4b3d      	ldr	r3, [pc, #244]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80045d4:	4a3b      	ldr	r2, [pc, #236]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 80045d6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80045da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045dc:	4b39      	ldr	r3, [pc, #228]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	4936      	ldr	r1, [pc, #216]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	608b      	str	r3, [r1, #8]
 80045ee:	e008      	b.n	8004602 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	2b80      	cmp	r3, #128	@ 0x80
 80045f4:	d105      	bne.n	8004602 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80045f6:	4b33      	ldr	r3, [pc, #204]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	4a32      	ldr	r2, [pc, #200]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 80045fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004600:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004602:	4b2f      	ldr	r3, [pc, #188]	@ (80046c0 <HAL_RCC_ClockConfig+0x260>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 030f 	and.w	r3, r3, #15
 800460a:	683a      	ldr	r2, [r7, #0]
 800460c:	429a      	cmp	r2, r3
 800460e:	d21d      	bcs.n	800464c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004610:	4b2b      	ldr	r3, [pc, #172]	@ (80046c0 <HAL_RCC_ClockConfig+0x260>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f023 020f 	bic.w	r2, r3, #15
 8004618:	4929      	ldr	r1, [pc, #164]	@ (80046c0 <HAL_RCC_ClockConfig+0x260>)
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	4313      	orrs	r3, r2
 800461e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004620:	f7fd fede 	bl	80023e0 <HAL_GetTick>
 8004624:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004626:	e00a      	b.n	800463e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004628:	f7fd feda 	bl	80023e0 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004636:	4293      	cmp	r3, r2
 8004638:	d901      	bls.n	800463e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e03b      	b.n	80046b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800463e:	4b20      	ldr	r3, [pc, #128]	@ (80046c0 <HAL_RCC_ClockConfig+0x260>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 030f 	and.w	r3, r3, #15
 8004646:	683a      	ldr	r2, [r7, #0]
 8004648:	429a      	cmp	r2, r3
 800464a:	d1ed      	bne.n	8004628 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0304 	and.w	r3, r3, #4
 8004654:	2b00      	cmp	r3, #0
 8004656:	d008      	beq.n	800466a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004658:	4b1a      	ldr	r3, [pc, #104]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	4917      	ldr	r1, [pc, #92]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 8004666:	4313      	orrs	r3, r2
 8004668:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0308 	and.w	r3, r3, #8
 8004672:	2b00      	cmp	r3, #0
 8004674:	d009      	beq.n	800468a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004676:	4b13      	ldr	r3, [pc, #76]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	00db      	lsls	r3, r3, #3
 8004684:	490f      	ldr	r1, [pc, #60]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 8004686:	4313      	orrs	r3, r2
 8004688:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800468a:	f000 f825 	bl	80046d8 <HAL_RCC_GetSysClockFreq>
 800468e:	4602      	mov	r2, r0
 8004690:	4b0c      	ldr	r3, [pc, #48]	@ (80046c4 <HAL_RCC_ClockConfig+0x264>)
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	091b      	lsrs	r3, r3, #4
 8004696:	f003 030f 	and.w	r3, r3, #15
 800469a:	490c      	ldr	r1, [pc, #48]	@ (80046cc <HAL_RCC_ClockConfig+0x26c>)
 800469c:	5ccb      	ldrb	r3, [r1, r3]
 800469e:	f003 031f 	and.w	r3, r3, #31
 80046a2:	fa22 f303 	lsr.w	r3, r2, r3
 80046a6:	4a0a      	ldr	r2, [pc, #40]	@ (80046d0 <HAL_RCC_ClockConfig+0x270>)
 80046a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80046aa:	4b0a      	ldr	r3, [pc, #40]	@ (80046d4 <HAL_RCC_ClockConfig+0x274>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4618      	mov	r0, r3
 80046b0:	f7fd f83a 	bl	8001728 <HAL_InitTick>
 80046b4:	4603      	mov	r3, r0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3718      	adds	r7, #24
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	40022000 	.word	0x40022000
 80046c4:	40021000 	.word	0x40021000
 80046c8:	04c4b400 	.word	0x04c4b400
 80046cc:	0800b494 	.word	0x0800b494
 80046d0:	20000000 	.word	0x20000000
 80046d4:	20000120 	.word	0x20000120

080046d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046d8:	b480      	push	{r7}
 80046da:	b087      	sub	sp, #28
 80046dc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80046de:	4b2c      	ldr	r3, [pc, #176]	@ (8004790 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f003 030c 	and.w	r3, r3, #12
 80046e6:	2b04      	cmp	r3, #4
 80046e8:	d102      	bne.n	80046f0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80046ea:	4b2a      	ldr	r3, [pc, #168]	@ (8004794 <HAL_RCC_GetSysClockFreq+0xbc>)
 80046ec:	613b      	str	r3, [r7, #16]
 80046ee:	e047      	b.n	8004780 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80046f0:	4b27      	ldr	r3, [pc, #156]	@ (8004790 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f003 030c 	and.w	r3, r3, #12
 80046f8:	2b08      	cmp	r3, #8
 80046fa:	d102      	bne.n	8004702 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80046fc:	4b26      	ldr	r3, [pc, #152]	@ (8004798 <HAL_RCC_GetSysClockFreq+0xc0>)
 80046fe:	613b      	str	r3, [r7, #16]
 8004700:	e03e      	b.n	8004780 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004702:	4b23      	ldr	r3, [pc, #140]	@ (8004790 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	f003 030c 	and.w	r3, r3, #12
 800470a:	2b0c      	cmp	r3, #12
 800470c:	d136      	bne.n	800477c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800470e:	4b20      	ldr	r3, [pc, #128]	@ (8004790 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004710:	68db      	ldr	r3, [r3, #12]
 8004712:	f003 0303 	and.w	r3, r3, #3
 8004716:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004718:	4b1d      	ldr	r3, [pc, #116]	@ (8004790 <HAL_RCC_GetSysClockFreq+0xb8>)
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	091b      	lsrs	r3, r3, #4
 800471e:	f003 030f 	and.w	r3, r3, #15
 8004722:	3301      	adds	r3, #1
 8004724:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2b03      	cmp	r3, #3
 800472a:	d10c      	bne.n	8004746 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800472c:	4a1a      	ldr	r2, [pc, #104]	@ (8004798 <HAL_RCC_GetSysClockFreq+0xc0>)
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	fbb2 f3f3 	udiv	r3, r2, r3
 8004734:	4a16      	ldr	r2, [pc, #88]	@ (8004790 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004736:	68d2      	ldr	r2, [r2, #12]
 8004738:	0a12      	lsrs	r2, r2, #8
 800473a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800473e:	fb02 f303 	mul.w	r3, r2, r3
 8004742:	617b      	str	r3, [r7, #20]
      break;
 8004744:	e00c      	b.n	8004760 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004746:	4a13      	ldr	r2, [pc, #76]	@ (8004794 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	fbb2 f3f3 	udiv	r3, r2, r3
 800474e:	4a10      	ldr	r2, [pc, #64]	@ (8004790 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004750:	68d2      	ldr	r2, [r2, #12]
 8004752:	0a12      	lsrs	r2, r2, #8
 8004754:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004758:	fb02 f303 	mul.w	r3, r2, r3
 800475c:	617b      	str	r3, [r7, #20]
      break;
 800475e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004760:	4b0b      	ldr	r3, [pc, #44]	@ (8004790 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	0e5b      	lsrs	r3, r3, #25
 8004766:	f003 0303 	and.w	r3, r3, #3
 800476a:	3301      	adds	r3, #1
 800476c:	005b      	lsls	r3, r3, #1
 800476e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004770:	697a      	ldr	r2, [r7, #20]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	fbb2 f3f3 	udiv	r3, r2, r3
 8004778:	613b      	str	r3, [r7, #16]
 800477a:	e001      	b.n	8004780 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800477c:	2300      	movs	r3, #0
 800477e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004780:	693b      	ldr	r3, [r7, #16]
}
 8004782:	4618      	mov	r0, r3
 8004784:	371c      	adds	r7, #28
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	40021000 	.word	0x40021000
 8004794:	00f42400 	.word	0x00f42400
 8004798:	016e3600 	.word	0x016e3600

0800479c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800479c:	b480      	push	{r7}
 800479e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047a0:	4b03      	ldr	r3, [pc, #12]	@ (80047b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80047a2:	681b      	ldr	r3, [r3, #0]
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	20000000 	.word	0x20000000

080047b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80047b8:	f7ff fff0 	bl	800479c <HAL_RCC_GetHCLKFreq>
 80047bc:	4602      	mov	r2, r0
 80047be:	4b06      	ldr	r3, [pc, #24]	@ (80047d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	0a1b      	lsrs	r3, r3, #8
 80047c4:	f003 0307 	and.w	r3, r3, #7
 80047c8:	4904      	ldr	r1, [pc, #16]	@ (80047dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80047ca:	5ccb      	ldrb	r3, [r1, r3]
 80047cc:	f003 031f 	and.w	r3, r3, #31
 80047d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	40021000 	.word	0x40021000
 80047dc:	0800b4a4 	.word	0x0800b4a4

080047e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80047e4:	f7ff ffda 	bl	800479c <HAL_RCC_GetHCLKFreq>
 80047e8:	4602      	mov	r2, r0
 80047ea:	4b06      	ldr	r3, [pc, #24]	@ (8004804 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	0adb      	lsrs	r3, r3, #11
 80047f0:	f003 0307 	and.w	r3, r3, #7
 80047f4:	4904      	ldr	r1, [pc, #16]	@ (8004808 <HAL_RCC_GetPCLK2Freq+0x28>)
 80047f6:	5ccb      	ldrb	r3, [r1, r3]
 80047f8:	f003 031f 	and.w	r3, r3, #31
 80047fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004800:	4618      	mov	r0, r3
 8004802:	bd80      	pop	{r7, pc}
 8004804:	40021000 	.word	0x40021000
 8004808:	0800b4a4 	.word	0x0800b4a4

0800480c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	220f      	movs	r2, #15
 800481a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800481c:	4b12      	ldr	r3, [pc, #72]	@ (8004868 <HAL_RCC_GetClockConfig+0x5c>)
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	f003 0203 	and.w	r2, r3, #3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004828:	4b0f      	ldr	r3, [pc, #60]	@ (8004868 <HAL_RCC_GetClockConfig+0x5c>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004834:	4b0c      	ldr	r3, [pc, #48]	@ (8004868 <HAL_RCC_GetClockConfig+0x5c>)
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004840:	4b09      	ldr	r3, [pc, #36]	@ (8004868 <HAL_RCC_GetClockConfig+0x5c>)
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	08db      	lsrs	r3, r3, #3
 8004846:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800484e:	4b07      	ldr	r3, [pc, #28]	@ (800486c <HAL_RCC_GetClockConfig+0x60>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 020f 	and.w	r2, r3, #15
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	601a      	str	r2, [r3, #0]
}
 800485a:	bf00      	nop
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	40021000 	.word	0x40021000
 800486c:	40022000 	.word	0x40022000

08004870 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004870:	b480      	push	{r7}
 8004872:	b087      	sub	sp, #28
 8004874:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004876:	4b1e      	ldr	r3, [pc, #120]	@ (80048f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	f003 0303 	and.w	r3, r3, #3
 800487e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004880:	4b1b      	ldr	r3, [pc, #108]	@ (80048f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	091b      	lsrs	r3, r3, #4
 8004886:	f003 030f 	and.w	r3, r3, #15
 800488a:	3301      	adds	r3, #1
 800488c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	2b03      	cmp	r3, #3
 8004892:	d10c      	bne.n	80048ae <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004894:	4a17      	ldr	r2, [pc, #92]	@ (80048f4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	fbb2 f3f3 	udiv	r3, r2, r3
 800489c:	4a14      	ldr	r2, [pc, #80]	@ (80048f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800489e:	68d2      	ldr	r2, [r2, #12]
 80048a0:	0a12      	lsrs	r2, r2, #8
 80048a2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80048a6:	fb02 f303 	mul.w	r3, r2, r3
 80048aa:	617b      	str	r3, [r7, #20]
    break;
 80048ac:	e00c      	b.n	80048c8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80048ae:	4a12      	ldr	r2, [pc, #72]	@ (80048f8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80048b6:	4a0e      	ldr	r2, [pc, #56]	@ (80048f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80048b8:	68d2      	ldr	r2, [r2, #12]
 80048ba:	0a12      	lsrs	r2, r2, #8
 80048bc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80048c0:	fb02 f303 	mul.w	r3, r2, r3
 80048c4:	617b      	str	r3, [r7, #20]
    break;
 80048c6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80048c8:	4b09      	ldr	r3, [pc, #36]	@ (80048f0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	0e5b      	lsrs	r3, r3, #25
 80048ce:	f003 0303 	and.w	r3, r3, #3
 80048d2:	3301      	adds	r3, #1
 80048d4:	005b      	lsls	r3, r3, #1
 80048d6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80048d8:	697a      	ldr	r2, [r7, #20]
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80048e2:	687b      	ldr	r3, [r7, #4]
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	371c      	adds	r7, #28
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr
 80048f0:	40021000 	.word	0x40021000
 80048f4:	016e3600 	.word	0x016e3600
 80048f8:	00f42400 	.word	0x00f42400

080048fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b086      	sub	sp, #24
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004904:	2300      	movs	r3, #0
 8004906:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004908:	2300      	movs	r3, #0
 800490a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004914:	2b00      	cmp	r3, #0
 8004916:	f000 8098 	beq.w	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800491a:	2300      	movs	r3, #0
 800491c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800491e:	4b43      	ldr	r3, [pc, #268]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d10d      	bne.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800492a:	4b40      	ldr	r3, [pc, #256]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800492c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800492e:	4a3f      	ldr	r2, [pc, #252]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004930:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004934:	6593      	str	r3, [r2, #88]	@ 0x58
 8004936:	4b3d      	ldr	r3, [pc, #244]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800493a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800493e:	60bb      	str	r3, [r7, #8]
 8004940:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004942:	2301      	movs	r3, #1
 8004944:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004946:	4b3a      	ldr	r3, [pc, #232]	@ (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a39      	ldr	r2, [pc, #228]	@ (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800494c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004950:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004952:	f7fd fd45 	bl	80023e0 <HAL_GetTick>
 8004956:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004958:	e009      	b.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800495a:	f7fd fd41 	bl	80023e0 <HAL_GetTick>
 800495e:	4602      	mov	r2, r0
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	2b02      	cmp	r3, #2
 8004966:	d902      	bls.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004968:	2303      	movs	r3, #3
 800496a:	74fb      	strb	r3, [r7, #19]
        break;
 800496c:	e005      	b.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800496e:	4b30      	ldr	r3, [pc, #192]	@ (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004976:	2b00      	cmp	r3, #0
 8004978:	d0ef      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800497a:	7cfb      	ldrb	r3, [r7, #19]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d159      	bne.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004980:	4b2a      	ldr	r3, [pc, #168]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004982:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004986:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800498a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d01e      	beq.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004996:	697a      	ldr	r2, [r7, #20]
 8004998:	429a      	cmp	r2, r3
 800499a:	d019      	beq.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800499c:	4b23      	ldr	r3, [pc, #140]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800499e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049a6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80049a8:	4b20      	ldr	r3, [pc, #128]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ae:	4a1f      	ldr	r2, [pc, #124]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80049b8:	4b1c      	ldr	r3, [pc, #112]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049be:	4a1b      	ldr	r2, [pc, #108]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80049c8:	4a18      	ldr	r2, [pc, #96]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	f003 0301 	and.w	r3, r3, #1
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d016      	beq.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049da:	f7fd fd01 	bl	80023e0 <HAL_GetTick>
 80049de:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049e0:	e00b      	b.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049e2:	f7fd fcfd 	bl	80023e0 <HAL_GetTick>
 80049e6:	4602      	mov	r2, r0
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d902      	bls.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80049f4:	2303      	movs	r3, #3
 80049f6:	74fb      	strb	r3, [r7, #19]
            break;
 80049f8:	e006      	b.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049fa:	4b0c      	ldr	r3, [pc, #48]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a00:	f003 0302 	and.w	r3, r3, #2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d0ec      	beq.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004a08:	7cfb      	ldrb	r3, [r7, #19]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d10b      	bne.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a0e:	4b07      	ldr	r3, [pc, #28]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a14:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a1c:	4903      	ldr	r1, [pc, #12]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004a24:	e008      	b.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004a26:	7cfb      	ldrb	r3, [r7, #19]
 8004a28:	74bb      	strb	r3, [r7, #18]
 8004a2a:	e005      	b.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004a2c:	40021000 	.word	0x40021000
 8004a30:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a34:	7cfb      	ldrb	r3, [r7, #19]
 8004a36:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a38:	7c7b      	ldrb	r3, [r7, #17]
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d105      	bne.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a3e:	4ba7      	ldr	r3, [pc, #668]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a42:	4aa6      	ldr	r2, [pc, #664]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a44:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a48:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0301 	and.w	r3, r3, #1
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00a      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a56:	4ba1      	ldr	r3, [pc, #644]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a5c:	f023 0203 	bic.w	r2, r3, #3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	499d      	ldr	r1, [pc, #628]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0302 	and.w	r3, r3, #2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00a      	beq.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a78:	4b98      	ldr	r3, [pc, #608]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a7e:	f023 020c 	bic.w	r2, r3, #12
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	4995      	ldr	r1, [pc, #596]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0304 	and.w	r3, r3, #4
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00a      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a9a:	4b90      	ldr	r3, [pc, #576]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aa0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	498c      	ldr	r1, [pc, #560]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0308 	and.w	r3, r3, #8
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00a      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004abc:	4b87      	ldr	r3, [pc, #540]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ac2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	4984      	ldr	r1, [pc, #528]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 0310 	and.w	r3, r3, #16
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d00a      	beq.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004ade:	4b7f      	ldr	r3, [pc, #508]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	695b      	ldr	r3, [r3, #20]
 8004aec:	497b      	ldr	r1, [pc, #492]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0320 	and.w	r3, r3, #32
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d00a      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b00:	4b76      	ldr	r3, [pc, #472]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b06:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	699b      	ldr	r3, [r3, #24]
 8004b0e:	4973      	ldr	r1, [pc, #460]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b10:	4313      	orrs	r3, r2
 8004b12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d00a      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b22:	4b6e      	ldr	r3, [pc, #440]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b28:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	69db      	ldr	r3, [r3, #28]
 8004b30:	496a      	ldr	r1, [pc, #424]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d00a      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b44:	4b65      	ldr	r3, [pc, #404]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b4a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a1b      	ldr	r3, [r3, #32]
 8004b52:	4962      	ldr	r1, [pc, #392]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00a      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b66:	4b5d      	ldr	r3, [pc, #372]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b6c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b74:	4959      	ldr	r1, [pc, #356]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d00a      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004b88:	4b54      	ldr	r3, [pc, #336]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b8e:	f023 0203 	bic.w	r2, r3, #3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b96:	4951      	ldr	r1, [pc, #324]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00a      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004baa:	4b4c      	ldr	r3, [pc, #304]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bb0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bb8:	4948      	ldr	r1, [pc, #288]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d015      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004bcc:	4b43      	ldr	r3, [pc, #268]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bd2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bda:	4940      	ldr	r1, [pc, #256]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004bea:	d105      	bne.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bec:	4b3b      	ldr	r3, [pc, #236]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	4a3a      	ldr	r2, [pc, #232]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004bf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bf6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d015      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004c04:	4b35      	ldr	r3, [pc, #212]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c0a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c12:	4932      	ldr	r1, [pc, #200]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c22:	d105      	bne.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c24:	4b2d      	ldr	r3, [pc, #180]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	4a2c      	ldr	r2, [pc, #176]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c2e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d015      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004c3c:	4b27      	ldr	r3, [pc, #156]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c42:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c4a:	4924      	ldr	r1, [pc, #144]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c5a:	d105      	bne.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c5c:	4b1f      	ldr	r3, [pc, #124]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	4a1e      	ldr	r2, [pc, #120]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c66:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d015      	beq.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c74:	4b19      	ldr	r3, [pc, #100]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c7a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c82:	4916      	ldr	r1, [pc, #88]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c84:	4313      	orrs	r3, r2
 8004c86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c92:	d105      	bne.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c94:	4b11      	ldr	r3, [pc, #68]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	4a10      	ldr	r2, [pc, #64]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004c9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c9e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d019      	beq.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004cac:	4b0b      	ldr	r3, [pc, #44]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cb2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cba:	4908      	ldr	r1, [pc, #32]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cc6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004cca:	d109      	bne.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ccc:	4b03      	ldr	r3, [pc, #12]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	4a02      	ldr	r2, [pc, #8]	@ (8004cdc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004cd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004cd6:	60d3      	str	r3, [r2, #12]
 8004cd8:	e002      	b.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004cda:	bf00      	nop
 8004cdc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d015      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004cec:	4b29      	ldr	r3, [pc, #164]	@ (8004d94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cf2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cfa:	4926      	ldr	r1, [pc, #152]	@ (8004d94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d0a:	d105      	bne.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004d0c:	4b21      	ldr	r3, [pc, #132]	@ (8004d94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	4a20      	ldr	r2, [pc, #128]	@ (8004d94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d16:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d015      	beq.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004d24:	4b1b      	ldr	r3, [pc, #108]	@ (8004d94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d2a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d32:	4918      	ldr	r1, [pc, #96]	@ (8004d94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d34:	4313      	orrs	r3, r2
 8004d36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d42:	d105      	bne.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004d44:	4b13      	ldr	r3, [pc, #76]	@ (8004d94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	4a12      	ldr	r2, [pc, #72]	@ (8004d94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d4e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d015      	beq.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8004d94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d62:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d6a:	490a      	ldr	r1, [pc, #40]	@ (8004d94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d76:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d7a:	d105      	bne.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d7c:	4b05      	ldr	r3, [pc, #20]	@ (8004d94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	4a04      	ldr	r2, [pc, #16]	@ (8004d94 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004d82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d86:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004d88:	7cbb      	ldrb	r3, [r7, #18]
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3718      	adds	r7, #24
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	40021000 	.word	0x40021000

08004d98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d101      	bne.n	8004daa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e049      	b.n	8004e3e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d106      	bne.n	8004dc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f000 f841 	bl	8004e46 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	3304      	adds	r3, #4
 8004dd4:	4619      	mov	r1, r3
 8004dd6:	4610      	mov	r0, r2
 8004dd8:	f000 fcde 	bl	8005798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e3c:	2300      	movs	r3, #0
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3708      	adds	r7, #8
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}

08004e46 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004e46:	b480      	push	{r7}
 8004e48:	b083      	sub	sp, #12
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004e4e:	bf00      	nop
 8004e50:	370c      	adds	r7, #12
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr
	...

08004e5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b085      	sub	sp, #20
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d001      	beq.n	8004e74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e054      	b.n	8004f1e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2202      	movs	r2, #2
 8004e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	68da      	ldr	r2, [r3, #12]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f042 0201 	orr.w	r2, r2, #1
 8004e8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a26      	ldr	r2, [pc, #152]	@ (8004f2c <HAL_TIM_Base_Start_IT+0xd0>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d022      	beq.n	8004edc <HAL_TIM_Base_Start_IT+0x80>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e9e:	d01d      	beq.n	8004edc <HAL_TIM_Base_Start_IT+0x80>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a22      	ldr	r2, [pc, #136]	@ (8004f30 <HAL_TIM_Base_Start_IT+0xd4>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d018      	beq.n	8004edc <HAL_TIM_Base_Start_IT+0x80>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a21      	ldr	r2, [pc, #132]	@ (8004f34 <HAL_TIM_Base_Start_IT+0xd8>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d013      	beq.n	8004edc <HAL_TIM_Base_Start_IT+0x80>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a1f      	ldr	r2, [pc, #124]	@ (8004f38 <HAL_TIM_Base_Start_IT+0xdc>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d00e      	beq.n	8004edc <HAL_TIM_Base_Start_IT+0x80>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a1e      	ldr	r2, [pc, #120]	@ (8004f3c <HAL_TIM_Base_Start_IT+0xe0>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d009      	beq.n	8004edc <HAL_TIM_Base_Start_IT+0x80>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a1c      	ldr	r2, [pc, #112]	@ (8004f40 <HAL_TIM_Base_Start_IT+0xe4>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d004      	beq.n	8004edc <HAL_TIM_Base_Start_IT+0x80>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a1b      	ldr	r2, [pc, #108]	@ (8004f44 <HAL_TIM_Base_Start_IT+0xe8>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d115      	bne.n	8004f08 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	689a      	ldr	r2, [r3, #8]
 8004ee2:	4b19      	ldr	r3, [pc, #100]	@ (8004f48 <HAL_TIM_Base_Start_IT+0xec>)
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2b06      	cmp	r3, #6
 8004eec:	d015      	beq.n	8004f1a <HAL_TIM_Base_Start_IT+0xbe>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ef4:	d011      	beq.n	8004f1a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f042 0201 	orr.w	r2, r2, #1
 8004f04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f06:	e008      	b.n	8004f1a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f042 0201 	orr.w	r2, r2, #1
 8004f16:	601a      	str	r2, [r3, #0]
 8004f18:	e000      	b.n	8004f1c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f1a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3714      	adds	r7, #20
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	40012c00 	.word	0x40012c00
 8004f30:	40000400 	.word	0x40000400
 8004f34:	40000800 	.word	0x40000800
 8004f38:	40000c00 	.word	0x40000c00
 8004f3c:	40013400 	.word	0x40013400
 8004f40:	40014000 	.word	0x40014000
 8004f44:	40015000 	.word	0x40015000
 8004f48:	00010007 	.word	0x00010007

08004f4c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b082      	sub	sp, #8
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d101      	bne.n	8004f5e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e049      	b.n	8004ff2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d106      	bne.n	8004f78 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f7fc fe70 	bl	8001c58 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2202      	movs	r2, #2
 8004f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	3304      	adds	r3, #4
 8004f88:	4619      	mov	r1, r3
 8004f8a:	4610      	mov	r0, r2
 8004f8c:	f000 fc04 	bl	8005798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2201      	movs	r2, #1
 8004fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ff0:	2300      	movs	r3, #0
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3708      	adds	r7, #8
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
	...

08004ffc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d109      	bne.n	8005020 <HAL_TIM_PWM_Start+0x24>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005012:	b2db      	uxtb	r3, r3
 8005014:	2b01      	cmp	r3, #1
 8005016:	bf14      	ite	ne
 8005018:	2301      	movne	r3, #1
 800501a:	2300      	moveq	r3, #0
 800501c:	b2db      	uxtb	r3, r3
 800501e:	e03c      	b.n	800509a <HAL_TIM_PWM_Start+0x9e>
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	2b04      	cmp	r3, #4
 8005024:	d109      	bne.n	800503a <HAL_TIM_PWM_Start+0x3e>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800502c:	b2db      	uxtb	r3, r3
 800502e:	2b01      	cmp	r3, #1
 8005030:	bf14      	ite	ne
 8005032:	2301      	movne	r3, #1
 8005034:	2300      	moveq	r3, #0
 8005036:	b2db      	uxtb	r3, r3
 8005038:	e02f      	b.n	800509a <HAL_TIM_PWM_Start+0x9e>
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	2b08      	cmp	r3, #8
 800503e:	d109      	bne.n	8005054 <HAL_TIM_PWM_Start+0x58>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005046:	b2db      	uxtb	r3, r3
 8005048:	2b01      	cmp	r3, #1
 800504a:	bf14      	ite	ne
 800504c:	2301      	movne	r3, #1
 800504e:	2300      	moveq	r3, #0
 8005050:	b2db      	uxtb	r3, r3
 8005052:	e022      	b.n	800509a <HAL_TIM_PWM_Start+0x9e>
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	2b0c      	cmp	r3, #12
 8005058:	d109      	bne.n	800506e <HAL_TIM_PWM_Start+0x72>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2b01      	cmp	r3, #1
 8005064:	bf14      	ite	ne
 8005066:	2301      	movne	r3, #1
 8005068:	2300      	moveq	r3, #0
 800506a:	b2db      	uxtb	r3, r3
 800506c:	e015      	b.n	800509a <HAL_TIM_PWM_Start+0x9e>
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	2b10      	cmp	r3, #16
 8005072:	d109      	bne.n	8005088 <HAL_TIM_PWM_Start+0x8c>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b01      	cmp	r3, #1
 800507e:	bf14      	ite	ne
 8005080:	2301      	movne	r3, #1
 8005082:	2300      	moveq	r3, #0
 8005084:	b2db      	uxtb	r3, r3
 8005086:	e008      	b.n	800509a <HAL_TIM_PWM_Start+0x9e>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800508e:	b2db      	uxtb	r3, r3
 8005090:	2b01      	cmp	r3, #1
 8005092:	bf14      	ite	ne
 8005094:	2301      	movne	r3, #1
 8005096:	2300      	moveq	r3, #0
 8005098:	b2db      	uxtb	r3, r3
 800509a:	2b00      	cmp	r3, #0
 800509c:	d001      	beq.n	80050a2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e0a6      	b.n	80051f0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d104      	bne.n	80050b2 <HAL_TIM_PWM_Start+0xb6>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2202      	movs	r2, #2
 80050ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050b0:	e023      	b.n	80050fa <HAL_TIM_PWM_Start+0xfe>
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	2b04      	cmp	r3, #4
 80050b6:	d104      	bne.n	80050c2 <HAL_TIM_PWM_Start+0xc6>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2202      	movs	r2, #2
 80050bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050c0:	e01b      	b.n	80050fa <HAL_TIM_PWM_Start+0xfe>
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	2b08      	cmp	r3, #8
 80050c6:	d104      	bne.n	80050d2 <HAL_TIM_PWM_Start+0xd6>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2202      	movs	r2, #2
 80050cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050d0:	e013      	b.n	80050fa <HAL_TIM_PWM_Start+0xfe>
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	2b0c      	cmp	r3, #12
 80050d6:	d104      	bne.n	80050e2 <HAL_TIM_PWM_Start+0xe6>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2202      	movs	r2, #2
 80050dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80050e0:	e00b      	b.n	80050fa <HAL_TIM_PWM_Start+0xfe>
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	2b10      	cmp	r3, #16
 80050e6:	d104      	bne.n	80050f2 <HAL_TIM_PWM_Start+0xf6>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2202      	movs	r2, #2
 80050ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050f0:	e003      	b.n	80050fa <HAL_TIM_PWM_Start+0xfe>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2202      	movs	r2, #2
 80050f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	2201      	movs	r2, #1
 8005100:	6839      	ldr	r1, [r7, #0]
 8005102:	4618      	mov	r0, r3
 8005104:	f000 ff8e 	bl	8006024 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a3a      	ldr	r2, [pc, #232]	@ (80051f8 <HAL_TIM_PWM_Start+0x1fc>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d018      	beq.n	8005144 <HAL_TIM_PWM_Start+0x148>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a39      	ldr	r2, [pc, #228]	@ (80051fc <HAL_TIM_PWM_Start+0x200>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d013      	beq.n	8005144 <HAL_TIM_PWM_Start+0x148>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a37      	ldr	r2, [pc, #220]	@ (8005200 <HAL_TIM_PWM_Start+0x204>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d00e      	beq.n	8005144 <HAL_TIM_PWM_Start+0x148>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a36      	ldr	r2, [pc, #216]	@ (8005204 <HAL_TIM_PWM_Start+0x208>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d009      	beq.n	8005144 <HAL_TIM_PWM_Start+0x148>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a34      	ldr	r2, [pc, #208]	@ (8005208 <HAL_TIM_PWM_Start+0x20c>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d004      	beq.n	8005144 <HAL_TIM_PWM_Start+0x148>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a33      	ldr	r2, [pc, #204]	@ (800520c <HAL_TIM_PWM_Start+0x210>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d101      	bne.n	8005148 <HAL_TIM_PWM_Start+0x14c>
 8005144:	2301      	movs	r3, #1
 8005146:	e000      	b.n	800514a <HAL_TIM_PWM_Start+0x14e>
 8005148:	2300      	movs	r3, #0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d007      	beq.n	800515e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800515c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a25      	ldr	r2, [pc, #148]	@ (80051f8 <HAL_TIM_PWM_Start+0x1fc>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d022      	beq.n	80051ae <HAL_TIM_PWM_Start+0x1b2>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005170:	d01d      	beq.n	80051ae <HAL_TIM_PWM_Start+0x1b2>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a26      	ldr	r2, [pc, #152]	@ (8005210 <HAL_TIM_PWM_Start+0x214>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d018      	beq.n	80051ae <HAL_TIM_PWM_Start+0x1b2>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a24      	ldr	r2, [pc, #144]	@ (8005214 <HAL_TIM_PWM_Start+0x218>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d013      	beq.n	80051ae <HAL_TIM_PWM_Start+0x1b2>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a23      	ldr	r2, [pc, #140]	@ (8005218 <HAL_TIM_PWM_Start+0x21c>)
 800518c:	4293      	cmp	r3, r2
 800518e:	d00e      	beq.n	80051ae <HAL_TIM_PWM_Start+0x1b2>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a19      	ldr	r2, [pc, #100]	@ (80051fc <HAL_TIM_PWM_Start+0x200>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d009      	beq.n	80051ae <HAL_TIM_PWM_Start+0x1b2>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a18      	ldr	r2, [pc, #96]	@ (8005200 <HAL_TIM_PWM_Start+0x204>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d004      	beq.n	80051ae <HAL_TIM_PWM_Start+0x1b2>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a18      	ldr	r2, [pc, #96]	@ (800520c <HAL_TIM_PWM_Start+0x210>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d115      	bne.n	80051da <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	689a      	ldr	r2, [r3, #8]
 80051b4:	4b19      	ldr	r3, [pc, #100]	@ (800521c <HAL_TIM_PWM_Start+0x220>)
 80051b6:	4013      	ands	r3, r2
 80051b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2b06      	cmp	r3, #6
 80051be:	d015      	beq.n	80051ec <HAL_TIM_PWM_Start+0x1f0>
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051c6:	d011      	beq.n	80051ec <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f042 0201 	orr.w	r2, r2, #1
 80051d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051d8:	e008      	b.n	80051ec <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f042 0201 	orr.w	r2, r2, #1
 80051e8:	601a      	str	r2, [r3, #0]
 80051ea:	e000      	b.n	80051ee <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051ec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80051ee:	2300      	movs	r3, #0
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3710      	adds	r7, #16
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	40012c00 	.word	0x40012c00
 80051fc:	40013400 	.word	0x40013400
 8005200:	40014000 	.word	0x40014000
 8005204:	40014400 	.word	0x40014400
 8005208:	40014800 	.word	0x40014800
 800520c:	40015000 	.word	0x40015000
 8005210:	40000400 	.word	0x40000400
 8005214:	40000800 	.word	0x40000800
 8005218:	40000c00 	.word	0x40000c00
 800521c:	00010007 	.word	0x00010007

08005220 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b082      	sub	sp, #8
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	691b      	ldr	r3, [r3, #16]
 800522e:	f003 0302 	and.w	r3, r3, #2
 8005232:	2b02      	cmp	r3, #2
 8005234:	d122      	bne.n	800527c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	f003 0302 	and.w	r3, r3, #2
 8005240:	2b02      	cmp	r3, #2
 8005242:	d11b      	bne.n	800527c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f06f 0202 	mvn.w	r2, #2
 800524c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2201      	movs	r2, #1
 8005252:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	699b      	ldr	r3, [r3, #24]
 800525a:	f003 0303 	and.w	r3, r3, #3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d003      	beq.n	800526a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f000 fa7a 	bl	800575c <HAL_TIM_IC_CaptureCallback>
 8005268:	e005      	b.n	8005276 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 fa6c 	bl	8005748 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f000 fa7d 	bl	8005770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	691b      	ldr	r3, [r3, #16]
 8005282:	f003 0304 	and.w	r3, r3, #4
 8005286:	2b04      	cmp	r3, #4
 8005288:	d122      	bne.n	80052d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	f003 0304 	and.w	r3, r3, #4
 8005294:	2b04      	cmp	r3, #4
 8005296:	d11b      	bne.n	80052d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f06f 0204 	mvn.w	r2, #4
 80052a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2202      	movs	r2, #2
 80052a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	699b      	ldr	r3, [r3, #24]
 80052ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d003      	beq.n	80052be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 fa50 	bl	800575c <HAL_TIM_IC_CaptureCallback>
 80052bc:	e005      	b.n	80052ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 fa42 	bl	8005748 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f000 fa53 	bl	8005770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2200      	movs	r2, #0
 80052ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	f003 0308 	and.w	r3, r3, #8
 80052da:	2b08      	cmp	r3, #8
 80052dc:	d122      	bne.n	8005324 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	f003 0308 	and.w	r3, r3, #8
 80052e8:	2b08      	cmp	r3, #8
 80052ea:	d11b      	bne.n	8005324 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f06f 0208 	mvn.w	r2, #8
 80052f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2204      	movs	r2, #4
 80052fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	69db      	ldr	r3, [r3, #28]
 8005302:	f003 0303 	and.w	r3, r3, #3
 8005306:	2b00      	cmp	r3, #0
 8005308:	d003      	beq.n	8005312 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 fa26 	bl	800575c <HAL_TIM_IC_CaptureCallback>
 8005310:	e005      	b.n	800531e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f000 fa18 	bl	8005748 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f000 fa29 	bl	8005770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	f003 0310 	and.w	r3, r3, #16
 800532e:	2b10      	cmp	r3, #16
 8005330:	d122      	bne.n	8005378 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	f003 0310 	and.w	r3, r3, #16
 800533c:	2b10      	cmp	r3, #16
 800533e:	d11b      	bne.n	8005378 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f06f 0210 	mvn.w	r2, #16
 8005348:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2208      	movs	r2, #8
 800534e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	69db      	ldr	r3, [r3, #28]
 8005356:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800535a:	2b00      	cmp	r3, #0
 800535c:	d003      	beq.n	8005366 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 f9fc 	bl	800575c <HAL_TIM_IC_CaptureCallback>
 8005364:	e005      	b.n	8005372 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 f9ee 	bl	8005748 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 f9ff 	bl	8005770 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	f003 0301 	and.w	r3, r3, #1
 8005382:	2b01      	cmp	r3, #1
 8005384:	d10e      	bne.n	80053a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	f003 0301 	and.w	r3, r3, #1
 8005390:	2b01      	cmp	r3, #1
 8005392:	d107      	bne.n	80053a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f06f 0201 	mvn.w	r2, #1
 800539c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f7fc f986 	bl	80016b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053ae:	2b80      	cmp	r3, #128	@ 0x80
 80053b0:	d10e      	bne.n	80053d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053bc:	2b80      	cmp	r3, #128	@ 0x80
 80053be:	d107      	bne.n	80053d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80053c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f001 f912 	bl	80065f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053de:	d10e      	bne.n	80053fe <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053ea:	2b80      	cmp	r3, #128	@ 0x80
 80053ec:	d107      	bne.n	80053fe <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80053f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f001 f905 	bl	8006608 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	691b      	ldr	r3, [r3, #16]
 8005404:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005408:	2b40      	cmp	r3, #64	@ 0x40
 800540a:	d10e      	bne.n	800542a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005416:	2b40      	cmp	r3, #64	@ 0x40
 8005418:	d107      	bne.n	800542a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005422:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f000 f9ad 	bl	8005784 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	f003 0320 	and.w	r3, r3, #32
 8005434:	2b20      	cmp	r3, #32
 8005436:	d10e      	bne.n	8005456 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	f003 0320 	and.w	r3, r3, #32
 8005442:	2b20      	cmp	r3, #32
 8005444:	d107      	bne.n	8005456 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f06f 0220 	mvn.w	r2, #32
 800544e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f001 f8c5 	bl	80065e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	691b      	ldr	r3, [r3, #16]
 800545c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005460:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005464:	d10f      	bne.n	8005486 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005470:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005474:	d107      	bne.n	8005486 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800547e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f001 f8cb 	bl	800661c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	691b      	ldr	r3, [r3, #16]
 800548c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005490:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005494:	d10f      	bne.n	80054b6 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80054a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054a4:	d107      	bne.n	80054b6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80054ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f001 f8bd 	bl	8006630 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	691b      	ldr	r3, [r3, #16]
 80054bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054c4:	d10f      	bne.n	80054e6 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054d4:	d107      	bne.n	80054e6 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80054de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f001 f8af 	bl	8006644 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	691b      	ldr	r3, [r3, #16]
 80054ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80054f0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80054f4:	d10f      	bne.n	8005516 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005500:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005504:	d107      	bne.n	8005516 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800550e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f001 f8a1 	bl	8006658 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005516:	bf00      	nop
 8005518:	3708      	adds	r7, #8
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
	...

08005520 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b086      	sub	sp, #24
 8005524:	af00      	add	r7, sp, #0
 8005526:	60f8      	str	r0, [r7, #12]
 8005528:	60b9      	str	r1, [r7, #8]
 800552a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800552c:	2300      	movs	r3, #0
 800552e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005536:	2b01      	cmp	r3, #1
 8005538:	d101      	bne.n	800553e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800553a:	2302      	movs	r3, #2
 800553c:	e0ff      	b.n	800573e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2201      	movs	r2, #1
 8005542:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2b14      	cmp	r3, #20
 800554a:	f200 80f0 	bhi.w	800572e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800554e:	a201      	add	r2, pc, #4	@ (adr r2, 8005554 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005554:	080055a9 	.word	0x080055a9
 8005558:	0800572f 	.word	0x0800572f
 800555c:	0800572f 	.word	0x0800572f
 8005560:	0800572f 	.word	0x0800572f
 8005564:	080055e9 	.word	0x080055e9
 8005568:	0800572f 	.word	0x0800572f
 800556c:	0800572f 	.word	0x0800572f
 8005570:	0800572f 	.word	0x0800572f
 8005574:	0800562b 	.word	0x0800562b
 8005578:	0800572f 	.word	0x0800572f
 800557c:	0800572f 	.word	0x0800572f
 8005580:	0800572f 	.word	0x0800572f
 8005584:	0800566b 	.word	0x0800566b
 8005588:	0800572f 	.word	0x0800572f
 800558c:	0800572f 	.word	0x0800572f
 8005590:	0800572f 	.word	0x0800572f
 8005594:	080056ad 	.word	0x080056ad
 8005598:	0800572f 	.word	0x0800572f
 800559c:	0800572f 	.word	0x0800572f
 80055a0:	0800572f 	.word	0x0800572f
 80055a4:	080056ed 	.word	0x080056ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	68b9      	ldr	r1, [r7, #8]
 80055ae:	4618      	mov	r0, r3
 80055b0:	f000 f99a 	bl	80058e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	699a      	ldr	r2, [r3, #24]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f042 0208 	orr.w	r2, r2, #8
 80055c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	699a      	ldr	r2, [r3, #24]
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f022 0204 	bic.w	r2, r2, #4
 80055d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	6999      	ldr	r1, [r3, #24]
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	691a      	ldr	r2, [r3, #16]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	430a      	orrs	r2, r1
 80055e4:	619a      	str	r2, [r3, #24]
      break;
 80055e6:	e0a5      	b.n	8005734 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	68b9      	ldr	r1, [r7, #8]
 80055ee:	4618      	mov	r0, r3
 80055f0:	f000 fa14 	bl	8005a1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	699a      	ldr	r2, [r3, #24]
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005602:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	699a      	ldr	r2, [r3, #24]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005612:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	6999      	ldr	r1, [r3, #24]
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	691b      	ldr	r3, [r3, #16]
 800561e:	021a      	lsls	r2, r3, #8
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	430a      	orrs	r2, r1
 8005626:	619a      	str	r2, [r3, #24]
      break;
 8005628:	e084      	b.n	8005734 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	68b9      	ldr	r1, [r7, #8]
 8005630:	4618      	mov	r0, r3
 8005632:	f000 fa87 	bl	8005b44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	69da      	ldr	r2, [r3, #28]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f042 0208 	orr.w	r2, r2, #8
 8005644:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	69da      	ldr	r2, [r3, #28]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f022 0204 	bic.w	r2, r2, #4
 8005654:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	69d9      	ldr	r1, [r3, #28]
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	691a      	ldr	r2, [r3, #16]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	430a      	orrs	r2, r1
 8005666:	61da      	str	r2, [r3, #28]
      break;
 8005668:	e064      	b.n	8005734 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	68b9      	ldr	r1, [r7, #8]
 8005670:	4618      	mov	r0, r3
 8005672:	f000 faf9 	bl	8005c68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	69da      	ldr	r2, [r3, #28]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005684:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	69da      	ldr	r2, [r3, #28]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005694:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	69d9      	ldr	r1, [r3, #28]
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	691b      	ldr	r3, [r3, #16]
 80056a0:	021a      	lsls	r2, r3, #8
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	430a      	orrs	r2, r1
 80056a8:	61da      	str	r2, [r3, #28]
      break;
 80056aa:	e043      	b.n	8005734 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	68b9      	ldr	r1, [r7, #8]
 80056b2:	4618      	mov	r0, r3
 80056b4:	f000 fb6c 	bl	8005d90 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f042 0208 	orr.w	r2, r2, #8
 80056c6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f022 0204 	bic.w	r2, r2, #4
 80056d6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	691a      	ldr	r2, [r3, #16]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	430a      	orrs	r2, r1
 80056e8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80056ea:	e023      	b.n	8005734 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	68b9      	ldr	r1, [r7, #8]
 80056f2:	4618      	mov	r0, r3
 80056f4:	f000 fbb6 	bl	8005e64 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005706:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005716:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	691b      	ldr	r3, [r3, #16]
 8005722:	021a      	lsls	r2, r3, #8
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	430a      	orrs	r2, r1
 800572a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800572c:	e002      	b.n	8005734 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	75fb      	strb	r3, [r7, #23]
      break;
 8005732:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800573c:	7dfb      	ldrb	r3, [r7, #23]
}
 800573e:	4618      	mov	r0, r3
 8005740:	3718      	adds	r7, #24
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop

08005748 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005750:	bf00      	nop
 8005752:	370c      	adds	r7, #12
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005764:	bf00      	nop
 8005766:	370c      	adds	r7, #12
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr

08005770 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005770:	b480      	push	{r7}
 8005772:	b083      	sub	sp, #12
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005778:	bf00      	nop
 800577a:	370c      	adds	r7, #12
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800578c:	bf00      	nop
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005798:	b480      	push	{r7}
 800579a:	b085      	sub	sp, #20
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a46      	ldr	r2, [pc, #280]	@ (80058c4 <TIM_Base_SetConfig+0x12c>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d017      	beq.n	80057e0 <TIM_Base_SetConfig+0x48>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057b6:	d013      	beq.n	80057e0 <TIM_Base_SetConfig+0x48>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	4a43      	ldr	r2, [pc, #268]	@ (80058c8 <TIM_Base_SetConfig+0x130>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d00f      	beq.n	80057e0 <TIM_Base_SetConfig+0x48>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	4a42      	ldr	r2, [pc, #264]	@ (80058cc <TIM_Base_SetConfig+0x134>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d00b      	beq.n	80057e0 <TIM_Base_SetConfig+0x48>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	4a41      	ldr	r2, [pc, #260]	@ (80058d0 <TIM_Base_SetConfig+0x138>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d007      	beq.n	80057e0 <TIM_Base_SetConfig+0x48>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	4a40      	ldr	r2, [pc, #256]	@ (80058d4 <TIM_Base_SetConfig+0x13c>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d003      	beq.n	80057e0 <TIM_Base_SetConfig+0x48>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4a3f      	ldr	r2, [pc, #252]	@ (80058d8 <TIM_Base_SetConfig+0x140>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d108      	bne.n	80057f2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	68fa      	ldr	r2, [r7, #12]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a33      	ldr	r2, [pc, #204]	@ (80058c4 <TIM_Base_SetConfig+0x12c>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d023      	beq.n	8005842 <TIM_Base_SetConfig+0xaa>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005800:	d01f      	beq.n	8005842 <TIM_Base_SetConfig+0xaa>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a30      	ldr	r2, [pc, #192]	@ (80058c8 <TIM_Base_SetConfig+0x130>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d01b      	beq.n	8005842 <TIM_Base_SetConfig+0xaa>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a2f      	ldr	r2, [pc, #188]	@ (80058cc <TIM_Base_SetConfig+0x134>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d017      	beq.n	8005842 <TIM_Base_SetConfig+0xaa>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a2e      	ldr	r2, [pc, #184]	@ (80058d0 <TIM_Base_SetConfig+0x138>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d013      	beq.n	8005842 <TIM_Base_SetConfig+0xaa>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a2d      	ldr	r2, [pc, #180]	@ (80058d4 <TIM_Base_SetConfig+0x13c>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d00f      	beq.n	8005842 <TIM_Base_SetConfig+0xaa>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a2d      	ldr	r2, [pc, #180]	@ (80058dc <TIM_Base_SetConfig+0x144>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d00b      	beq.n	8005842 <TIM_Base_SetConfig+0xaa>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a2c      	ldr	r2, [pc, #176]	@ (80058e0 <TIM_Base_SetConfig+0x148>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d007      	beq.n	8005842 <TIM_Base_SetConfig+0xaa>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a2b      	ldr	r2, [pc, #172]	@ (80058e4 <TIM_Base_SetConfig+0x14c>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d003      	beq.n	8005842 <TIM_Base_SetConfig+0xaa>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a26      	ldr	r2, [pc, #152]	@ (80058d8 <TIM_Base_SetConfig+0x140>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d108      	bne.n	8005854 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005848:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	68fa      	ldr	r2, [r7, #12]
 8005850:	4313      	orrs	r3, r2
 8005852:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	695b      	ldr	r3, [r3, #20]
 800585e:	4313      	orrs	r3, r2
 8005860:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	68fa      	ldr	r2, [r7, #12]
 8005866:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	689a      	ldr	r2, [r3, #8]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a12      	ldr	r2, [pc, #72]	@ (80058c4 <TIM_Base_SetConfig+0x12c>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d013      	beq.n	80058a8 <TIM_Base_SetConfig+0x110>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4a14      	ldr	r2, [pc, #80]	@ (80058d4 <TIM_Base_SetConfig+0x13c>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d00f      	beq.n	80058a8 <TIM_Base_SetConfig+0x110>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a14      	ldr	r2, [pc, #80]	@ (80058dc <TIM_Base_SetConfig+0x144>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d00b      	beq.n	80058a8 <TIM_Base_SetConfig+0x110>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	4a13      	ldr	r2, [pc, #76]	@ (80058e0 <TIM_Base_SetConfig+0x148>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d007      	beq.n	80058a8 <TIM_Base_SetConfig+0x110>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	4a12      	ldr	r2, [pc, #72]	@ (80058e4 <TIM_Base_SetConfig+0x14c>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d003      	beq.n	80058a8 <TIM_Base_SetConfig+0x110>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a0d      	ldr	r2, [pc, #52]	@ (80058d8 <TIM_Base_SetConfig+0x140>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d103      	bne.n	80058b0 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	691a      	ldr	r2, [r3, #16]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	615a      	str	r2, [r3, #20]
}
 80058b6:	bf00      	nop
 80058b8:	3714      	adds	r7, #20
 80058ba:	46bd      	mov	sp, r7
 80058bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c0:	4770      	bx	lr
 80058c2:	bf00      	nop
 80058c4:	40012c00 	.word	0x40012c00
 80058c8:	40000400 	.word	0x40000400
 80058cc:	40000800 	.word	0x40000800
 80058d0:	40000c00 	.word	0x40000c00
 80058d4:	40013400 	.word	0x40013400
 80058d8:	40015000 	.word	0x40015000
 80058dc:	40014000 	.word	0x40014000
 80058e0:	40014400 	.word	0x40014400
 80058e4:	40014800 	.word	0x40014800

080058e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b087      	sub	sp, #28
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
 80058f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a1b      	ldr	r3, [r3, #32]
 80058f6:	f023 0201 	bic.w	r2, r3, #1
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a1b      	ldr	r3, [r3, #32]
 8005902:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	699b      	ldr	r3, [r3, #24]
 800590e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005916:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800591a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f023 0303 	bic.w	r3, r3, #3
 8005922:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68fa      	ldr	r2, [r7, #12]
 800592a:	4313      	orrs	r3, r2
 800592c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	f023 0302 	bic.w	r3, r3, #2
 8005934:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	4313      	orrs	r3, r2
 800593e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a30      	ldr	r2, [pc, #192]	@ (8005a04 <TIM_OC1_SetConfig+0x11c>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d013      	beq.n	8005970 <TIM_OC1_SetConfig+0x88>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a2f      	ldr	r2, [pc, #188]	@ (8005a08 <TIM_OC1_SetConfig+0x120>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d00f      	beq.n	8005970 <TIM_OC1_SetConfig+0x88>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a2e      	ldr	r2, [pc, #184]	@ (8005a0c <TIM_OC1_SetConfig+0x124>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d00b      	beq.n	8005970 <TIM_OC1_SetConfig+0x88>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a2d      	ldr	r2, [pc, #180]	@ (8005a10 <TIM_OC1_SetConfig+0x128>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d007      	beq.n	8005970 <TIM_OC1_SetConfig+0x88>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a2c      	ldr	r2, [pc, #176]	@ (8005a14 <TIM_OC1_SetConfig+0x12c>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d003      	beq.n	8005970 <TIM_OC1_SetConfig+0x88>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a2b      	ldr	r2, [pc, #172]	@ (8005a18 <TIM_OC1_SetConfig+0x130>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d10c      	bne.n	800598a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	f023 0308 	bic.w	r3, r3, #8
 8005976:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	697a      	ldr	r2, [r7, #20]
 800597e:	4313      	orrs	r3, r2
 8005980:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	f023 0304 	bic.w	r3, r3, #4
 8005988:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a1d      	ldr	r2, [pc, #116]	@ (8005a04 <TIM_OC1_SetConfig+0x11c>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d013      	beq.n	80059ba <TIM_OC1_SetConfig+0xd2>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a1c      	ldr	r2, [pc, #112]	@ (8005a08 <TIM_OC1_SetConfig+0x120>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d00f      	beq.n	80059ba <TIM_OC1_SetConfig+0xd2>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	4a1b      	ldr	r2, [pc, #108]	@ (8005a0c <TIM_OC1_SetConfig+0x124>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d00b      	beq.n	80059ba <TIM_OC1_SetConfig+0xd2>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a1a      	ldr	r2, [pc, #104]	@ (8005a10 <TIM_OC1_SetConfig+0x128>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d007      	beq.n	80059ba <TIM_OC1_SetConfig+0xd2>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a19      	ldr	r2, [pc, #100]	@ (8005a14 <TIM_OC1_SetConfig+0x12c>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d003      	beq.n	80059ba <TIM_OC1_SetConfig+0xd2>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a18      	ldr	r2, [pc, #96]	@ (8005a18 <TIM_OC1_SetConfig+0x130>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d111      	bne.n	80059de <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80059c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	695b      	ldr	r3, [r3, #20]
 80059ce:	693a      	ldr	r2, [r7, #16]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	699b      	ldr	r3, [r3, #24]
 80059d8:	693a      	ldr	r2, [r7, #16]
 80059da:	4313      	orrs	r3, r2
 80059dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	693a      	ldr	r2, [r7, #16]
 80059e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	68fa      	ldr	r2, [r7, #12]
 80059e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	685a      	ldr	r2, [r3, #4]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	621a      	str	r2, [r3, #32]
}
 80059f8:	bf00      	nop
 80059fa:	371c      	adds	r7, #28
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr
 8005a04:	40012c00 	.word	0x40012c00
 8005a08:	40013400 	.word	0x40013400
 8005a0c:	40014000 	.word	0x40014000
 8005a10:	40014400 	.word	0x40014400
 8005a14:	40014800 	.word	0x40014800
 8005a18:	40015000 	.word	0x40015000

08005a1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b087      	sub	sp, #28
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
 8005a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a1b      	ldr	r3, [r3, #32]
 8005a2a:	f023 0210 	bic.w	r2, r3, #16
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6a1b      	ldr	r3, [r3, #32]
 8005a36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	699b      	ldr	r3, [r3, #24]
 8005a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	021b      	lsls	r3, r3, #8
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	f023 0320 	bic.w	r3, r3, #32
 8005a6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	011b      	lsls	r3, r3, #4
 8005a72:	697a      	ldr	r2, [r7, #20]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a2c      	ldr	r2, [pc, #176]	@ (8005b2c <TIM_OC2_SetConfig+0x110>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d007      	beq.n	8005a90 <TIM_OC2_SetConfig+0x74>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	4a2b      	ldr	r2, [pc, #172]	@ (8005b30 <TIM_OC2_SetConfig+0x114>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d003      	beq.n	8005a90 <TIM_OC2_SetConfig+0x74>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a2a      	ldr	r2, [pc, #168]	@ (8005b34 <TIM_OC2_SetConfig+0x118>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d10d      	bne.n	8005aac <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	011b      	lsls	r3, r3, #4
 8005a9e:	697a      	ldr	r2, [r7, #20]
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005aaa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a1f      	ldr	r2, [pc, #124]	@ (8005b2c <TIM_OC2_SetConfig+0x110>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d013      	beq.n	8005adc <TIM_OC2_SetConfig+0xc0>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a1e      	ldr	r2, [pc, #120]	@ (8005b30 <TIM_OC2_SetConfig+0x114>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d00f      	beq.n	8005adc <TIM_OC2_SetConfig+0xc0>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a1e      	ldr	r2, [pc, #120]	@ (8005b38 <TIM_OC2_SetConfig+0x11c>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d00b      	beq.n	8005adc <TIM_OC2_SetConfig+0xc0>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	4a1d      	ldr	r2, [pc, #116]	@ (8005b3c <TIM_OC2_SetConfig+0x120>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d007      	beq.n	8005adc <TIM_OC2_SetConfig+0xc0>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	4a1c      	ldr	r2, [pc, #112]	@ (8005b40 <TIM_OC2_SetConfig+0x124>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d003      	beq.n	8005adc <TIM_OC2_SetConfig+0xc0>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4a17      	ldr	r2, [pc, #92]	@ (8005b34 <TIM_OC2_SetConfig+0x118>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d113      	bne.n	8005b04 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ae2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005aea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	695b      	ldr	r3, [r3, #20]
 8005af0:	009b      	lsls	r3, r3, #2
 8005af2:	693a      	ldr	r2, [r7, #16]
 8005af4:	4313      	orrs	r3, r2
 8005af6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	699b      	ldr	r3, [r3, #24]
 8005afc:	009b      	lsls	r3, r3, #2
 8005afe:	693a      	ldr	r2, [r7, #16]
 8005b00:	4313      	orrs	r3, r2
 8005b02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	693a      	ldr	r2, [r7, #16]
 8005b08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	685a      	ldr	r2, [r3, #4]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	697a      	ldr	r2, [r7, #20]
 8005b1c:	621a      	str	r2, [r3, #32]
}
 8005b1e:	bf00      	nop
 8005b20:	371c      	adds	r7, #28
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr
 8005b2a:	bf00      	nop
 8005b2c:	40012c00 	.word	0x40012c00
 8005b30:	40013400 	.word	0x40013400
 8005b34:	40015000 	.word	0x40015000
 8005b38:	40014000 	.word	0x40014000
 8005b3c:	40014400 	.word	0x40014400
 8005b40:	40014800 	.word	0x40014800

08005b44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b087      	sub	sp, #28
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a1b      	ldr	r3, [r3, #32]
 8005b52:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6a1b      	ldr	r3, [r3, #32]
 8005b5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	69db      	ldr	r3, [r3, #28]
 8005b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f023 0303 	bic.w	r3, r3, #3
 8005b7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68fa      	ldr	r2, [r7, #12]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	021b      	lsls	r3, r3, #8
 8005b98:	697a      	ldr	r2, [r7, #20]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a2b      	ldr	r2, [pc, #172]	@ (8005c50 <TIM_OC3_SetConfig+0x10c>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d007      	beq.n	8005bb6 <TIM_OC3_SetConfig+0x72>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a2a      	ldr	r2, [pc, #168]	@ (8005c54 <TIM_OC3_SetConfig+0x110>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d003      	beq.n	8005bb6 <TIM_OC3_SetConfig+0x72>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a29      	ldr	r2, [pc, #164]	@ (8005c58 <TIM_OC3_SetConfig+0x114>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d10d      	bne.n	8005bd2 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005bbc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	68db      	ldr	r3, [r3, #12]
 8005bc2:	021b      	lsls	r3, r3, #8
 8005bc4:	697a      	ldr	r2, [r7, #20]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005bd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a1e      	ldr	r2, [pc, #120]	@ (8005c50 <TIM_OC3_SetConfig+0x10c>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d013      	beq.n	8005c02 <TIM_OC3_SetConfig+0xbe>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a1d      	ldr	r2, [pc, #116]	@ (8005c54 <TIM_OC3_SetConfig+0x110>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d00f      	beq.n	8005c02 <TIM_OC3_SetConfig+0xbe>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4a1d      	ldr	r2, [pc, #116]	@ (8005c5c <TIM_OC3_SetConfig+0x118>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d00b      	beq.n	8005c02 <TIM_OC3_SetConfig+0xbe>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a1c      	ldr	r2, [pc, #112]	@ (8005c60 <TIM_OC3_SetConfig+0x11c>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d007      	beq.n	8005c02 <TIM_OC3_SetConfig+0xbe>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4a1b      	ldr	r2, [pc, #108]	@ (8005c64 <TIM_OC3_SetConfig+0x120>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d003      	beq.n	8005c02 <TIM_OC3_SetConfig+0xbe>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a16      	ldr	r2, [pc, #88]	@ (8005c58 <TIM_OC3_SetConfig+0x114>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d113      	bne.n	8005c2a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005c10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	695b      	ldr	r3, [r3, #20]
 8005c16:	011b      	lsls	r3, r3, #4
 8005c18:	693a      	ldr	r2, [r7, #16]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	011b      	lsls	r3, r3, #4
 8005c24:	693a      	ldr	r2, [r7, #16]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	693a      	ldr	r2, [r7, #16]
 8005c2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	68fa      	ldr	r2, [r7, #12]
 8005c34:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	685a      	ldr	r2, [r3, #4]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	697a      	ldr	r2, [r7, #20]
 8005c42:	621a      	str	r2, [r3, #32]
}
 8005c44:	bf00      	nop
 8005c46:	371c      	adds	r7, #28
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr
 8005c50:	40012c00 	.word	0x40012c00
 8005c54:	40013400 	.word	0x40013400
 8005c58:	40015000 	.word	0x40015000
 8005c5c:	40014000 	.word	0x40014000
 8005c60:	40014400 	.word	0x40014400
 8005c64:	40014800 	.word	0x40014800

08005c68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b087      	sub	sp, #28
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a1b      	ldr	r3, [r3, #32]
 8005c76:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6a1b      	ldr	r3, [r3, #32]
 8005c82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	69db      	ldr	r3, [r3, #28]
 8005c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ca2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	021b      	lsls	r3, r3, #8
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005cb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	031b      	lsls	r3, r3, #12
 8005cbe:	697a      	ldr	r2, [r7, #20]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	4a2c      	ldr	r2, [pc, #176]	@ (8005d78 <TIM_OC4_SetConfig+0x110>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d007      	beq.n	8005cdc <TIM_OC4_SetConfig+0x74>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	4a2b      	ldr	r2, [pc, #172]	@ (8005d7c <TIM_OC4_SetConfig+0x114>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d003      	beq.n	8005cdc <TIM_OC4_SetConfig+0x74>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a2a      	ldr	r2, [pc, #168]	@ (8005d80 <TIM_OC4_SetConfig+0x118>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d10d      	bne.n	8005cf8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005ce2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	031b      	lsls	r3, r3, #12
 8005cea:	697a      	ldr	r2, [r7, #20]
 8005cec:	4313      	orrs	r3, r2
 8005cee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005cf6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	4a1f      	ldr	r2, [pc, #124]	@ (8005d78 <TIM_OC4_SetConfig+0x110>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d013      	beq.n	8005d28 <TIM_OC4_SetConfig+0xc0>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	4a1e      	ldr	r2, [pc, #120]	@ (8005d7c <TIM_OC4_SetConfig+0x114>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d00f      	beq.n	8005d28 <TIM_OC4_SetConfig+0xc0>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a1e      	ldr	r2, [pc, #120]	@ (8005d84 <TIM_OC4_SetConfig+0x11c>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d00b      	beq.n	8005d28 <TIM_OC4_SetConfig+0xc0>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a1d      	ldr	r2, [pc, #116]	@ (8005d88 <TIM_OC4_SetConfig+0x120>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d007      	beq.n	8005d28 <TIM_OC4_SetConfig+0xc0>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	4a1c      	ldr	r2, [pc, #112]	@ (8005d8c <TIM_OC4_SetConfig+0x124>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d003      	beq.n	8005d28 <TIM_OC4_SetConfig+0xc0>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a17      	ldr	r2, [pc, #92]	@ (8005d80 <TIM_OC4_SetConfig+0x118>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d113      	bne.n	8005d50 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d2e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005d36:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	695b      	ldr	r3, [r3, #20]
 8005d3c:	019b      	lsls	r3, r3, #6
 8005d3e:	693a      	ldr	r2, [r7, #16]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	699b      	ldr	r3, [r3, #24]
 8005d48:	019b      	lsls	r3, r3, #6
 8005d4a:	693a      	ldr	r2, [r7, #16]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	693a      	ldr	r2, [r7, #16]
 8005d54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	685a      	ldr	r2, [r3, #4]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	697a      	ldr	r2, [r7, #20]
 8005d68:	621a      	str	r2, [r3, #32]
}
 8005d6a:	bf00      	nop
 8005d6c:	371c      	adds	r7, #28
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	40012c00 	.word	0x40012c00
 8005d7c:	40013400 	.word	0x40013400
 8005d80:	40015000 	.word	0x40015000
 8005d84:	40014000 	.word	0x40014000
 8005d88:	40014400 	.word	0x40014400
 8005d8c:	40014800 	.word	0x40014800

08005d90 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b087      	sub	sp, #28
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6a1b      	ldr	r3, [r3, #32]
 8005d9e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a1b      	ldr	r3, [r3, #32]
 8005daa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	68fa      	ldr	r2, [r7, #12]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005dd4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	041b      	lsls	r3, r3, #16
 8005ddc:	693a      	ldr	r2, [r7, #16]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	4a19      	ldr	r2, [pc, #100]	@ (8005e4c <TIM_OC5_SetConfig+0xbc>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d013      	beq.n	8005e12 <TIM_OC5_SetConfig+0x82>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	4a18      	ldr	r2, [pc, #96]	@ (8005e50 <TIM_OC5_SetConfig+0xc0>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d00f      	beq.n	8005e12 <TIM_OC5_SetConfig+0x82>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4a17      	ldr	r2, [pc, #92]	@ (8005e54 <TIM_OC5_SetConfig+0xc4>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d00b      	beq.n	8005e12 <TIM_OC5_SetConfig+0x82>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4a16      	ldr	r2, [pc, #88]	@ (8005e58 <TIM_OC5_SetConfig+0xc8>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d007      	beq.n	8005e12 <TIM_OC5_SetConfig+0x82>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4a15      	ldr	r2, [pc, #84]	@ (8005e5c <TIM_OC5_SetConfig+0xcc>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d003      	beq.n	8005e12 <TIM_OC5_SetConfig+0x82>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	4a14      	ldr	r2, [pc, #80]	@ (8005e60 <TIM_OC5_SetConfig+0xd0>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d109      	bne.n	8005e26 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e18:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	695b      	ldr	r3, [r3, #20]
 8005e1e:	021b      	lsls	r3, r3, #8
 8005e20:	697a      	ldr	r2, [r7, #20]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	697a      	ldr	r2, [r7, #20]
 8005e2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	68fa      	ldr	r2, [r7, #12]
 8005e30:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	685a      	ldr	r2, [r3, #4]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	693a      	ldr	r2, [r7, #16]
 8005e3e:	621a      	str	r2, [r3, #32]
}
 8005e40:	bf00      	nop
 8005e42:	371c      	adds	r7, #28
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr
 8005e4c:	40012c00 	.word	0x40012c00
 8005e50:	40013400 	.word	0x40013400
 8005e54:	40014000 	.word	0x40014000
 8005e58:	40014400 	.word	0x40014400
 8005e5c:	40014800 	.word	0x40014800
 8005e60:	40015000 	.word	0x40015000

08005e64 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b087      	sub	sp, #28
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
 8005e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6a1b      	ldr	r3, [r3, #32]
 8005e72:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6a1b      	ldr	r3, [r3, #32]
 8005e7e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	021b      	lsls	r3, r3, #8
 8005e9e:	68fa      	ldr	r2, [r7, #12]
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005eaa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	051b      	lsls	r3, r3, #20
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	4a1a      	ldr	r2, [pc, #104]	@ (8005f24 <TIM_OC6_SetConfig+0xc0>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d013      	beq.n	8005ee8 <TIM_OC6_SetConfig+0x84>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a19      	ldr	r2, [pc, #100]	@ (8005f28 <TIM_OC6_SetConfig+0xc4>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d00f      	beq.n	8005ee8 <TIM_OC6_SetConfig+0x84>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4a18      	ldr	r2, [pc, #96]	@ (8005f2c <TIM_OC6_SetConfig+0xc8>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d00b      	beq.n	8005ee8 <TIM_OC6_SetConfig+0x84>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	4a17      	ldr	r2, [pc, #92]	@ (8005f30 <TIM_OC6_SetConfig+0xcc>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d007      	beq.n	8005ee8 <TIM_OC6_SetConfig+0x84>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4a16      	ldr	r2, [pc, #88]	@ (8005f34 <TIM_OC6_SetConfig+0xd0>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d003      	beq.n	8005ee8 <TIM_OC6_SetConfig+0x84>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a15      	ldr	r2, [pc, #84]	@ (8005f38 <TIM_OC6_SetConfig+0xd4>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d109      	bne.n	8005efc <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005eee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	695b      	ldr	r3, [r3, #20]
 8005ef4:	029b      	lsls	r3, r3, #10
 8005ef6:	697a      	ldr	r2, [r7, #20]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	697a      	ldr	r2, [r7, #20]
 8005f00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	68fa      	ldr	r2, [r7, #12]
 8005f06:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	685a      	ldr	r2, [r3, #4]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	693a      	ldr	r2, [r7, #16]
 8005f14:	621a      	str	r2, [r3, #32]
}
 8005f16:	bf00      	nop
 8005f18:	371c      	adds	r7, #28
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr
 8005f22:	bf00      	nop
 8005f24:	40012c00 	.word	0x40012c00
 8005f28:	40013400 	.word	0x40013400
 8005f2c:	40014000 	.word	0x40014000
 8005f30:	40014400 	.word	0x40014400
 8005f34:	40014800 	.word	0x40014800
 8005f38:	40015000 	.word	0x40015000

08005f3c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b087      	sub	sp, #28
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	607a      	str	r2, [r7, #4]
 8005f48:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	f023 0201 	bic.w	r2, r3, #1
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	699b      	ldr	r3, [r3, #24]
 8005f5a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6a1b      	ldr	r3, [r3, #32]
 8005f60:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	4a28      	ldr	r2, [pc, #160]	@ (8006008 <TIM_TI1_SetConfig+0xcc>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d01b      	beq.n	8005fa2 <TIM_TI1_SetConfig+0x66>
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f70:	d017      	beq.n	8005fa2 <TIM_TI1_SetConfig+0x66>
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	4a25      	ldr	r2, [pc, #148]	@ (800600c <TIM_TI1_SetConfig+0xd0>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d013      	beq.n	8005fa2 <TIM_TI1_SetConfig+0x66>
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	4a24      	ldr	r2, [pc, #144]	@ (8006010 <TIM_TI1_SetConfig+0xd4>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d00f      	beq.n	8005fa2 <TIM_TI1_SetConfig+0x66>
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	4a23      	ldr	r2, [pc, #140]	@ (8006014 <TIM_TI1_SetConfig+0xd8>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d00b      	beq.n	8005fa2 <TIM_TI1_SetConfig+0x66>
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	4a22      	ldr	r2, [pc, #136]	@ (8006018 <TIM_TI1_SetConfig+0xdc>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d007      	beq.n	8005fa2 <TIM_TI1_SetConfig+0x66>
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	4a21      	ldr	r2, [pc, #132]	@ (800601c <TIM_TI1_SetConfig+0xe0>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d003      	beq.n	8005fa2 <TIM_TI1_SetConfig+0x66>
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	4a20      	ldr	r2, [pc, #128]	@ (8006020 <TIM_TI1_SetConfig+0xe4>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d101      	bne.n	8005fa6 <TIM_TI1_SetConfig+0x6a>
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e000      	b.n	8005fa8 <TIM_TI1_SetConfig+0x6c>
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d008      	beq.n	8005fbe <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	f023 0303 	bic.w	r3, r3, #3
 8005fb2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005fb4:	697a      	ldr	r2, [r7, #20]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	617b      	str	r3, [r7, #20]
 8005fbc:	e003      	b.n	8005fc6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	f043 0301 	orr.w	r3, r3, #1
 8005fc4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005fcc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	011b      	lsls	r3, r3, #4
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	697a      	ldr	r2, [r7, #20]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	f023 030a 	bic.w	r3, r3, #10
 8005fe0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	f003 030a 	and.w	r3, r3, #10
 8005fe8:	693a      	ldr	r2, [r7, #16]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	697a      	ldr	r2, [r7, #20]
 8005ff2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	693a      	ldr	r2, [r7, #16]
 8005ff8:	621a      	str	r2, [r3, #32]
}
 8005ffa:	bf00      	nop
 8005ffc:	371c      	adds	r7, #28
 8005ffe:	46bd      	mov	sp, r7
 8006000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006004:	4770      	bx	lr
 8006006:	bf00      	nop
 8006008:	40012c00 	.word	0x40012c00
 800600c:	40000400 	.word	0x40000400
 8006010:	40000800 	.word	0x40000800
 8006014:	40000c00 	.word	0x40000c00
 8006018:	40013400 	.word	0x40013400
 800601c:	40014000 	.word	0x40014000
 8006020:	40015000 	.word	0x40015000

08006024 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006024:	b480      	push	{r7}
 8006026:	b087      	sub	sp, #28
 8006028:	af00      	add	r7, sp, #0
 800602a:	60f8      	str	r0, [r7, #12]
 800602c:	60b9      	str	r1, [r7, #8]
 800602e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	f003 031f 	and.w	r3, r3, #31
 8006036:	2201      	movs	r2, #1
 8006038:	fa02 f303 	lsl.w	r3, r2, r3
 800603c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6a1a      	ldr	r2, [r3, #32]
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	43db      	mvns	r3, r3
 8006046:	401a      	ands	r2, r3
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6a1a      	ldr	r2, [r3, #32]
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	f003 031f 	and.w	r3, r3, #31
 8006056:	6879      	ldr	r1, [r7, #4]
 8006058:	fa01 f303 	lsl.w	r3, r1, r3
 800605c:	431a      	orrs	r2, r3
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	621a      	str	r2, [r3, #32]
}
 8006062:	bf00      	nop
 8006064:	371c      	adds	r7, #28
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr

0800606e <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig)
{
 800606e:	b580      	push	{r7, lr}
 8006070:	b08a      	sub	sp, #40	@ 0x28
 8006072:	af00      	add	r7, sp, #0
 8006074:	6078      	str	r0, [r7, #4]
 8006076:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d101      	bne.n	8006082 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e0a0      	b.n	80061c4 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006088:	b2db      	uxtb	r3, r3
 800608a:	2b00      	cmp	r3, #0
 800608c:	d106      	bne.n	800609c <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2200      	movs	r2, #0
 8006092:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f7fb fdfe 	bl	8001c98 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2202      	movs	r2, #2
 80060a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	3304      	adds	r3, #4
 80060ac:	4619      	mov	r1, r3
 80060ae:	4610      	mov	r0, r2
 80060b0:	f7ff fb72 	bl	8005798 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6818      	ldr	r0, [r3, #0]
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	6819      	ldr	r1, [r3, #0]
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	2203      	movs	r2, #3
 80060c2:	f7ff ff3b 	bl	8005f3c <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	699a      	ldr	r2, [r3, #24]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f022 020c 	bic.w	r2, r2, #12
 80060d4:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	6999      	ldr	r1, [r3, #24]
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	685a      	ldr	r2, [r3, #4]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	430a      	orrs	r2, r1
 80060e6:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	685a      	ldr	r2, [r3, #4]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80060f6:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	689b      	ldr	r3, [r3, #8]
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	6812      	ldr	r2, [r2, #0]
 8006102:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006106:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800610a:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	689a      	ldr	r2, [r3, #8]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800611a:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	687a      	ldr	r2, [r7, #4]
 8006124:	6812      	ldr	r2, [r2, #0]
 8006126:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800612a:	f023 0307 	bic.w	r3, r3, #7
 800612e:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	689a      	ldr	r2, [r3, #8]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f042 0204 	orr.w	r2, r2, #4
 800613e:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8006140:	2300      	movs	r3, #0
 8006142:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006144:	2300      	movs	r3, #0
 8006146:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 8006148:	2370      	movs	r3, #112	@ 0x70
 800614a:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800614c:	2300      	movs	r3, #0
 800614e:	627b      	str	r3, [r7, #36]	@ 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006150:	2300      	movs	r3, #0
 8006152:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006154:	2300      	movs	r3, #0
 8006156:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	68db      	ldr	r3, [r3, #12]
 800615c:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f107 020c 	add.w	r2, r7, #12
 8006166:	4611      	mov	r1, r2
 8006168:	4618      	mov	r0, r3
 800616a:	f7ff fc57 	bl	8005a1c <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	687a      	ldr	r2, [r7, #4]
 8006176:	6812      	ldr	r2, [r2, #0]
 8006178:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800617c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006180:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	685a      	ldr	r2, [r3, #4]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f042 0250 	orr.w	r2, r2, #80	@ 0x50
 8006190:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2201      	movs	r2, #1
 8006196:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2201      	movs	r2, #1
 800619e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2201      	movs	r2, #1
 80061a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2201      	movs	r2, #1
 80061ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2201      	movs	r2, #1
 80061b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2201      	movs	r2, #1
 80061be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061c2:	2300      	movs	r3, #0
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3728      	adds	r7, #40	@ 0x28
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}

080061cc <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b084      	sub	sp, #16
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d109      	bne.n	80061f0 <HAL_TIMEx_PWMN_Start+0x24>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	bf14      	ite	ne
 80061e8:	2301      	movne	r3, #1
 80061ea:	2300      	moveq	r3, #0
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	e022      	b.n	8006236 <HAL_TIMEx_PWMN_Start+0x6a>
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	2b04      	cmp	r3, #4
 80061f4:	d109      	bne.n	800620a <HAL_TIMEx_PWMN_Start+0x3e>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	2b01      	cmp	r3, #1
 8006200:	bf14      	ite	ne
 8006202:	2301      	movne	r3, #1
 8006204:	2300      	moveq	r3, #0
 8006206:	b2db      	uxtb	r3, r3
 8006208:	e015      	b.n	8006236 <HAL_TIMEx_PWMN_Start+0x6a>
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	2b08      	cmp	r3, #8
 800620e:	d109      	bne.n	8006224 <HAL_TIMEx_PWMN_Start+0x58>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006216:	b2db      	uxtb	r3, r3
 8006218:	2b01      	cmp	r3, #1
 800621a:	bf14      	ite	ne
 800621c:	2301      	movne	r3, #1
 800621e:	2300      	moveq	r3, #0
 8006220:	b2db      	uxtb	r3, r3
 8006222:	e008      	b.n	8006236 <HAL_TIMEx_PWMN_Start+0x6a>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800622a:	b2db      	uxtb	r3, r3
 800622c:	2b01      	cmp	r3, #1
 800622e:	bf14      	ite	ne
 8006230:	2301      	movne	r3, #1
 8006232:	2300      	moveq	r3, #0
 8006234:	b2db      	uxtb	r3, r3
 8006236:	2b00      	cmp	r3, #0
 8006238:	d001      	beq.n	800623e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e073      	b.n	8006326 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d104      	bne.n	800624e <HAL_TIMEx_PWMN_Start+0x82>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2202      	movs	r2, #2
 8006248:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800624c:	e013      	b.n	8006276 <HAL_TIMEx_PWMN_Start+0xaa>
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	2b04      	cmp	r3, #4
 8006252:	d104      	bne.n	800625e <HAL_TIMEx_PWMN_Start+0x92>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2202      	movs	r2, #2
 8006258:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800625c:	e00b      	b.n	8006276 <HAL_TIMEx_PWMN_Start+0xaa>
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	2b08      	cmp	r3, #8
 8006262:	d104      	bne.n	800626e <HAL_TIMEx_PWMN_Start+0xa2>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2202      	movs	r2, #2
 8006268:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800626c:	e003      	b.n	8006276 <HAL_TIMEx_PWMN_Start+0xaa>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2202      	movs	r2, #2
 8006272:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	2204      	movs	r2, #4
 800627c:	6839      	ldr	r1, [r7, #0]
 800627e:	4618      	mov	r0, r3
 8006280:	f000 f9f4 	bl	800666c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006292:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a25      	ldr	r2, [pc, #148]	@ (8006330 <HAL_TIMEx_PWMN_Start+0x164>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d022      	beq.n	80062e4 <HAL_TIMEx_PWMN_Start+0x118>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062a6:	d01d      	beq.n	80062e4 <HAL_TIMEx_PWMN_Start+0x118>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a21      	ldr	r2, [pc, #132]	@ (8006334 <HAL_TIMEx_PWMN_Start+0x168>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d018      	beq.n	80062e4 <HAL_TIMEx_PWMN_Start+0x118>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a20      	ldr	r2, [pc, #128]	@ (8006338 <HAL_TIMEx_PWMN_Start+0x16c>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d013      	beq.n	80062e4 <HAL_TIMEx_PWMN_Start+0x118>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a1e      	ldr	r2, [pc, #120]	@ (800633c <HAL_TIMEx_PWMN_Start+0x170>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d00e      	beq.n	80062e4 <HAL_TIMEx_PWMN_Start+0x118>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a1d      	ldr	r2, [pc, #116]	@ (8006340 <HAL_TIMEx_PWMN_Start+0x174>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d009      	beq.n	80062e4 <HAL_TIMEx_PWMN_Start+0x118>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a1b      	ldr	r2, [pc, #108]	@ (8006344 <HAL_TIMEx_PWMN_Start+0x178>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d004      	beq.n	80062e4 <HAL_TIMEx_PWMN_Start+0x118>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a1a      	ldr	r2, [pc, #104]	@ (8006348 <HAL_TIMEx_PWMN_Start+0x17c>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d115      	bne.n	8006310 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	689a      	ldr	r2, [r3, #8]
 80062ea:	4b18      	ldr	r3, [pc, #96]	@ (800634c <HAL_TIMEx_PWMN_Start+0x180>)
 80062ec:	4013      	ands	r3, r2
 80062ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2b06      	cmp	r3, #6
 80062f4:	d015      	beq.n	8006322 <HAL_TIMEx_PWMN_Start+0x156>
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062fc:	d011      	beq.n	8006322 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f042 0201 	orr.w	r2, r2, #1
 800630c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800630e:	e008      	b.n	8006322 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681a      	ldr	r2, [r3, #0]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f042 0201 	orr.w	r2, r2, #1
 800631e:	601a      	str	r2, [r3, #0]
 8006320:	e000      	b.n	8006324 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006322:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3710      	adds	r7, #16
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	40012c00 	.word	0x40012c00
 8006334:	40000400 	.word	0x40000400
 8006338:	40000800 	.word	0x40000800
 800633c:	40000c00 	.word	0x40000c00
 8006340:	40013400 	.word	0x40013400
 8006344:	40014000 	.word	0x40014000
 8006348:	40015000 	.word	0x40015000
 800634c:	00010007 	.word	0x00010007

08006350 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006350:	b480      	push	{r7}
 8006352:	b085      	sub	sp, #20
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
 8006358:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006360:	2b01      	cmp	r3, #1
 8006362:	d101      	bne.n	8006368 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006364:	2302      	movs	r3, #2
 8006366:	e074      	b.n	8006452 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2202      	movs	r2, #2
 8006374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a34      	ldr	r2, [pc, #208]	@ (8006460 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d009      	beq.n	80063a6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a33      	ldr	r2, [pc, #204]	@ (8006464 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d004      	beq.n	80063a6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a31      	ldr	r2, [pc, #196]	@ (8006468 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d108      	bne.n	80063b8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80063ac:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	4313      	orrs	r3, r2
 80063b6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80063be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a21      	ldr	r2, [pc, #132]	@ (8006460 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d022      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063e8:	d01d      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a1f      	ldr	r2, [pc, #124]	@ (800646c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d018      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a1d      	ldr	r2, [pc, #116]	@ (8006470 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d013      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a1c      	ldr	r2, [pc, #112]	@ (8006474 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d00e      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	4a15      	ldr	r2, [pc, #84]	@ (8006464 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d009      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a18      	ldr	r2, [pc, #96]	@ (8006478 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d004      	beq.n	8006426 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a11      	ldr	r2, [pc, #68]	@ (8006468 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d10c      	bne.n	8006440 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800642c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	689b      	ldr	r3, [r3, #8]
 8006432:	68ba      	ldr	r2, [r7, #8]
 8006434:	4313      	orrs	r3, r2
 8006436:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68ba      	ldr	r2, [r7, #8]
 800643e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	3714      	adds	r7, #20
 8006456:	46bd      	mov	sp, r7
 8006458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645c:	4770      	bx	lr
 800645e:	bf00      	nop
 8006460:	40012c00 	.word	0x40012c00
 8006464:	40013400 	.word	0x40013400
 8006468:	40015000 	.word	0x40015000
 800646c:	40000400 	.word	0x40000400
 8006470:	40000800 	.word	0x40000800
 8006474:	40000c00 	.word	0x40000c00
 8006478:	40014000 	.word	0x40014000

0800647c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800647c:	b480      	push	{r7}
 800647e:	b085      	sub	sp, #20
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006486:	2300      	movs	r3, #0
 8006488:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006490:	2b01      	cmp	r3, #1
 8006492:	d101      	bne.n	8006498 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006494:	2302      	movs	r3, #2
 8006496:	e096      	b.n	80065c6 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	68db      	ldr	r3, [r3, #12]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	4313      	orrs	r3, r2
 80064ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	4313      	orrs	r3, r2
 80064c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4313      	orrs	r3, r2
 80064d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	691b      	ldr	r3, [r3, #16]
 80064e2:	4313      	orrs	r3, r2
 80064e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	695b      	ldr	r3, [r3, #20]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064fe:	4313      	orrs	r3, r2
 8006500:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	699b      	ldr	r3, [r3, #24]
 800650c:	041b      	lsls	r3, r3, #16
 800650e:	4313      	orrs	r3, r2
 8006510:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a2f      	ldr	r2, [pc, #188]	@ (80065d4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d009      	beq.n	8006530 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a2d      	ldr	r2, [pc, #180]	@ (80065d8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d004      	beq.n	8006530 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a2c      	ldr	r2, [pc, #176]	@ (80065dc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d106      	bne.n	800653e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	69db      	ldr	r3, [r3, #28]
 800653a:	4313      	orrs	r3, r2
 800653c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a24      	ldr	r2, [pc, #144]	@ (80065d4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d009      	beq.n	800655c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a22      	ldr	r2, [pc, #136]	@ (80065d8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d004      	beq.n	800655c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a21      	ldr	r2, [pc, #132]	@ (80065dc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d12b      	bne.n	80065b4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006566:	051b      	lsls	r3, r3, #20
 8006568:	4313      	orrs	r3, r2
 800656a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	6a1b      	ldr	r3, [r3, #32]
 8006576:	4313      	orrs	r3, r2
 8006578:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006584:	4313      	orrs	r3, r2
 8006586:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a11      	ldr	r2, [pc, #68]	@ (80065d4 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d009      	beq.n	80065a6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a10      	ldr	r2, [pc, #64]	@ (80065d8 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d004      	beq.n	80065a6 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a0e      	ldr	r2, [pc, #56]	@ (80065dc <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d106      	bne.n	80065b4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065b0:	4313      	orrs	r3, r2
 80065b2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68fa      	ldr	r2, [r7, #12]
 80065ba:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80065c4:	2300      	movs	r3, #0
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3714      	adds	r7, #20
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
 80065d2:	bf00      	nop
 80065d4:	40012c00 	.word	0x40012c00
 80065d8:	40013400 	.word	0x40013400
 80065dc:	40015000 	.word	0x40015000

080065e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b083      	sub	sp, #12
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80065e8:	bf00      	nop
 80065ea:	370c      	adds	r7, #12
 80065ec:	46bd      	mov	sp, r7
 80065ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f2:	4770      	bx	lr

080065f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80065fc:	bf00      	nop
 80065fe:	370c      	adds	r7, #12
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr

08006608 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006608:	b480      	push	{r7}
 800660a:	b083      	sub	sp, #12
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006610:	bf00      	nop
 8006612:	370c      	adds	r7, #12
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr

0800661c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800661c:	b480      	push	{r7}
 800661e:	b083      	sub	sp, #12
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006624:	bf00      	nop
 8006626:	370c      	adds	r7, #12
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr

08006630 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006638:	bf00      	nop
 800663a:	370c      	adds	r7, #12
 800663c:	46bd      	mov	sp, r7
 800663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006642:	4770      	bx	lr

08006644 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006644:	b480      	push	{r7}
 8006646:	b083      	sub	sp, #12
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800664c:	bf00      	nop
 800664e:	370c      	adds	r7, #12
 8006650:	46bd      	mov	sp, r7
 8006652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006656:	4770      	bx	lr

08006658 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006660:	bf00      	nop
 8006662:	370c      	adds	r7, #12
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr

0800666c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800666c:	b480      	push	{r7}
 800666e:	b087      	sub	sp, #28
 8006670:	af00      	add	r7, sp, #0
 8006672:	60f8      	str	r0, [r7, #12]
 8006674:	60b9      	str	r1, [r7, #8]
 8006676:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	f003 031f 	and.w	r3, r3, #31
 800667e:	2204      	movs	r2, #4
 8006680:	fa02 f303 	lsl.w	r3, r2, r3
 8006684:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	6a1a      	ldr	r2, [r3, #32]
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	43db      	mvns	r3, r3
 800668e:	401a      	ands	r2, r3
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6a1a      	ldr	r2, [r3, #32]
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	f003 031f 	and.w	r3, r3, #31
 800669e:	6879      	ldr	r1, [r7, #4]
 80066a0:	fa01 f303 	lsl.w	r3, r1, r3
 80066a4:	431a      	orrs	r2, r3
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	621a      	str	r2, [r3, #32]
}
 80066aa:	bf00      	nop
 80066ac:	371c      	adds	r7, #28
 80066ae:	46bd      	mov	sp, r7
 80066b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b4:	4770      	bx	lr

080066b6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066b6:	b580      	push	{r7, lr}
 80066b8:	b082      	sub	sp, #8
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d101      	bne.n	80066c8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066c4:	2301      	movs	r3, #1
 80066c6:	e042      	b.n	800674e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d106      	bne.n	80066e0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f7fb fc3e 	bl	8001f5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2224      	movs	r2, #36	@ 0x24
 80066e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  __HAL_UART_DISABLE(huart);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f022 0201 	bic.w	r2, r2, #1
 80066f6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f000 fc51 	bl	8006fa0 <UART_SetConfig>
 80066fe:	4603      	mov	r3, r0
 8006700:	2b01      	cmp	r3, #1
 8006702:	d101      	bne.n	8006708 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	e022      	b.n	800674e <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800670c:	2b00      	cmp	r3, #0
 800670e:	d002      	beq.n	8006716 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f000 ff41 	bl	8007598 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	685a      	ldr	r2, [r3, #4]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006724:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	689a      	ldr	r2, [r3, #8]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006734:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f042 0201 	orr.w	r2, r2, #1
 8006744:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 ffc8 	bl	80076dc <UART_CheckIdleState>
 800674c:	4603      	mov	r3, r0
}
 800674e:	4618      	mov	r0, r3
 8006750:	3708      	adds	r7, #8
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}

08006756 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006756:	b580      	push	{r7, lr}
 8006758:	b08a      	sub	sp, #40	@ 0x28
 800675a:	af02      	add	r7, sp, #8
 800675c:	60f8      	str	r0, [r7, #12]
 800675e:	60b9      	str	r1, [r7, #8]
 8006760:	603b      	str	r3, [r7, #0]
 8006762:	4613      	mov	r3, r2
 8006764:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800676c:	2b20      	cmp	r3, #32
 800676e:	f040 8083 	bne.w	8006878 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d002      	beq.n	800677e <HAL_UART_Transmit+0x28>
 8006778:	88fb      	ldrh	r3, [r7, #6]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d101      	bne.n	8006782 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	e07b      	b.n	800687a <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006788:	2b01      	cmp	r3, #1
 800678a:	d101      	bne.n	8006790 <HAL_UART_Transmit+0x3a>
 800678c:	2302      	movs	r3, #2
 800678e:	e074      	b.n	800687a <HAL_UART_Transmit+0x124>
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2200      	movs	r2, #0
 800679c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2221      	movs	r2, #33	@ 0x21
 80067a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80067a8:	f7fb fe1a 	bl	80023e0 <HAL_GetTick>
 80067ac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	88fa      	ldrh	r2, [r7, #6]
 80067b2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	88fa      	ldrh	r2, [r7, #6]
 80067ba:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067c6:	d108      	bne.n	80067da <HAL_UART_Transmit+0x84>
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	691b      	ldr	r3, [r3, #16]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d104      	bne.n	80067da <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80067d0:	2300      	movs	r3, #0
 80067d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	61bb      	str	r3, [r7, #24]
 80067d8:	e003      	b.n	80067e2 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80067de:	2300      	movs	r3, #0
 80067e0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2200      	movs	r2, #0
 80067e6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    while (huart->TxXferCount > 0U)
 80067ea:	e02c      	b.n	8006846 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	9300      	str	r3, [sp, #0]
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	2200      	movs	r2, #0
 80067f4:	2180      	movs	r1, #128	@ 0x80
 80067f6:	68f8      	ldr	r0, [r7, #12]
 80067f8:	f000 ffbb 	bl	8007772 <UART_WaitOnFlagUntilTimeout>
 80067fc:	4603      	mov	r3, r0
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d001      	beq.n	8006806 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8006802:	2303      	movs	r3, #3
 8006804:	e039      	b.n	800687a <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8006806:	69fb      	ldr	r3, [r7, #28]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d10b      	bne.n	8006824 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800680c:	69bb      	ldr	r3, [r7, #24]
 800680e:	881b      	ldrh	r3, [r3, #0]
 8006810:	461a      	mov	r2, r3
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800681a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800681c:	69bb      	ldr	r3, [r7, #24]
 800681e:	3302      	adds	r3, #2
 8006820:	61bb      	str	r3, [r7, #24]
 8006822:	e007      	b.n	8006834 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006824:	69fb      	ldr	r3, [r7, #28]
 8006826:	781a      	ldrb	r2, [r3, #0]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800682e:	69fb      	ldr	r3, [r7, #28]
 8006830:	3301      	adds	r3, #1
 8006832:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800683a:	b29b      	uxth	r3, r3
 800683c:	3b01      	subs	r3, #1
 800683e:	b29a      	uxth	r2, r3
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800684c:	b29b      	uxth	r3, r3
 800684e:	2b00      	cmp	r3, #0
 8006850:	d1cc      	bne.n	80067ec <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	9300      	str	r3, [sp, #0]
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	2200      	movs	r2, #0
 800685a:	2140      	movs	r1, #64	@ 0x40
 800685c:	68f8      	ldr	r0, [r7, #12]
 800685e:	f000 ff88 	bl	8007772 <UART_WaitOnFlagUntilTimeout>
 8006862:	4603      	mov	r3, r0
 8006864:	2b00      	cmp	r3, #0
 8006866:	d001      	beq.n	800686c <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8006868:	2303      	movs	r3, #3
 800686a:	e006      	b.n	800687a <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2220      	movs	r2, #32
 8006870:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
 8006874:	2300      	movs	r3, #0
 8006876:	e000      	b.n	800687a <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8006878:	2302      	movs	r3, #2
  }
}
 800687a:	4618      	mov	r0, r3
 800687c:	3720      	adds	r7, #32
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
	...

08006884 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b08a      	sub	sp, #40	@ 0x28
 8006888:	af00      	add	r7, sp, #0
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	60b9      	str	r1, [r7, #8]
 800688e:	4613      	mov	r3, r2
 8006890:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006898:	2b20      	cmp	r3, #32
 800689a:	d142      	bne.n	8006922 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d002      	beq.n	80068a8 <HAL_UART_Receive_IT+0x24>
 80068a2:	88fb      	ldrh	r3, [r7, #6]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d101      	bne.n	80068ac <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80068a8:	2301      	movs	r3, #1
 80068aa:	e03b      	b.n	8006924 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d101      	bne.n	80068ba <HAL_UART_Receive_IT+0x36>
 80068b6:	2302      	movs	r3, #2
 80068b8:	e034      	b.n	8006924 <HAL_UART_Receive_IT+0xa0>
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2201      	movs	r2, #1
 80068be:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2200      	movs	r2, #0
 80068c6:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4a17      	ldr	r2, [pc, #92]	@ (800692c <HAL_UART_Receive_IT+0xa8>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d01f      	beq.n	8006912 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d018      	beq.n	8006912 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	e853 3f00 	ldrex	r3, [r3]
 80068ec:	613b      	str	r3, [r7, #16]
   return(result);
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80068f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	461a      	mov	r2, r3
 80068fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fe:	623b      	str	r3, [r7, #32]
 8006900:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006902:	69f9      	ldr	r1, [r7, #28]
 8006904:	6a3a      	ldr	r2, [r7, #32]
 8006906:	e841 2300 	strex	r3, r2, [r1]
 800690a:	61bb      	str	r3, [r7, #24]
   return(result);
 800690c:	69bb      	ldr	r3, [r7, #24]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d1e6      	bne.n	80068e0 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006912:	88fb      	ldrh	r3, [r7, #6]
 8006914:	461a      	mov	r2, r3
 8006916:	68b9      	ldr	r1, [r7, #8]
 8006918:	68f8      	ldr	r0, [r7, #12]
 800691a:	f000 fff3 	bl	8007904 <UART_Start_Receive_IT>
 800691e:	4603      	mov	r3, r0
 8006920:	e000      	b.n	8006924 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006922:	2302      	movs	r3, #2
  }
}
 8006924:	4618      	mov	r0, r3
 8006926:	3728      	adds	r7, #40	@ 0x28
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}
 800692c:	40008000 	.word	0x40008000

08006930 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b0ba      	sub	sp, #232	@ 0xe8
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	69db      	ldr	r3, [r3, #28]
 800693e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	689b      	ldr	r3, [r3, #8]
 8006952:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006956:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800695a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800695e:	4013      	ands	r3, r2
 8006960:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006964:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006968:	2b00      	cmp	r3, #0
 800696a:	d11b      	bne.n	80069a4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800696c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006970:	f003 0320 	and.w	r3, r3, #32
 8006974:	2b00      	cmp	r3, #0
 8006976:	d015      	beq.n	80069a4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800697c:	f003 0320 	and.w	r3, r3, #32
 8006980:	2b00      	cmp	r3, #0
 8006982:	d105      	bne.n	8006990 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006984:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006988:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d009      	beq.n	80069a4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006994:	2b00      	cmp	r3, #0
 8006996:	f000 82d6 	beq.w	8006f46 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	4798      	blx	r3
      }
      return;
 80069a2:	e2d0      	b.n	8006f46 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80069a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f000 811f 	beq.w	8006bec <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80069ae:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80069b2:	4b8b      	ldr	r3, [pc, #556]	@ (8006be0 <HAL_UART_IRQHandler+0x2b0>)
 80069b4:	4013      	ands	r3, r2
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d106      	bne.n	80069c8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80069ba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80069be:	4b89      	ldr	r3, [pc, #548]	@ (8006be4 <HAL_UART_IRQHandler+0x2b4>)
 80069c0:	4013      	ands	r3, r2
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	f000 8112 	beq.w	8006bec <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80069c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069cc:	f003 0301 	and.w	r3, r3, #1
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d011      	beq.n	80069f8 <HAL_UART_IRQHandler+0xc8>
 80069d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d00b      	beq.n	80069f8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2201      	movs	r2, #1
 80069e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80069ee:	f043 0201 	orr.w	r2, r3, #1
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80069f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069fc:	f003 0302 	and.w	r3, r3, #2
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d011      	beq.n	8006a28 <HAL_UART_IRQHandler+0xf8>
 8006a04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a08:	f003 0301 	and.w	r3, r3, #1
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d00b      	beq.n	8006a28 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	2202      	movs	r2, #2
 8006a16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a1e:	f043 0204 	orr.w	r2, r3, #4
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a2c:	f003 0304 	and.w	r3, r3, #4
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d011      	beq.n	8006a58 <HAL_UART_IRQHandler+0x128>
 8006a34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a38:	f003 0301 	and.w	r3, r3, #1
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d00b      	beq.n	8006a58 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	2204      	movs	r2, #4
 8006a46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a4e:	f043 0202 	orr.w	r2, r3, #2
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006a58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a5c:	f003 0308 	and.w	r3, r3, #8
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d017      	beq.n	8006a94 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006a64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a68:	f003 0320 	and.w	r3, r3, #32
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d105      	bne.n	8006a7c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006a70:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006a74:	4b5a      	ldr	r3, [pc, #360]	@ (8006be0 <HAL_UART_IRQHandler+0x2b0>)
 8006a76:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d00b      	beq.n	8006a94 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	2208      	movs	r2, #8
 8006a82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a8a:	f043 0208 	orr.w	r2, r3, #8
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006a94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d012      	beq.n	8006ac6 <HAL_UART_IRQHandler+0x196>
 8006aa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006aa4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d00c      	beq.n	8006ac6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006ab4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006abc:	f043 0220 	orr.w	r2, r3, #32
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	f000 823c 	beq.w	8006f4a <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006ad2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ad6:	f003 0320 	and.w	r3, r3, #32
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d013      	beq.n	8006b06 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006ade:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ae2:	f003 0320 	and.w	r3, r3, #32
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d105      	bne.n	8006af6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006aea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d007      	beq.n	8006b06 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d003      	beq.n	8006b06 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b0c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b1a:	2b40      	cmp	r3, #64	@ 0x40
 8006b1c:	d005      	beq.n	8006b2a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006b1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b22:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d04f      	beq.n	8006bca <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f001 f814 	bl	8007b58 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b3a:	2b40      	cmp	r3, #64	@ 0x40
 8006b3c:	d141      	bne.n	8006bc2 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	3308      	adds	r3, #8
 8006b44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b48:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006b4c:	e853 3f00 	ldrex	r3, [r3]
 8006b50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006b54:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	3308      	adds	r3, #8
 8006b66:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006b6a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006b6e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b72:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006b76:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006b7a:	e841 2300 	strex	r3, r2, [r1]
 8006b7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006b82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d1d9      	bne.n	8006b3e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d013      	beq.n	8006bba <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006b96:	4a14      	ldr	r2, [pc, #80]	@ (8006be8 <HAL_UART_IRQHandler+0x2b8>)
 8006b98:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f7fc fe6d 	bl	800387e <HAL_DMA_Abort_IT>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d017      	beq.n	8006bda <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bb0:	687a      	ldr	r2, [r7, #4]
 8006bb2:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 8006bb4:	4610      	mov	r0, r2
 8006bb6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bb8:	e00f      	b.n	8006bda <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f000 f9da 	bl	8006f74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bc0:	e00b      	b.n	8006bda <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006bc2:	6878      	ldr	r0, [r7, #4]
 8006bc4:	f000 f9d6 	bl	8006f74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bc8:	e007      	b.n	8006bda <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006bca:	6878      	ldr	r0, [r7, #4]
 8006bcc:	f000 f9d2 	bl	8006f74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      }
    }
    return;
 8006bd8:	e1b7      	b.n	8006f4a <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bda:	bf00      	nop
    return;
 8006bdc:	e1b5      	b.n	8006f4a <HAL_UART_IRQHandler+0x61a>
 8006bde:	bf00      	nop
 8006be0:	10000001 	.word	0x10000001
 8006be4:	04000120 	.word	0x04000120
 8006be8:	08007c25 	.word	0x08007c25

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bf0:	2b01      	cmp	r3, #1
 8006bf2:	f040 814a 	bne.w	8006e8a <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006bf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bfa:	f003 0310 	and.w	r3, r3, #16
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	f000 8143 	beq.w	8006e8a <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006c04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c08:	f003 0310 	and.w	r3, r3, #16
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	f000 813c 	beq.w	8006e8a <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2210      	movs	r2, #16
 8006c18:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	689b      	ldr	r3, [r3, #8]
 8006c20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c24:	2b40      	cmp	r3, #64	@ 0x40
 8006c26:	f040 80b5 	bne.w	8006d94 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006c36:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	f000 8187 	beq.w	8006f4e <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006c46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	f080 817f 	bcs.w	8006f4e <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006c56:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f003 0320 	and.w	r3, r3, #32
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	f040 8086 	bne.w	8006d78 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006c78:	e853 3f00 	ldrex	r3, [r3]
 8006c7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006c80:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006c84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c88:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	461a      	mov	r2, r3
 8006c92:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006c96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006c9a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c9e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006ca2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006ca6:	e841 2300 	strex	r3, r2, [r1]
 8006caa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006cae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d1da      	bne.n	8006c6c <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	3308      	adds	r3, #8
 8006cbc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cbe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006cc0:	e853 3f00 	ldrex	r3, [r3]
 8006cc4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006cc6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006cc8:	f023 0301 	bic.w	r3, r3, #1
 8006ccc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	3308      	adds	r3, #8
 8006cd6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006cda:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006cde:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006ce2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006ce6:	e841 2300 	strex	r3, r2, [r1]
 8006cea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006cec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d1e1      	bne.n	8006cb6 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	3308      	adds	r3, #8
 8006cf8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cfa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006cfc:	e853 3f00 	ldrex	r3, [r3]
 8006d00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006d02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	3308      	adds	r3, #8
 8006d12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006d16:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006d18:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d1a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006d1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006d1e:	e841 2300 	strex	r3, r2, [r1]
 8006d22:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006d24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d1e3      	bne.n	8006cf2 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2220      	movs	r2, #32
 8006d2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2200      	movs	r2, #0
 8006d36:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d40:	e853 3f00 	ldrex	r3, [r3]
 8006d44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006d46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d48:	f023 0310 	bic.w	r3, r3, #16
 8006d4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	461a      	mov	r2, r3
 8006d56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006d5a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d5c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d5e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006d60:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d62:	e841 2300 	strex	r3, r2, [r1]
 8006d66:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006d68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d1e4      	bne.n	8006d38 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006d72:	4618      	mov	r0, r3
 8006d74:	f7fc fd2a 	bl	80037cc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	1ad3      	subs	r3, r2, r3
 8006d88:	b29b      	uxth	r3, r3
 8006d8a:	4619      	mov	r1, r3
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	f000 f8fb 	bl	8006f88 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006d92:	e0dc      	b.n	8006f4e <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006da0:	b29b      	uxth	r3, r3
 8006da2:	1ad3      	subs	r3, r2, r3
 8006da4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	f000 80ce 	beq.w	8006f52 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8006db6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	f000 80c9 	beq.w	8006f52 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dc8:	e853 3f00 	ldrex	r3, [r3]
 8006dcc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006dce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dd0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006dd4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	461a      	mov	r2, r3
 8006dde:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006de2:	647b      	str	r3, [r7, #68]	@ 0x44
 8006de4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006de8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006dea:	e841 2300 	strex	r3, r2, [r1]
 8006dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006df0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d1e4      	bne.n	8006dc0 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	3308      	adds	r3, #8
 8006dfc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e00:	e853 3f00 	ldrex	r3, [r3]
 8006e04:	623b      	str	r3, [r7, #32]
   return(result);
 8006e06:	6a3b      	ldr	r3, [r7, #32]
 8006e08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e0c:	f023 0301 	bic.w	r3, r3, #1
 8006e10:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	3308      	adds	r3, #8
 8006e1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006e1e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e26:	e841 2300 	strex	r3, r2, [r1]
 8006e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d1e1      	bne.n	8006df6 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2220      	movs	r2, #32
 8006e36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	671a      	str	r2, [r3, #112]	@ 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	e853 3f00 	ldrex	r3, [r3]
 8006e52:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f023 0310 	bic.w	r3, r3, #16
 8006e5a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	461a      	mov	r2, r3
 8006e64:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006e68:	61fb      	str	r3, [r7, #28]
 8006e6a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e6c:	69b9      	ldr	r1, [r7, #24]
 8006e6e:	69fa      	ldr	r2, [r7, #28]
 8006e70:	e841 2300 	strex	r3, r2, [r1]
 8006e74:	617b      	str	r3, [r7, #20]
   return(result);
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d1e4      	bne.n	8006e46 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006e7c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006e80:	4619      	mov	r1, r3
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f000 f880 	bl	8006f88 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006e88:	e063      	b.n	8006f52 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006e8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d00e      	beq.n	8006eb4 <HAL_UART_IRQHandler+0x584>
 8006e96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d008      	beq.n	8006eb4 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006eaa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f001 fb57 	bl	8008560 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006eb2:	e051      	b.n	8006f58 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006eb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d014      	beq.n	8006eea <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006ec0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d105      	bne.n	8006ed8 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006ecc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ed0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d008      	beq.n	8006eea <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d03a      	beq.n	8006f56 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	4798      	blx	r3
    }
    return;
 8006ee8:	e035      	b.n	8006f56 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d009      	beq.n	8006f0a <HAL_UART_IRQHandler+0x5da>
 8006ef6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d003      	beq.n	8006f0a <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f000 fea4 	bl	8007c50 <UART_EndTransmit_IT>
    return;
 8006f08:	e026      	b.n	8006f58 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d009      	beq.n	8006f2a <HAL_UART_IRQHandler+0x5fa>
 8006f16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f1a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d003      	beq.n	8006f2a <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f001 fb30 	bl	8008588 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f28:	e016      	b.n	8006f58 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f2e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d010      	beq.n	8006f58 <HAL_UART_IRQHandler+0x628>
 8006f36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	da0c      	bge.n	8006f58 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f001 fb18 	bl	8008574 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006f44:	e008      	b.n	8006f58 <HAL_UART_IRQHandler+0x628>
      return;
 8006f46:	bf00      	nop
 8006f48:	e006      	b.n	8006f58 <HAL_UART_IRQHandler+0x628>
    return;
 8006f4a:	bf00      	nop
 8006f4c:	e004      	b.n	8006f58 <HAL_UART_IRQHandler+0x628>
      return;
 8006f4e:	bf00      	nop
 8006f50:	e002      	b.n	8006f58 <HAL_UART_IRQHandler+0x628>
      return;
 8006f52:	bf00      	nop
 8006f54:	e000      	b.n	8006f58 <HAL_UART_IRQHandler+0x628>
    return;
 8006f56:	bf00      	nop
  }
}
 8006f58:	37e8      	adds	r7, #232	@ 0xe8
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
 8006f5e:	bf00      	nop

08006f60 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f60:	b480      	push	{r7}
 8006f62:	b083      	sub	sp, #12
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006f68:	bf00      	nop
 8006f6a:	370c      	adds	r7, #12
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f72:	4770      	bx	lr

08006f74 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b083      	sub	sp, #12
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006f7c:	bf00      	nop
 8006f7e:	370c      	adds	r7, #12
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr

08006f88 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b083      	sub	sp, #12
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
 8006f90:	460b      	mov	r3, r1
 8006f92:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006f94:	bf00      	nop
 8006f96:	370c      	adds	r7, #12
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9e:	4770      	bx	lr

08006fa0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fa4:	b08c      	sub	sp, #48	@ 0x30
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006faa:	2300      	movs	r3, #0
 8006fac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	689a      	ldr	r2, [r3, #8]
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	691b      	ldr	r3, [r3, #16]
 8006fb8:	431a      	orrs	r2, r3
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	695b      	ldr	r3, [r3, #20]
 8006fbe:	431a      	orrs	r2, r3
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	69db      	ldr	r3, [r3, #28]
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681a      	ldr	r2, [r3, #0]
 8006fce:	4baa      	ldr	r3, [pc, #680]	@ (8007278 <UART_SetConfig+0x2d8>)
 8006fd0:	4013      	ands	r3, r2
 8006fd2:	697a      	ldr	r2, [r7, #20]
 8006fd4:	6812      	ldr	r2, [r2, #0]
 8006fd6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006fd8:	430b      	orrs	r3, r1
 8006fda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	68da      	ldr	r2, [r3, #12]
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	430a      	orrs	r2, r1
 8006ff0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	699b      	ldr	r3, [r3, #24]
 8006ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a9f      	ldr	r2, [pc, #636]	@ (800727c <UART_SetConfig+0x2dc>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d004      	beq.n	800700c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	6a1b      	ldr	r3, [r3, #32]
 8007006:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007008:	4313      	orrs	r3, r2
 800700a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007016:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800701a:	697a      	ldr	r2, [r7, #20]
 800701c:	6812      	ldr	r2, [r2, #0]
 800701e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007020:	430b      	orrs	r3, r1
 8007022:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800702a:	f023 010f 	bic.w	r1, r3, #15
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	430a      	orrs	r2, r1
 8007038:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a90      	ldr	r2, [pc, #576]	@ (8007280 <UART_SetConfig+0x2e0>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d125      	bne.n	8007090 <UART_SetConfig+0xf0>
 8007044:	4b8f      	ldr	r3, [pc, #572]	@ (8007284 <UART_SetConfig+0x2e4>)
 8007046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800704a:	f003 0303 	and.w	r3, r3, #3
 800704e:	2b03      	cmp	r3, #3
 8007050:	d81a      	bhi.n	8007088 <UART_SetConfig+0xe8>
 8007052:	a201      	add	r2, pc, #4	@ (adr r2, 8007058 <UART_SetConfig+0xb8>)
 8007054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007058:	08007069 	.word	0x08007069
 800705c:	08007079 	.word	0x08007079
 8007060:	08007071 	.word	0x08007071
 8007064:	08007081 	.word	0x08007081
 8007068:	2301      	movs	r3, #1
 800706a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800706e:	e116      	b.n	800729e <UART_SetConfig+0x2fe>
 8007070:	2302      	movs	r3, #2
 8007072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007076:	e112      	b.n	800729e <UART_SetConfig+0x2fe>
 8007078:	2304      	movs	r3, #4
 800707a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800707e:	e10e      	b.n	800729e <UART_SetConfig+0x2fe>
 8007080:	2308      	movs	r3, #8
 8007082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007086:	e10a      	b.n	800729e <UART_SetConfig+0x2fe>
 8007088:	2310      	movs	r3, #16
 800708a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800708e:	e106      	b.n	800729e <UART_SetConfig+0x2fe>
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a7c      	ldr	r2, [pc, #496]	@ (8007288 <UART_SetConfig+0x2e8>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d138      	bne.n	800710c <UART_SetConfig+0x16c>
 800709a:	4b7a      	ldr	r3, [pc, #488]	@ (8007284 <UART_SetConfig+0x2e4>)
 800709c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070a0:	f003 030c 	and.w	r3, r3, #12
 80070a4:	2b0c      	cmp	r3, #12
 80070a6:	d82d      	bhi.n	8007104 <UART_SetConfig+0x164>
 80070a8:	a201      	add	r2, pc, #4	@ (adr r2, 80070b0 <UART_SetConfig+0x110>)
 80070aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ae:	bf00      	nop
 80070b0:	080070e5 	.word	0x080070e5
 80070b4:	08007105 	.word	0x08007105
 80070b8:	08007105 	.word	0x08007105
 80070bc:	08007105 	.word	0x08007105
 80070c0:	080070f5 	.word	0x080070f5
 80070c4:	08007105 	.word	0x08007105
 80070c8:	08007105 	.word	0x08007105
 80070cc:	08007105 	.word	0x08007105
 80070d0:	080070ed 	.word	0x080070ed
 80070d4:	08007105 	.word	0x08007105
 80070d8:	08007105 	.word	0x08007105
 80070dc:	08007105 	.word	0x08007105
 80070e0:	080070fd 	.word	0x080070fd
 80070e4:	2300      	movs	r3, #0
 80070e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070ea:	e0d8      	b.n	800729e <UART_SetConfig+0x2fe>
 80070ec:	2302      	movs	r3, #2
 80070ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070f2:	e0d4      	b.n	800729e <UART_SetConfig+0x2fe>
 80070f4:	2304      	movs	r3, #4
 80070f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070fa:	e0d0      	b.n	800729e <UART_SetConfig+0x2fe>
 80070fc:	2308      	movs	r3, #8
 80070fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007102:	e0cc      	b.n	800729e <UART_SetConfig+0x2fe>
 8007104:	2310      	movs	r3, #16
 8007106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800710a:	e0c8      	b.n	800729e <UART_SetConfig+0x2fe>
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a5e      	ldr	r2, [pc, #376]	@ (800728c <UART_SetConfig+0x2ec>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d125      	bne.n	8007162 <UART_SetConfig+0x1c2>
 8007116:	4b5b      	ldr	r3, [pc, #364]	@ (8007284 <UART_SetConfig+0x2e4>)
 8007118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800711c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007120:	2b30      	cmp	r3, #48	@ 0x30
 8007122:	d016      	beq.n	8007152 <UART_SetConfig+0x1b2>
 8007124:	2b30      	cmp	r3, #48	@ 0x30
 8007126:	d818      	bhi.n	800715a <UART_SetConfig+0x1ba>
 8007128:	2b20      	cmp	r3, #32
 800712a:	d00a      	beq.n	8007142 <UART_SetConfig+0x1a2>
 800712c:	2b20      	cmp	r3, #32
 800712e:	d814      	bhi.n	800715a <UART_SetConfig+0x1ba>
 8007130:	2b00      	cmp	r3, #0
 8007132:	d002      	beq.n	800713a <UART_SetConfig+0x19a>
 8007134:	2b10      	cmp	r3, #16
 8007136:	d008      	beq.n	800714a <UART_SetConfig+0x1aa>
 8007138:	e00f      	b.n	800715a <UART_SetConfig+0x1ba>
 800713a:	2300      	movs	r3, #0
 800713c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007140:	e0ad      	b.n	800729e <UART_SetConfig+0x2fe>
 8007142:	2302      	movs	r3, #2
 8007144:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007148:	e0a9      	b.n	800729e <UART_SetConfig+0x2fe>
 800714a:	2304      	movs	r3, #4
 800714c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007150:	e0a5      	b.n	800729e <UART_SetConfig+0x2fe>
 8007152:	2308      	movs	r3, #8
 8007154:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007158:	e0a1      	b.n	800729e <UART_SetConfig+0x2fe>
 800715a:	2310      	movs	r3, #16
 800715c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007160:	e09d      	b.n	800729e <UART_SetConfig+0x2fe>
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a4a      	ldr	r2, [pc, #296]	@ (8007290 <UART_SetConfig+0x2f0>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d125      	bne.n	80071b8 <UART_SetConfig+0x218>
 800716c:	4b45      	ldr	r3, [pc, #276]	@ (8007284 <UART_SetConfig+0x2e4>)
 800716e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007172:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007176:	2bc0      	cmp	r3, #192	@ 0xc0
 8007178:	d016      	beq.n	80071a8 <UART_SetConfig+0x208>
 800717a:	2bc0      	cmp	r3, #192	@ 0xc0
 800717c:	d818      	bhi.n	80071b0 <UART_SetConfig+0x210>
 800717e:	2b80      	cmp	r3, #128	@ 0x80
 8007180:	d00a      	beq.n	8007198 <UART_SetConfig+0x1f8>
 8007182:	2b80      	cmp	r3, #128	@ 0x80
 8007184:	d814      	bhi.n	80071b0 <UART_SetConfig+0x210>
 8007186:	2b00      	cmp	r3, #0
 8007188:	d002      	beq.n	8007190 <UART_SetConfig+0x1f0>
 800718a:	2b40      	cmp	r3, #64	@ 0x40
 800718c:	d008      	beq.n	80071a0 <UART_SetConfig+0x200>
 800718e:	e00f      	b.n	80071b0 <UART_SetConfig+0x210>
 8007190:	2300      	movs	r3, #0
 8007192:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007196:	e082      	b.n	800729e <UART_SetConfig+0x2fe>
 8007198:	2302      	movs	r3, #2
 800719a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800719e:	e07e      	b.n	800729e <UART_SetConfig+0x2fe>
 80071a0:	2304      	movs	r3, #4
 80071a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071a6:	e07a      	b.n	800729e <UART_SetConfig+0x2fe>
 80071a8:	2308      	movs	r3, #8
 80071aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071ae:	e076      	b.n	800729e <UART_SetConfig+0x2fe>
 80071b0:	2310      	movs	r3, #16
 80071b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071b6:	e072      	b.n	800729e <UART_SetConfig+0x2fe>
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a35      	ldr	r2, [pc, #212]	@ (8007294 <UART_SetConfig+0x2f4>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d12a      	bne.n	8007218 <UART_SetConfig+0x278>
 80071c2:	4b30      	ldr	r3, [pc, #192]	@ (8007284 <UART_SetConfig+0x2e4>)
 80071c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80071d0:	d01a      	beq.n	8007208 <UART_SetConfig+0x268>
 80071d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80071d6:	d81b      	bhi.n	8007210 <UART_SetConfig+0x270>
 80071d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071dc:	d00c      	beq.n	80071f8 <UART_SetConfig+0x258>
 80071de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80071e2:	d815      	bhi.n	8007210 <UART_SetConfig+0x270>
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d003      	beq.n	80071f0 <UART_SetConfig+0x250>
 80071e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071ec:	d008      	beq.n	8007200 <UART_SetConfig+0x260>
 80071ee:	e00f      	b.n	8007210 <UART_SetConfig+0x270>
 80071f0:	2300      	movs	r3, #0
 80071f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071f6:	e052      	b.n	800729e <UART_SetConfig+0x2fe>
 80071f8:	2302      	movs	r3, #2
 80071fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071fe:	e04e      	b.n	800729e <UART_SetConfig+0x2fe>
 8007200:	2304      	movs	r3, #4
 8007202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007206:	e04a      	b.n	800729e <UART_SetConfig+0x2fe>
 8007208:	2308      	movs	r3, #8
 800720a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800720e:	e046      	b.n	800729e <UART_SetConfig+0x2fe>
 8007210:	2310      	movs	r3, #16
 8007212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007216:	e042      	b.n	800729e <UART_SetConfig+0x2fe>
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a17      	ldr	r2, [pc, #92]	@ (800727c <UART_SetConfig+0x2dc>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d13a      	bne.n	8007298 <UART_SetConfig+0x2f8>
 8007222:	4b18      	ldr	r3, [pc, #96]	@ (8007284 <UART_SetConfig+0x2e4>)
 8007224:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007228:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800722c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007230:	d01a      	beq.n	8007268 <UART_SetConfig+0x2c8>
 8007232:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007236:	d81b      	bhi.n	8007270 <UART_SetConfig+0x2d0>
 8007238:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800723c:	d00c      	beq.n	8007258 <UART_SetConfig+0x2b8>
 800723e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007242:	d815      	bhi.n	8007270 <UART_SetConfig+0x2d0>
 8007244:	2b00      	cmp	r3, #0
 8007246:	d003      	beq.n	8007250 <UART_SetConfig+0x2b0>
 8007248:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800724c:	d008      	beq.n	8007260 <UART_SetConfig+0x2c0>
 800724e:	e00f      	b.n	8007270 <UART_SetConfig+0x2d0>
 8007250:	2300      	movs	r3, #0
 8007252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007256:	e022      	b.n	800729e <UART_SetConfig+0x2fe>
 8007258:	2302      	movs	r3, #2
 800725a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800725e:	e01e      	b.n	800729e <UART_SetConfig+0x2fe>
 8007260:	2304      	movs	r3, #4
 8007262:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007266:	e01a      	b.n	800729e <UART_SetConfig+0x2fe>
 8007268:	2308      	movs	r3, #8
 800726a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800726e:	e016      	b.n	800729e <UART_SetConfig+0x2fe>
 8007270:	2310      	movs	r3, #16
 8007272:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007276:	e012      	b.n	800729e <UART_SetConfig+0x2fe>
 8007278:	cfff69f3 	.word	0xcfff69f3
 800727c:	40008000 	.word	0x40008000
 8007280:	40013800 	.word	0x40013800
 8007284:	40021000 	.word	0x40021000
 8007288:	40004400 	.word	0x40004400
 800728c:	40004800 	.word	0x40004800
 8007290:	40004c00 	.word	0x40004c00
 8007294:	40005000 	.word	0x40005000
 8007298:	2310      	movs	r3, #16
 800729a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4aae      	ldr	r2, [pc, #696]	@ (800755c <UART_SetConfig+0x5bc>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	f040 8097 	bne.w	80073d8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80072aa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80072ae:	2b08      	cmp	r3, #8
 80072b0:	d823      	bhi.n	80072fa <UART_SetConfig+0x35a>
 80072b2:	a201      	add	r2, pc, #4	@ (adr r2, 80072b8 <UART_SetConfig+0x318>)
 80072b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072b8:	080072dd 	.word	0x080072dd
 80072bc:	080072fb 	.word	0x080072fb
 80072c0:	080072e5 	.word	0x080072e5
 80072c4:	080072fb 	.word	0x080072fb
 80072c8:	080072eb 	.word	0x080072eb
 80072cc:	080072fb 	.word	0x080072fb
 80072d0:	080072fb 	.word	0x080072fb
 80072d4:	080072fb 	.word	0x080072fb
 80072d8:	080072f3 	.word	0x080072f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072dc:	f7fd fa6a 	bl	80047b4 <HAL_RCC_GetPCLK1Freq>
 80072e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80072e2:	e010      	b.n	8007306 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072e4:	4b9e      	ldr	r3, [pc, #632]	@ (8007560 <UART_SetConfig+0x5c0>)
 80072e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80072e8:	e00d      	b.n	8007306 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072ea:	f7fd f9f5 	bl	80046d8 <HAL_RCC_GetSysClockFreq>
 80072ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80072f0:	e009      	b.n	8007306 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80072f8:	e005      	b.n	8007306 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80072fa:	2300      	movs	r3, #0
 80072fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007304:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007308:	2b00      	cmp	r3, #0
 800730a:	f000 8130 	beq.w	800756e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007312:	4a94      	ldr	r2, [pc, #592]	@ (8007564 <UART_SetConfig+0x5c4>)
 8007314:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007318:	461a      	mov	r2, r3
 800731a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800731c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007320:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	685a      	ldr	r2, [r3, #4]
 8007326:	4613      	mov	r3, r2
 8007328:	005b      	lsls	r3, r3, #1
 800732a:	4413      	add	r3, r2
 800732c:	69ba      	ldr	r2, [r7, #24]
 800732e:	429a      	cmp	r2, r3
 8007330:	d305      	bcc.n	800733e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007338:	69ba      	ldr	r2, [r7, #24]
 800733a:	429a      	cmp	r2, r3
 800733c:	d903      	bls.n	8007346 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007344:	e113      	b.n	800756e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007348:	2200      	movs	r2, #0
 800734a:	60bb      	str	r3, [r7, #8]
 800734c:	60fa      	str	r2, [r7, #12]
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007352:	4a84      	ldr	r2, [pc, #528]	@ (8007564 <UART_SetConfig+0x5c4>)
 8007354:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007358:	b29b      	uxth	r3, r3
 800735a:	2200      	movs	r2, #0
 800735c:	603b      	str	r3, [r7, #0]
 800735e:	607a      	str	r2, [r7, #4]
 8007360:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007364:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007368:	f7f9 fc60 	bl	8000c2c <__aeabi_uldivmod>
 800736c:	4602      	mov	r2, r0
 800736e:	460b      	mov	r3, r1
 8007370:	4610      	mov	r0, r2
 8007372:	4619      	mov	r1, r3
 8007374:	f04f 0200 	mov.w	r2, #0
 8007378:	f04f 0300 	mov.w	r3, #0
 800737c:	020b      	lsls	r3, r1, #8
 800737e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007382:	0202      	lsls	r2, r0, #8
 8007384:	6979      	ldr	r1, [r7, #20]
 8007386:	6849      	ldr	r1, [r1, #4]
 8007388:	0849      	lsrs	r1, r1, #1
 800738a:	2000      	movs	r0, #0
 800738c:	460c      	mov	r4, r1
 800738e:	4605      	mov	r5, r0
 8007390:	eb12 0804 	adds.w	r8, r2, r4
 8007394:	eb43 0905 	adc.w	r9, r3, r5
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	2200      	movs	r2, #0
 800739e:	469a      	mov	sl, r3
 80073a0:	4693      	mov	fp, r2
 80073a2:	4652      	mov	r2, sl
 80073a4:	465b      	mov	r3, fp
 80073a6:	4640      	mov	r0, r8
 80073a8:	4649      	mov	r1, r9
 80073aa:	f7f9 fc3f 	bl	8000c2c <__aeabi_uldivmod>
 80073ae:	4602      	mov	r2, r0
 80073b0:	460b      	mov	r3, r1
 80073b2:	4613      	mov	r3, r2
 80073b4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80073b6:	6a3b      	ldr	r3, [r7, #32]
 80073b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80073bc:	d308      	bcc.n	80073d0 <UART_SetConfig+0x430>
 80073be:	6a3b      	ldr	r3, [r7, #32]
 80073c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80073c4:	d204      	bcs.n	80073d0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	6a3a      	ldr	r2, [r7, #32]
 80073cc:	60da      	str	r2, [r3, #12]
 80073ce:	e0ce      	b.n	800756e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80073d6:	e0ca      	b.n	800756e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	69db      	ldr	r3, [r3, #28]
 80073dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073e0:	d166      	bne.n	80074b0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80073e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80073e6:	2b08      	cmp	r3, #8
 80073e8:	d827      	bhi.n	800743a <UART_SetConfig+0x49a>
 80073ea:	a201      	add	r2, pc, #4	@ (adr r2, 80073f0 <UART_SetConfig+0x450>)
 80073ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073f0:	08007415 	.word	0x08007415
 80073f4:	0800741d 	.word	0x0800741d
 80073f8:	08007425 	.word	0x08007425
 80073fc:	0800743b 	.word	0x0800743b
 8007400:	0800742b 	.word	0x0800742b
 8007404:	0800743b 	.word	0x0800743b
 8007408:	0800743b 	.word	0x0800743b
 800740c:	0800743b 	.word	0x0800743b
 8007410:	08007433 	.word	0x08007433
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007414:	f7fd f9ce 	bl	80047b4 <HAL_RCC_GetPCLK1Freq>
 8007418:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800741a:	e014      	b.n	8007446 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800741c:	f7fd f9e0 	bl	80047e0 <HAL_RCC_GetPCLK2Freq>
 8007420:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007422:	e010      	b.n	8007446 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007424:	4b4e      	ldr	r3, [pc, #312]	@ (8007560 <UART_SetConfig+0x5c0>)
 8007426:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007428:	e00d      	b.n	8007446 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800742a:	f7fd f955 	bl	80046d8 <HAL_RCC_GetSysClockFreq>
 800742e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007430:	e009      	b.n	8007446 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007432:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007436:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007438:	e005      	b.n	8007446 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800743a:	2300      	movs	r3, #0
 800743c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007444:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007448:	2b00      	cmp	r3, #0
 800744a:	f000 8090 	beq.w	800756e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800744e:	697b      	ldr	r3, [r7, #20]
 8007450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007452:	4a44      	ldr	r2, [pc, #272]	@ (8007564 <UART_SetConfig+0x5c4>)
 8007454:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007458:	461a      	mov	r2, r3
 800745a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800745c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007460:	005a      	lsls	r2, r3, #1
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	085b      	lsrs	r3, r3, #1
 8007468:	441a      	add	r2, r3
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007472:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007474:	6a3b      	ldr	r3, [r7, #32]
 8007476:	2b0f      	cmp	r3, #15
 8007478:	d916      	bls.n	80074a8 <UART_SetConfig+0x508>
 800747a:	6a3b      	ldr	r3, [r7, #32]
 800747c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007480:	d212      	bcs.n	80074a8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007482:	6a3b      	ldr	r3, [r7, #32]
 8007484:	b29b      	uxth	r3, r3
 8007486:	f023 030f 	bic.w	r3, r3, #15
 800748a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800748c:	6a3b      	ldr	r3, [r7, #32]
 800748e:	085b      	lsrs	r3, r3, #1
 8007490:	b29b      	uxth	r3, r3
 8007492:	f003 0307 	and.w	r3, r3, #7
 8007496:	b29a      	uxth	r2, r3
 8007498:	8bfb      	ldrh	r3, [r7, #30]
 800749a:	4313      	orrs	r3, r2
 800749c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	8bfa      	ldrh	r2, [r7, #30]
 80074a4:	60da      	str	r2, [r3, #12]
 80074a6:	e062      	b.n	800756e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80074a8:	2301      	movs	r3, #1
 80074aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80074ae:	e05e      	b.n	800756e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80074b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80074b4:	2b08      	cmp	r3, #8
 80074b6:	d828      	bhi.n	800750a <UART_SetConfig+0x56a>
 80074b8:	a201      	add	r2, pc, #4	@ (adr r2, 80074c0 <UART_SetConfig+0x520>)
 80074ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074be:	bf00      	nop
 80074c0:	080074e5 	.word	0x080074e5
 80074c4:	080074ed 	.word	0x080074ed
 80074c8:	080074f5 	.word	0x080074f5
 80074cc:	0800750b 	.word	0x0800750b
 80074d0:	080074fb 	.word	0x080074fb
 80074d4:	0800750b 	.word	0x0800750b
 80074d8:	0800750b 	.word	0x0800750b
 80074dc:	0800750b 	.word	0x0800750b
 80074e0:	08007503 	.word	0x08007503
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074e4:	f7fd f966 	bl	80047b4 <HAL_RCC_GetPCLK1Freq>
 80074e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80074ea:	e014      	b.n	8007516 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80074ec:	f7fd f978 	bl	80047e0 <HAL_RCC_GetPCLK2Freq>
 80074f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80074f2:	e010      	b.n	8007516 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80074f4:	4b1a      	ldr	r3, [pc, #104]	@ (8007560 <UART_SetConfig+0x5c0>)
 80074f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80074f8:	e00d      	b.n	8007516 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074fa:	f7fd f8ed 	bl	80046d8 <HAL_RCC_GetSysClockFreq>
 80074fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007500:	e009      	b.n	8007516 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007502:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007506:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007508:	e005      	b.n	8007516 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800750a:	2300      	movs	r3, #0
 800750c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007514:	bf00      	nop
    }

    if (pclk != 0U)
 8007516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007518:	2b00      	cmp	r3, #0
 800751a:	d028      	beq.n	800756e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007520:	4a10      	ldr	r2, [pc, #64]	@ (8007564 <UART_SetConfig+0x5c4>)
 8007522:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007526:	461a      	mov	r2, r3
 8007528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800752a:	fbb3 f2f2 	udiv	r2, r3, r2
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	085b      	lsrs	r3, r3, #1
 8007534:	441a      	add	r2, r3
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	fbb2 f3f3 	udiv	r3, r2, r3
 800753e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007540:	6a3b      	ldr	r3, [r7, #32]
 8007542:	2b0f      	cmp	r3, #15
 8007544:	d910      	bls.n	8007568 <UART_SetConfig+0x5c8>
 8007546:	6a3b      	ldr	r3, [r7, #32]
 8007548:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800754c:	d20c      	bcs.n	8007568 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800754e:	6a3b      	ldr	r3, [r7, #32]
 8007550:	b29a      	uxth	r2, r3
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	60da      	str	r2, [r3, #12]
 8007558:	e009      	b.n	800756e <UART_SetConfig+0x5ce>
 800755a:	bf00      	nop
 800755c:	40008000 	.word	0x40008000
 8007560:	00f42400 	.word	0x00f42400
 8007564:	0800b4ac 	.word	0x0800b4ac
      }
      else
      {
        ret = HAL_ERROR;
 8007568:	2301      	movs	r3, #1
 800756a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	2201      	movs	r2, #1
 8007572:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	2201      	movs	r2, #1
 800757a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	2200      	movs	r2, #0
 8007582:	671a      	str	r2, [r3, #112]	@ 0x70
  huart->TxISR = NULL;
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	2200      	movs	r2, #0
 8007588:	675a      	str	r2, [r3, #116]	@ 0x74

  return ret;
 800758a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800758e:	4618      	mov	r0, r3
 8007590:	3730      	adds	r7, #48	@ 0x30
 8007592:	46bd      	mov	sp, r7
 8007594:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007598 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007598:	b480      	push	{r7}
 800759a:	b083      	sub	sp, #12
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075a4:	f003 0301 	and.w	r3, r3, #1
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d00a      	beq.n	80075c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	430a      	orrs	r2, r1
 80075c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075c6:	f003 0302 	and.w	r3, r3, #2
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d00a      	beq.n	80075e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	430a      	orrs	r2, r1
 80075e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075e8:	f003 0304 	and.w	r3, r3, #4
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d00a      	beq.n	8007606 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	430a      	orrs	r2, r1
 8007604:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800760a:	f003 0308 	and.w	r3, r3, #8
 800760e:	2b00      	cmp	r3, #0
 8007610:	d00a      	beq.n	8007628 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	430a      	orrs	r2, r1
 8007626:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800762c:	f003 0310 	and.w	r3, r3, #16
 8007630:	2b00      	cmp	r3, #0
 8007632:	d00a      	beq.n	800764a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	689b      	ldr	r3, [r3, #8]
 800763a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	430a      	orrs	r2, r1
 8007648:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800764e:	f003 0320 	and.w	r3, r3, #32
 8007652:	2b00      	cmp	r3, #0
 8007654:	d00a      	beq.n	800766c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	689b      	ldr	r3, [r3, #8]
 800765c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	430a      	orrs	r2, r1
 800766a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007674:	2b00      	cmp	r3, #0
 8007676:	d01a      	beq.n	80076ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	685b      	ldr	r3, [r3, #4]
 800767e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	430a      	orrs	r2, r1
 800768c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007692:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007696:	d10a      	bne.n	80076ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	430a      	orrs	r2, r1
 80076ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d00a      	beq.n	80076d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	430a      	orrs	r2, r1
 80076ce:	605a      	str	r2, [r3, #4]
  }
}
 80076d0:	bf00      	nop
 80076d2:	370c      	adds	r7, #12
 80076d4:	46bd      	mov	sp, r7
 80076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076da:	4770      	bx	lr

080076dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b086      	sub	sp, #24
 80076e0:	af02      	add	r7, sp, #8
 80076e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2200      	movs	r2, #0
 80076e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80076ec:	f7fa fe78 	bl	80023e0 <HAL_GetTick>
 80076f0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f003 0308 	and.w	r3, r3, #8
 80076fc:	2b08      	cmp	r3, #8
 80076fe:	d10e      	bne.n	800771e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007700:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007704:	9300      	str	r3, [sp, #0]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2200      	movs	r2, #0
 800770a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f000 f82f 	bl	8007772 <UART_WaitOnFlagUntilTimeout>
 8007714:	4603      	mov	r3, r0
 8007716:	2b00      	cmp	r3, #0
 8007718:	d001      	beq.n	800771e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800771a:	2303      	movs	r3, #3
 800771c:	e025      	b.n	800776a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f003 0304 	and.w	r3, r3, #4
 8007728:	2b04      	cmp	r3, #4
 800772a:	d10e      	bne.n	800774a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800772c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007730:	9300      	str	r3, [sp, #0]
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	2200      	movs	r2, #0
 8007736:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 f819 	bl	8007772 <UART_WaitOnFlagUntilTimeout>
 8007740:	4603      	mov	r3, r0
 8007742:	2b00      	cmp	r3, #0
 8007744:	d001      	beq.n	800774a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007746:	2303      	movs	r3, #3
 8007748:	e00f      	b.n	800776a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2220      	movs	r2, #32
 800774e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2220      	movs	r2, #32
 8007756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2200      	movs	r2, #0
 800775e:	66da      	str	r2, [r3, #108]	@ 0x6c

  __HAL_UNLOCK(huart);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2200      	movs	r2, #0
 8007764:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8007768:	2300      	movs	r3, #0
}
 800776a:	4618      	mov	r0, r3
 800776c:	3710      	adds	r7, #16
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}

08007772 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007772:	b580      	push	{r7, lr}
 8007774:	b09c      	sub	sp, #112	@ 0x70
 8007776:	af00      	add	r7, sp, #0
 8007778:	60f8      	str	r0, [r7, #12]
 800777a:	60b9      	str	r1, [r7, #8]
 800777c:	603b      	str	r3, [r7, #0]
 800777e:	4613      	mov	r3, r2
 8007780:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007782:	e0a9      	b.n	80078d8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007784:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007786:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800778a:	f000 80a5 	beq.w	80078d8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800778e:	f7fa fe27 	bl	80023e0 <HAL_GetTick>
 8007792:	4602      	mov	r2, r0
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	1ad3      	subs	r3, r2, r3
 8007798:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800779a:	429a      	cmp	r2, r3
 800779c:	d302      	bcc.n	80077a4 <UART_WaitOnFlagUntilTimeout+0x32>
 800779e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d140      	bne.n	8007826 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077ac:	e853 3f00 	ldrex	r3, [r3]
 80077b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80077b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077b4:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80077b8:	667b      	str	r3, [r7, #100]	@ 0x64
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	461a      	mov	r2, r3
 80077c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80077c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80077c4:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80077c8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80077ca:	e841 2300 	strex	r3, r2, [r1]
 80077ce:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80077d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d1e6      	bne.n	80077a4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	3308      	adds	r3, #8
 80077dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077e0:	e853 3f00 	ldrex	r3, [r3]
 80077e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80077e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077e8:	f023 0301 	bic.w	r3, r3, #1
 80077ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	3308      	adds	r3, #8
 80077f4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80077f6:	64ba      	str	r2, [r7, #72]	@ 0x48
 80077f8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077fa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80077fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80077fe:	e841 2300 	strex	r3, r2, [r1]
 8007802:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007804:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007806:	2b00      	cmp	r3, #0
 8007808:	d1e5      	bne.n	80077d6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2220      	movs	r2, #32
 800780e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2220      	movs	r2, #32
 8007816:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        __HAL_UNLOCK(huart);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2200      	movs	r2, #0
 800781e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8007822:	2303      	movs	r3, #3
 8007824:	e069      	b.n	80078fa <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f003 0304 	and.w	r3, r3, #4
 8007830:	2b00      	cmp	r3, #0
 8007832:	d051      	beq.n	80078d8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	69db      	ldr	r3, [r3, #28]
 800783a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800783e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007842:	d149      	bne.n	80078d8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800784c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007856:	e853 3f00 	ldrex	r3, [r3]
 800785a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800785c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800785e:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8007862:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	461a      	mov	r2, r3
 800786a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800786c:	637b      	str	r3, [r7, #52]	@ 0x34
 800786e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007870:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007872:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007874:	e841 2300 	strex	r3, r2, [r1]
 8007878:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800787a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800787c:	2b00      	cmp	r3, #0
 800787e:	d1e6      	bne.n	800784e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	3308      	adds	r3, #8
 8007886:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	e853 3f00 	ldrex	r3, [r3]
 800788e:	613b      	str	r3, [r7, #16]
   return(result);
 8007890:	693b      	ldr	r3, [r7, #16]
 8007892:	f023 0301 	bic.w	r3, r3, #1
 8007896:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	3308      	adds	r3, #8
 800789e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80078a0:	623a      	str	r2, [r7, #32]
 80078a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a4:	69f9      	ldr	r1, [r7, #28]
 80078a6:	6a3a      	ldr	r2, [r7, #32]
 80078a8:	e841 2300 	strex	r3, r2, [r1]
 80078ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80078ae:	69bb      	ldr	r3, [r7, #24]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d1e5      	bne.n	8007880 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2220      	movs	r2, #32
 80078b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2220      	movs	r2, #32
 80078c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2220      	movs	r2, #32
 80078c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2200      	movs	r2, #0
 80078d0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80078d4:	2303      	movs	r3, #3
 80078d6:	e010      	b.n	80078fa <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	69da      	ldr	r2, [r3, #28]
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	4013      	ands	r3, r2
 80078e2:	68ba      	ldr	r2, [r7, #8]
 80078e4:	429a      	cmp	r2, r3
 80078e6:	bf0c      	ite	eq
 80078e8:	2301      	moveq	r3, #1
 80078ea:	2300      	movne	r3, #0
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	461a      	mov	r2, r3
 80078f0:	79fb      	ldrb	r3, [r7, #7]
 80078f2:	429a      	cmp	r2, r3
 80078f4:	f43f af46 	beq.w	8007784 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80078f8:	2300      	movs	r3, #0
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3770      	adds	r7, #112	@ 0x70
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}
	...

08007904 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007904:	b480      	push	{r7}
 8007906:	b0a3      	sub	sp, #140	@ 0x8c
 8007908:	af00      	add	r7, sp, #0
 800790a:	60f8      	str	r0, [r7, #12]
 800790c:	60b9      	str	r1, [r7, #8]
 800790e:	4613      	mov	r3, r2
 8007910:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	68ba      	ldr	r2, [r7, #8]
 8007916:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	88fa      	ldrh	r2, [r7, #6]
 800791c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	88fa      	ldrh	r2, [r7, #6]
 8007924:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2200      	movs	r2, #0
 800792c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	689b      	ldr	r3, [r3, #8]
 8007932:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007936:	d10e      	bne.n	8007956 <UART_Start_Receive_IT+0x52>
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	691b      	ldr	r3, [r3, #16]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d105      	bne.n	800794c <UART_Start_Receive_IT+0x48>
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007946:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800794a:	e02d      	b.n	80079a8 <UART_Start_Receive_IT+0xa4>
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	22ff      	movs	r2, #255	@ 0xff
 8007950:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007954:	e028      	b.n	80079a8 <UART_Start_Receive_IT+0xa4>
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d10d      	bne.n	800797a <UART_Start_Receive_IT+0x76>
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	691b      	ldr	r3, [r3, #16]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d104      	bne.n	8007970 <UART_Start_Receive_IT+0x6c>
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	22ff      	movs	r2, #255	@ 0xff
 800796a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800796e:	e01b      	b.n	80079a8 <UART_Start_Receive_IT+0xa4>
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	227f      	movs	r2, #127	@ 0x7f
 8007974:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007978:	e016      	b.n	80079a8 <UART_Start_Receive_IT+0xa4>
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007982:	d10d      	bne.n	80079a0 <UART_Start_Receive_IT+0x9c>
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	691b      	ldr	r3, [r3, #16]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d104      	bne.n	8007996 <UART_Start_Receive_IT+0x92>
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	227f      	movs	r2, #127	@ 0x7f
 8007990:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007994:	e008      	b.n	80079a8 <UART_Start_Receive_IT+0xa4>
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	223f      	movs	r2, #63	@ 0x3f
 800799a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800799e:	e003      	b.n	80079a8 <UART_Start_Receive_IT+0xa4>
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	2200      	movs	r2, #0
 80079ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2222      	movs	r2, #34	@ 0x22
 80079b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	3308      	adds	r3, #8
 80079be:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80079c2:	e853 3f00 	ldrex	r3, [r3]
 80079c6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80079c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80079ca:	f043 0301 	orr.w	r3, r3, #1
 80079ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	3308      	adds	r3, #8
 80079d8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80079dc:	673a      	str	r2, [r7, #112]	@ 0x70
 80079de:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80079e2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80079e4:	e841 2300 	strex	r3, r2, [r1]
 80079e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80079ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d1e3      	bne.n	80079b8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80079f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80079f8:	d153      	bne.n	8007aa2 <UART_Start_Receive_IT+0x19e>
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007a00:	88fa      	ldrh	r2, [r7, #6]
 8007a02:	429a      	cmp	r2, r3
 8007a04:	d34d      	bcc.n	8007aa2 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	689b      	ldr	r3, [r3, #8]
 8007a0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a0e:	d107      	bne.n	8007a20 <UART_Start_Receive_IT+0x11c>
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	691b      	ldr	r3, [r3, #16]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d103      	bne.n	8007a20 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	4a4b      	ldr	r2, [pc, #300]	@ (8007b48 <UART_Start_Receive_IT+0x244>)
 8007a1c:	671a      	str	r2, [r3, #112]	@ 0x70
 8007a1e:	e002      	b.n	8007a26 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	4a4a      	ldr	r2, [pc, #296]	@ (8007b4c <UART_Start_Receive_IT+0x248>)
 8007a24:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	691b      	ldr	r3, [r3, #16]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d01a      	beq.n	8007a6c <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a3e:	e853 3f00 	ldrex	r3, [r3]
 8007a42:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007a44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a4a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	461a      	mov	r2, r3
 8007a54:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007a58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a5a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007a5e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007a60:	e841 2300 	strex	r3, r2, [r1]
 8007a64:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007a66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d1e4      	bne.n	8007a36 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	3308      	adds	r3, #8
 8007a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a76:	e853 3f00 	ldrex	r3, [r3]
 8007a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a82:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	3308      	adds	r3, #8
 8007a8a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007a8c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007a8e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a90:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007a92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a94:	e841 2300 	strex	r3, r2, [r1]
 8007a98:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d1e5      	bne.n	8007a6c <UART_Start_Receive_IT+0x168>
 8007aa0:	e04a      	b.n	8007b38 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	689b      	ldr	r3, [r3, #8]
 8007aa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007aaa:	d107      	bne.n	8007abc <UART_Start_Receive_IT+0x1b8>
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	691b      	ldr	r3, [r3, #16]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d103      	bne.n	8007abc <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	4a26      	ldr	r2, [pc, #152]	@ (8007b50 <UART_Start_Receive_IT+0x24c>)
 8007ab8:	671a      	str	r2, [r3, #112]	@ 0x70
 8007aba:	e002      	b.n	8007ac2 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	4a25      	ldr	r2, [pc, #148]	@ (8007b54 <UART_Start_Receive_IT+0x250>)
 8007ac0:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	691b      	ldr	r3, [r3, #16]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d019      	beq.n	8007b06 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ada:	e853 3f00 	ldrex	r3, [r3]
 8007ade:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ae2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007ae6:	677b      	str	r3, [r7, #116]	@ 0x74
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	461a      	mov	r2, r3
 8007aee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007af0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007af2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007af6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007af8:	e841 2300 	strex	r3, r2, [r1]
 8007afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007afe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d1e6      	bne.n	8007ad2 <UART_Start_Receive_IT+0x1ce>
 8007b04:	e018      	b.n	8007b38 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	e853 3f00 	ldrex	r3, [r3]
 8007b12:	613b      	str	r3, [r7, #16]
   return(result);
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	f043 0320 	orr.w	r3, r3, #32
 8007b1a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	461a      	mov	r2, r3
 8007b22:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007b24:	623b      	str	r3, [r7, #32]
 8007b26:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b28:	69f9      	ldr	r1, [r7, #28]
 8007b2a:	6a3a      	ldr	r2, [r7, #32]
 8007b2c:	e841 2300 	strex	r3, r2, [r1]
 8007b30:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b32:	69bb      	ldr	r3, [r7, #24]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d1e6      	bne.n	8007b06 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8007b38:	2300      	movs	r3, #0
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	378c      	adds	r7, #140	@ 0x8c
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b44:	4770      	bx	lr
 8007b46:	bf00      	nop
 8007b48:	08008261 	.word	0x08008261
 8007b4c:	08007f69 	.word	0x08007f69
 8007b50:	08007e07 	.word	0x08007e07
 8007b54:	08007ca7 	.word	0x08007ca7

08007b58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b095      	sub	sp, #84	@ 0x54
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b68:	e853 3f00 	ldrex	r3, [r3]
 8007b6c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b74:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	461a      	mov	r2, r3
 8007b7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b7e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b80:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b82:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007b84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b86:	e841 2300 	strex	r3, r2, [r1]
 8007b8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d1e6      	bne.n	8007b60 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	3308      	adds	r3, #8
 8007b98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b9a:	6a3b      	ldr	r3, [r7, #32]
 8007b9c:	e853 3f00 	ldrex	r3, [r3]
 8007ba0:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ba2:	69fb      	ldr	r3, [r7, #28]
 8007ba4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ba8:	f023 0301 	bic.w	r3, r3, #1
 8007bac:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	3308      	adds	r3, #8
 8007bb4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007bb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007bbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bbe:	e841 2300 	strex	r3, r2, [r1]
 8007bc2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d1e3      	bne.n	8007b92 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bce:	2b01      	cmp	r3, #1
 8007bd0:	d118      	bne.n	8007c04 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	e853 3f00 	ldrex	r3, [r3]
 8007bde:	60bb      	str	r3, [r7, #8]
   return(result);
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	f023 0310 	bic.w	r3, r3, #16
 8007be6:	647b      	str	r3, [r7, #68]	@ 0x44
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	461a      	mov	r2, r3
 8007bee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bf0:	61bb      	str	r3, [r7, #24]
 8007bf2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf4:	6979      	ldr	r1, [r7, #20]
 8007bf6:	69ba      	ldr	r2, [r7, #24]
 8007bf8:	e841 2300 	strex	r3, r2, [r1]
 8007bfc:	613b      	str	r3, [r7, #16]
   return(result);
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d1e6      	bne.n	8007bd2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2220      	movs	r2, #32
 8007c08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2200      	movs	r2, #0
 8007c16:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8007c18:	bf00      	nop
 8007c1a:	3754      	adds	r7, #84	@ 0x54
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr

08007c24 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b084      	sub	sp, #16
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c30:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2200      	movs	r2, #0
 8007c36:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007c42:	68f8      	ldr	r0, [r7, #12]
 8007c44:	f7ff f996 	bl	8006f74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c48:	bf00      	nop
 8007c4a:	3710      	adds	r7, #16
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}

08007c50 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b088      	sub	sp, #32
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	e853 3f00 	ldrex	r3, [r3]
 8007c64:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c6c:	61fb      	str	r3, [r7, #28]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	461a      	mov	r2, r3
 8007c74:	69fb      	ldr	r3, [r7, #28]
 8007c76:	61bb      	str	r3, [r7, #24]
 8007c78:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c7a:	6979      	ldr	r1, [r7, #20]
 8007c7c:	69ba      	ldr	r2, [r7, #24]
 8007c7e:	e841 2300 	strex	r3, r2, [r1]
 8007c82:	613b      	str	r3, [r7, #16]
   return(result);
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d1e6      	bne.n	8007c58 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2220      	movs	r2, #32
 8007c8e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2200      	movs	r2, #0
 8007c96:	675a      	str	r2, [r3, #116]	@ 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f7ff f961 	bl	8006f60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c9e:	bf00      	nop
 8007ca0:	3720      	adds	r7, #32
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}

08007ca6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007ca6:	b580      	push	{r7, lr}
 8007ca8:	b096      	sub	sp, #88	@ 0x58
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007cb4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cbe:	2b22      	cmp	r3, #34	@ 0x22
 8007cc0:	f040 8095 	bne.w	8007dee <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cca:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007cce:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8007cd2:	b2d9      	uxtb	r1, r3
 8007cd4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007cd8:	b2da      	uxtb	r2, r3
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cde:	400a      	ands	r2, r1
 8007ce0:	b2d2      	uxtb	r2, r2
 8007ce2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ce8:	1c5a      	adds	r2, r3, #1
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	3b01      	subs	r3, #1
 8007cf8:	b29a      	uxth	r2, r3
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d178      	bne.n	8007dfe <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d14:	e853 3f00 	ldrex	r3, [r3]
 8007d18:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007d20:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	461a      	mov	r2, r3
 8007d28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d2c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d32:	e841 2300 	strex	r3, r2, [r1]
 8007d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d1e6      	bne.n	8007d0c <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	3308      	adds	r3, #8
 8007d44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d48:	e853 3f00 	ldrex	r3, [r3]
 8007d4c:	623b      	str	r3, [r7, #32]
   return(result);
 8007d4e:	6a3b      	ldr	r3, [r7, #32]
 8007d50:	f023 0301 	bic.w	r3, r3, #1
 8007d54:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	3308      	adds	r3, #8
 8007d5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007d5e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007d60:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d66:	e841 2300 	strex	r3, r2, [r1]
 8007d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d1e5      	bne.n	8007d3e <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2220      	movs	r2, #32
 8007d76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d84:	2b01      	cmp	r3, #1
 8007d86:	d12e      	bne.n	8007de6 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	e853 3f00 	ldrex	r3, [r3]
 8007d9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	f023 0310 	bic.w	r3, r3, #16
 8007da2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	461a      	mov	r2, r3
 8007daa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dac:	61fb      	str	r3, [r7, #28]
 8007dae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db0:	69b9      	ldr	r1, [r7, #24]
 8007db2:	69fa      	ldr	r2, [r7, #28]
 8007db4:	e841 2300 	strex	r3, r2, [r1]
 8007db8:	617b      	str	r3, [r7, #20]
   return(result);
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d1e6      	bne.n	8007d8e <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	69db      	ldr	r3, [r3, #28]
 8007dc6:	f003 0310 	and.w	r3, r3, #16
 8007dca:	2b10      	cmp	r3, #16
 8007dcc:	d103      	bne.n	8007dd6 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	2210      	movs	r2, #16
 8007dd4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007ddc:	4619      	mov	r1, r3
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f7ff f8d2 	bl	8006f88 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007de4:	e00b      	b.n	8007dfe <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f7fa fa90 	bl	800230c <HAL_UART_RxCpltCallback>
}
 8007dec:	e007      	b.n	8007dfe <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	699a      	ldr	r2, [r3, #24]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f042 0208 	orr.w	r2, r2, #8
 8007dfc:	619a      	str	r2, [r3, #24]
}
 8007dfe:	bf00      	nop
 8007e00:	3758      	adds	r7, #88	@ 0x58
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}

08007e06 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007e06:	b580      	push	{r7, lr}
 8007e08:	b096      	sub	sp, #88	@ 0x58
 8007e0a:	af00      	add	r7, sp, #0
 8007e0c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007e14:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e1e:	2b22      	cmp	r3, #34	@ 0x22
 8007e20:	f040 8095 	bne.w	8007f4e <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e2a:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e32:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007e34:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 8007e38:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007e3c:	4013      	ands	r3, r2
 8007e3e:	b29a      	uxth	r2, r3
 8007e40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e42:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e48:	1c9a      	adds	r2, r3, #2
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007e54:	b29b      	uxth	r3, r3
 8007e56:	3b01      	subs	r3, #1
 8007e58:	b29a      	uxth	r2, r3
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d178      	bne.n	8007f5e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e74:	e853 3f00 	ldrex	r3, [r3]
 8007e78:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	461a      	mov	r2, r3
 8007e88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e8a:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e8c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e8e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007e90:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007e92:	e841 2300 	strex	r3, r2, [r1]
 8007e96:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007e98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d1e6      	bne.n	8007e6c <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	3308      	adds	r3, #8
 8007ea4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea6:	6a3b      	ldr	r3, [r7, #32]
 8007ea8:	e853 3f00 	ldrex	r3, [r3]
 8007eac:	61fb      	str	r3, [r7, #28]
   return(result);
 8007eae:	69fb      	ldr	r3, [r7, #28]
 8007eb0:	f023 0301 	bic.w	r3, r3, #1
 8007eb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	3308      	adds	r3, #8
 8007ebc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ebe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ec0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ec4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ec6:	e841 2300 	strex	r3, r2, [r1]
 8007eca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d1e5      	bne.n	8007e9e <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2220      	movs	r2, #32
 8007ed6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2200      	movs	r2, #0
 8007ede:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ee4:	2b01      	cmp	r3, #1
 8007ee6:	d12e      	bne.n	8007f46 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2200      	movs	r2, #0
 8007eec:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	e853 3f00 	ldrex	r3, [r3]
 8007efa:	60bb      	str	r3, [r7, #8]
   return(result);
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	f023 0310 	bic.w	r3, r3, #16
 8007f02:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	461a      	mov	r2, r3
 8007f0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f0c:	61bb      	str	r3, [r7, #24]
 8007f0e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f10:	6979      	ldr	r1, [r7, #20]
 8007f12:	69ba      	ldr	r2, [r7, #24]
 8007f14:	e841 2300 	strex	r3, r2, [r1]
 8007f18:	613b      	str	r3, [r7, #16]
   return(result);
 8007f1a:	693b      	ldr	r3, [r7, #16]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d1e6      	bne.n	8007eee <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	69db      	ldr	r3, [r3, #28]
 8007f26:	f003 0310 	and.w	r3, r3, #16
 8007f2a:	2b10      	cmp	r3, #16
 8007f2c:	d103      	bne.n	8007f36 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	2210      	movs	r2, #16
 8007f34:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007f3c:	4619      	mov	r1, r3
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f7ff f822 	bl	8006f88 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007f44:	e00b      	b.n	8007f5e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f7fa f9e0 	bl	800230c <HAL_UART_RxCpltCallback>
}
 8007f4c:	e007      	b.n	8007f5e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	699a      	ldr	r2, [r3, #24]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f042 0208 	orr.w	r2, r2, #8
 8007f5c:	619a      	str	r2, [r3, #24]
}
 8007f5e:	bf00      	nop
 8007f60:	3758      	adds	r7, #88	@ 0x58
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}
	...

08007f68 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b0a6      	sub	sp, #152	@ 0x98
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007f76:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	69db      	ldr	r3, [r3, #28]
 8007f80:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	689b      	ldr	r3, [r3, #8]
 8007f94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f9e:	2b22      	cmp	r3, #34	@ 0x22
 8007fa0:	f040 814f 	bne.w	8008242 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007faa:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007fae:	e0f6      	b.n	800819e <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fb6:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007fba:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8007fbe:	b2d9      	uxtb	r1, r3
 8007fc0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007fc4:	b2da      	uxtb	r2, r3
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fca:	400a      	ands	r2, r1
 8007fcc:	b2d2      	uxtb	r2, r2
 8007fce:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fd4:	1c5a      	adds	r2, r3, #1
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	3b01      	subs	r3, #1
 8007fe4:	b29a      	uxth	r2, r3
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	69db      	ldr	r3, [r3, #28]
 8007ff2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007ff6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007ffa:	f003 0307 	and.w	r3, r3, #7
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d053      	beq.n	80080aa <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008002:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008006:	f003 0301 	and.w	r3, r3, #1
 800800a:	2b00      	cmp	r3, #0
 800800c:	d011      	beq.n	8008032 <UART_RxISR_8BIT_FIFOEN+0xca>
 800800e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008012:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00b      	beq.n	8008032 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	2201      	movs	r2, #1
 8008020:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008028:	f043 0201 	orr.w	r2, r3, #1
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008032:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008036:	f003 0302 	and.w	r3, r3, #2
 800803a:	2b00      	cmp	r3, #0
 800803c:	d011      	beq.n	8008062 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800803e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008042:	f003 0301 	and.w	r3, r3, #1
 8008046:	2b00      	cmp	r3, #0
 8008048:	d00b      	beq.n	8008062 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2202      	movs	r2, #2
 8008050:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008058:	f043 0204 	orr.w	r2, r3, #4
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008062:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008066:	f003 0304 	and.w	r3, r3, #4
 800806a:	2b00      	cmp	r3, #0
 800806c:	d011      	beq.n	8008092 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800806e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008072:	f003 0301 	and.w	r3, r3, #1
 8008076:	2b00      	cmp	r3, #0
 8008078:	d00b      	beq.n	8008092 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	2204      	movs	r2, #4
 8008080:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008088:	f043 0202 	orr.w	r2, r3, #2
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008098:	2b00      	cmp	r3, #0
 800809a:	d006      	beq.n	80080aa <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f7fe ff69 	bl	8006f74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2200      	movs	r2, #0
 80080a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d173      	bne.n	800819e <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80080be:	e853 3f00 	ldrex	r3, [r3]
 80080c2:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80080c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80080c6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80080ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	461a      	mov	r2, r3
 80080d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80080d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80080da:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080dc:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80080de:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80080e0:	e841 2300 	strex	r3, r2, [r1]
 80080e4:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80080e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d1e4      	bne.n	80080b6 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	3308      	adds	r3, #8
 80080f2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80080f6:	e853 3f00 	ldrex	r3, [r3]
 80080fa:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80080fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008102:	f023 0301 	bic.w	r3, r3, #1
 8008106:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	3308      	adds	r3, #8
 800810e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008110:	657a      	str	r2, [r7, #84]	@ 0x54
 8008112:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008114:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008116:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008118:	e841 2300 	strex	r3, r2, [r1]
 800811c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800811e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008120:	2b00      	cmp	r3, #0
 8008122:	d1e3      	bne.n	80080ec <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2220      	movs	r2, #32
 8008128:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2200      	movs	r2, #0
 8008130:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008136:	2b01      	cmp	r3, #1
 8008138:	d12e      	bne.n	8008198 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2200      	movs	r2, #0
 800813e:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008148:	e853 3f00 	ldrex	r3, [r3]
 800814c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800814e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008150:	f023 0310 	bic.w	r3, r3, #16
 8008154:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	461a      	mov	r2, r3
 800815c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800815e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008160:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008162:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008164:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008166:	e841 2300 	strex	r3, r2, [r1]
 800816a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800816c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800816e:	2b00      	cmp	r3, #0
 8008170:	d1e6      	bne.n	8008140 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	69db      	ldr	r3, [r3, #28]
 8008178:	f003 0310 	and.w	r3, r3, #16
 800817c:	2b10      	cmp	r3, #16
 800817e:	d103      	bne.n	8008188 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	2210      	movs	r2, #16
 8008186:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800818e:	4619      	mov	r1, r3
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	f7fe fef9 	bl	8006f88 <HAL_UARTEx_RxEventCallback>
 8008196:	e002      	b.n	800819e <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f7fa f8b7 	bl	800230c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800819e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d006      	beq.n	80081b4 <UART_RxISR_8BIT_FIFOEN+0x24c>
 80081a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80081aa:	f003 0320 	and.w	r3, r3, #32
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	f47f aefe 	bne.w	8007fb0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80081ba:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80081be:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d045      	beq.n	8008252 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80081cc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80081d0:	429a      	cmp	r2, r3
 80081d2:	d23e      	bcs.n	8008252 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	3308      	adds	r3, #8
 80081da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081dc:	6a3b      	ldr	r3, [r7, #32]
 80081de:	e853 3f00 	ldrex	r3, [r3]
 80081e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80081e4:	69fb      	ldr	r3, [r7, #28]
 80081e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081ea:	673b      	str	r3, [r7, #112]	@ 0x70
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	3308      	adds	r3, #8
 80081f2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80081f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80081f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80081fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80081fc:	e841 2300 	strex	r3, r2, [r1]
 8008200:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008204:	2b00      	cmp	r3, #0
 8008206:	d1e5      	bne.n	80081d4 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	4a14      	ldr	r2, [pc, #80]	@ (800825c <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 800820c:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	e853 3f00 	ldrex	r3, [r3]
 800821a:	60bb      	str	r3, [r7, #8]
   return(result);
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	f043 0320 	orr.w	r3, r3, #32
 8008222:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	461a      	mov	r2, r3
 800822a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800822c:	61bb      	str	r3, [r7, #24]
 800822e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008230:	6979      	ldr	r1, [r7, #20]
 8008232:	69ba      	ldr	r2, [r7, #24]
 8008234:	e841 2300 	strex	r3, r2, [r1]
 8008238:	613b      	str	r3, [r7, #16]
   return(result);
 800823a:	693b      	ldr	r3, [r7, #16]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d1e6      	bne.n	800820e <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008240:	e007      	b.n	8008252 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	699a      	ldr	r2, [r3, #24]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f042 0208 	orr.w	r2, r2, #8
 8008250:	619a      	str	r2, [r3, #24]
}
 8008252:	bf00      	nop
 8008254:	3798      	adds	r7, #152	@ 0x98
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}
 800825a:	bf00      	nop
 800825c:	08007ca7 	.word	0x08007ca7

08008260 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b0a8      	sub	sp, #160	@ 0xa0
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800826e:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	69db      	ldr	r3, [r3, #28]
 8008278:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008296:	2b22      	cmp	r3, #34	@ 0x22
 8008298:	f040 8153 	bne.w	8008542 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80082a2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80082a6:	e0fa      	b.n	800849e <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082ae:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082b6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 80082ba:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 80082be:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 80082c2:	4013      	ands	r3, r2
 80082c4:	b29a      	uxth	r2, r3
 80082c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80082ca:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082d0:	1c9a      	adds	r2, r3, #2
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80082dc:	b29b      	uxth	r3, r3
 80082de:	3b01      	subs	r3, #1
 80082e0:	b29a      	uxth	r2, r3
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	69db      	ldr	r3, [r3, #28]
 80082ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80082f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80082f6:	f003 0307 	and.w	r3, r3, #7
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d053      	beq.n	80083a6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80082fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008302:	f003 0301 	and.w	r3, r3, #1
 8008306:	2b00      	cmp	r3, #0
 8008308:	d011      	beq.n	800832e <UART_RxISR_16BIT_FIFOEN+0xce>
 800830a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800830e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008312:	2b00      	cmp	r3, #0
 8008314:	d00b      	beq.n	800832e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	2201      	movs	r2, #1
 800831c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008324:	f043 0201 	orr.w	r2, r3, #1
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800832e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008332:	f003 0302 	and.w	r3, r3, #2
 8008336:	2b00      	cmp	r3, #0
 8008338:	d011      	beq.n	800835e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800833a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800833e:	f003 0301 	and.w	r3, r3, #1
 8008342:	2b00      	cmp	r3, #0
 8008344:	d00b      	beq.n	800835e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	2202      	movs	r2, #2
 800834c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008354:	f043 0204 	orr.w	r2, r3, #4
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800835e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008362:	f003 0304 	and.w	r3, r3, #4
 8008366:	2b00      	cmp	r3, #0
 8008368:	d011      	beq.n	800838e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800836a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800836e:	f003 0301 	and.w	r3, r3, #1
 8008372:	2b00      	cmp	r3, #0
 8008374:	d00b      	beq.n	800838e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	2204      	movs	r2, #4
 800837c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008384:	f043 0202 	orr.w	r2, r3, #2
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008394:	2b00      	cmp	r3, #0
 8008396:	d006      	beq.n	80083a6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f7fe fdeb 	bl	8006f74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2200      	movs	r2, #0
 80083a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80083ac:	b29b      	uxth	r3, r3
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d175      	bne.n	800849e <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80083ba:	e853 3f00 	ldrex	r3, [r3]
 80083be:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80083c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	461a      	mov	r2, r3
 80083d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80083d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80083d6:	66ba      	str	r2, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083d8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80083da:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80083dc:	e841 2300 	strex	r3, r2, [r1]
 80083e0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80083e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d1e4      	bne.n	80083b2 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	3308      	adds	r3, #8
 80083ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083f2:	e853 3f00 	ldrex	r3, [r3]
 80083f6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80083f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80083fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80083fe:	f023 0301 	bic.w	r3, r3, #1
 8008402:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	3308      	adds	r3, #8
 800840c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008410:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008412:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008414:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008416:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008418:	e841 2300 	strex	r3, r2, [r1]
 800841c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800841e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008420:	2b00      	cmp	r3, #0
 8008422:	d1e1      	bne.n	80083e8 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2220      	movs	r2, #32
 8008428:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2200      	movs	r2, #0
 8008430:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008436:	2b01      	cmp	r3, #1
 8008438:	d12e      	bne.n	8008498 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2200      	movs	r2, #0
 800843e:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008448:	e853 3f00 	ldrex	r3, [r3]
 800844c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800844e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008450:	f023 0310 	bic.w	r3, r3, #16
 8008454:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	461a      	mov	r2, r3
 800845c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800845e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008460:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008462:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008464:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008466:	e841 2300 	strex	r3, r2, [r1]
 800846a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800846c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800846e:	2b00      	cmp	r3, #0
 8008470:	d1e6      	bne.n	8008440 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	69db      	ldr	r3, [r3, #28]
 8008478:	f003 0310 	and.w	r3, r3, #16
 800847c:	2b10      	cmp	r3, #16
 800847e:	d103      	bne.n	8008488 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	2210      	movs	r2, #16
 8008486:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800848e:	4619      	mov	r1, r3
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f7fe fd79 	bl	8006f88 <HAL_UARTEx_RxEventCallback>
 8008496:	e002      	b.n	800849e <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f7f9 ff37 	bl	800230c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800849e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d006      	beq.n	80084b4 <UART_RxISR_16BIT_FIFOEN+0x254>
 80084a6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80084aa:	f003 0320 	and.w	r3, r3, #32
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	f47f aefa 	bne.w	80082a8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80084ba:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80084be:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d045      	beq.n	8008552 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80084cc:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 80084d0:	429a      	cmp	r2, r3
 80084d2:	d23e      	bcs.n	8008552 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	3308      	adds	r3, #8
 80084da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084de:	e853 3f00 	ldrex	r3, [r3]
 80084e2:	623b      	str	r3, [r7, #32]
   return(result);
 80084e4:	6a3b      	ldr	r3, [r7, #32]
 80084e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084ea:	677b      	str	r3, [r7, #116]	@ 0x74
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	3308      	adds	r3, #8
 80084f2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80084f4:	633a      	str	r2, [r7, #48]	@ 0x30
 80084f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80084fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084fc:	e841 2300 	strex	r3, r2, [r1]
 8008500:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008504:	2b00      	cmp	r3, #0
 8008506:	d1e5      	bne.n	80084d4 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	4a14      	ldr	r2, [pc, #80]	@ (800855c <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 800850c:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	e853 3f00 	ldrex	r3, [r3]
 800851a:	60fb      	str	r3, [r7, #12]
   return(result);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	f043 0320 	orr.w	r3, r3, #32
 8008522:	673b      	str	r3, [r7, #112]	@ 0x70
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	461a      	mov	r2, r3
 800852a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800852c:	61fb      	str	r3, [r7, #28]
 800852e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008530:	69b9      	ldr	r1, [r7, #24]
 8008532:	69fa      	ldr	r2, [r7, #28]
 8008534:	e841 2300 	strex	r3, r2, [r1]
 8008538:	617b      	str	r3, [r7, #20]
   return(result);
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d1e6      	bne.n	800850e <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008540:	e007      	b.n	8008552 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	699a      	ldr	r2, [r3, #24]
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f042 0208 	orr.w	r2, r2, #8
 8008550:	619a      	str	r2, [r3, #24]
}
 8008552:	bf00      	nop
 8008554:	37a0      	adds	r7, #160	@ 0xa0
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}
 800855a:	bf00      	nop
 800855c:	08007e07 	.word	0x08007e07

08008560 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008560:	b480      	push	{r7}
 8008562:	b083      	sub	sp, #12
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008568:	bf00      	nop
 800856a:	370c      	adds	r7, #12
 800856c:	46bd      	mov	sp, r7
 800856e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008572:	4770      	bx	lr

08008574 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008574:	b480      	push	{r7}
 8008576:	b083      	sub	sp, #12
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800857c:	bf00      	nop
 800857e:	370c      	adds	r7, #12
 8008580:	46bd      	mov	sp, r7
 8008582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008586:	4770      	bx	lr

08008588 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008588:	b480      	push	{r7}
 800858a:	b083      	sub	sp, #12
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008590:	bf00      	nop
 8008592:	370c      	adds	r7, #12
 8008594:	46bd      	mov	sp, r7
 8008596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859a:	4770      	bx	lr

0800859c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800859c:	b480      	push	{r7}
 800859e:	b085      	sub	sp, #20
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	d101      	bne.n	80085b2 <HAL_UARTEx_DisableFifoMode+0x16>
 80085ae:	2302      	movs	r3, #2
 80085b0:	e027      	b.n	8008602 <HAL_UARTEx_DisableFifoMode+0x66>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2201      	movs	r2, #1
 80085b6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2224      	movs	r2, #36	@ 0x24
 80085be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	681a      	ldr	r2, [r3, #0]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f022 0201 	bic.w	r2, r2, #1
 80085d8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80085e0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2200      	movs	r2, #0
 80085e6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	68fa      	ldr	r2, [r7, #12]
 80085ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2220      	movs	r2, #32
 80085f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2200      	movs	r2, #0
 80085fc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8008600:	2300      	movs	r3, #0
}
 8008602:	4618      	mov	r0, r3
 8008604:	3714      	adds	r7, #20
 8008606:	46bd      	mov	sp, r7
 8008608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860c:	4770      	bx	lr

0800860e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800860e:	b580      	push	{r7, lr}
 8008610:	b084      	sub	sp, #16
 8008612:	af00      	add	r7, sp, #0
 8008614:	6078      	str	r0, [r7, #4]
 8008616:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800861e:	2b01      	cmp	r3, #1
 8008620:	d101      	bne.n	8008626 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008622:	2302      	movs	r3, #2
 8008624:	e02d      	b.n	8008682 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2201      	movs	r2, #1
 800862a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2224      	movs	r2, #36	@ 0x24
 8008632:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f022 0201 	bic.w	r2, r2, #1
 800864c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	689b      	ldr	r3, [r3, #8]
 8008654:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	683a      	ldr	r2, [r7, #0]
 800865e:	430a      	orrs	r2, r1
 8008660:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	f000 f850 	bl	8008708 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	68fa      	ldr	r2, [r7, #12]
 800866e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2220      	movs	r2, #32
 8008674:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2200      	movs	r2, #0
 800867c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8008680:	2300      	movs	r3, #0
}
 8008682:	4618      	mov	r0, r3
 8008684:	3710      	adds	r7, #16
 8008686:	46bd      	mov	sp, r7
 8008688:	bd80      	pop	{r7, pc}

0800868a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800868a:	b580      	push	{r7, lr}
 800868c:	b084      	sub	sp, #16
 800868e:	af00      	add	r7, sp, #0
 8008690:	6078      	str	r0, [r7, #4]
 8008692:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800869a:	2b01      	cmp	r3, #1
 800869c:	d101      	bne.n	80086a2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800869e:	2302      	movs	r3, #2
 80086a0:	e02d      	b.n	80086fe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2201      	movs	r2, #1
 80086a6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2224      	movs	r2, #36	@ 0x24
 80086ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	681a      	ldr	r2, [r3, #0]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f022 0201 	bic.w	r2, r2, #1
 80086c8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	689b      	ldr	r3, [r3, #8]
 80086d0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	683a      	ldr	r2, [r7, #0]
 80086da:	430a      	orrs	r2, r1
 80086dc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f000 f812 	bl	8008708 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	68fa      	ldr	r2, [r7, #12]
 80086ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2220      	movs	r2, #32
 80086f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2200      	movs	r2, #0
 80086f8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80086fc:	2300      	movs	r3, #0
}
 80086fe:	4618      	mov	r0, r3
 8008700:	3710      	adds	r7, #16
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}
	...

08008708 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008708:	b480      	push	{r7}
 800870a:	b085      	sub	sp, #20
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008714:	2b00      	cmp	r3, #0
 8008716:	d108      	bne.n	800872a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2201      	movs	r2, #1
 800871c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2201      	movs	r2, #1
 8008724:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008728:	e031      	b.n	800878e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800872a:	2308      	movs	r3, #8
 800872c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800872e:	2308      	movs	r3, #8
 8008730:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	0e5b      	lsrs	r3, r3, #25
 800873a:	b2db      	uxtb	r3, r3
 800873c:	f003 0307 	and.w	r3, r3, #7
 8008740:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	0f5b      	lsrs	r3, r3, #29
 800874a:	b2db      	uxtb	r3, r3
 800874c:	f003 0307 	and.w	r3, r3, #7
 8008750:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008752:	7bbb      	ldrb	r3, [r7, #14]
 8008754:	7b3a      	ldrb	r2, [r7, #12]
 8008756:	4911      	ldr	r1, [pc, #68]	@ (800879c <UARTEx_SetNbDataToProcess+0x94>)
 8008758:	5c8a      	ldrb	r2, [r1, r2]
 800875a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800875e:	7b3a      	ldrb	r2, [r7, #12]
 8008760:	490f      	ldr	r1, [pc, #60]	@ (80087a0 <UARTEx_SetNbDataToProcess+0x98>)
 8008762:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008764:	fb93 f3f2 	sdiv	r3, r3, r2
 8008768:	b29a      	uxth	r2, r3
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008770:	7bfb      	ldrb	r3, [r7, #15]
 8008772:	7b7a      	ldrb	r2, [r7, #13]
 8008774:	4909      	ldr	r1, [pc, #36]	@ (800879c <UARTEx_SetNbDataToProcess+0x94>)
 8008776:	5c8a      	ldrb	r2, [r1, r2]
 8008778:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800877c:	7b7a      	ldrb	r2, [r7, #13]
 800877e:	4908      	ldr	r1, [pc, #32]	@ (80087a0 <UARTEx_SetNbDataToProcess+0x98>)
 8008780:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008782:	fb93 f3f2 	sdiv	r3, r3, r2
 8008786:	b29a      	uxth	r2, r3
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800878e:	bf00      	nop
 8008790:	3714      	adds	r7, #20
 8008792:	46bd      	mov	sp, r7
 8008794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008798:	4770      	bx	lr
 800879a:	bf00      	nop
 800879c:	0800b4c4 	.word	0x0800b4c4
 80087a0:	0800b4cc 	.word	0x0800b4cc

080087a4 <atof>:
 80087a4:	2100      	movs	r1, #0
 80087a6:	f000 be03 	b.w	80093b0 <strtod>

080087aa <sulp>:
 80087aa:	b570      	push	{r4, r5, r6, lr}
 80087ac:	4604      	mov	r4, r0
 80087ae:	460d      	mov	r5, r1
 80087b0:	ec45 4b10 	vmov	d0, r4, r5
 80087b4:	4616      	mov	r6, r2
 80087b6:	f001 ffed 	bl	800a794 <__ulp>
 80087ba:	ec51 0b10 	vmov	r0, r1, d0
 80087be:	b17e      	cbz	r6, 80087e0 <sulp+0x36>
 80087c0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80087c4:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	dd09      	ble.n	80087e0 <sulp+0x36>
 80087cc:	051b      	lsls	r3, r3, #20
 80087ce:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80087d2:	2400      	movs	r4, #0
 80087d4:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80087d8:	4622      	mov	r2, r4
 80087da:	462b      	mov	r3, r5
 80087dc:	f7f7 ff44 	bl	8000668 <__aeabi_dmul>
 80087e0:	ec41 0b10 	vmov	d0, r0, r1
 80087e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080087e8 <_strtod_l>:
 80087e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087ec:	b09f      	sub	sp, #124	@ 0x7c
 80087ee:	460c      	mov	r4, r1
 80087f0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80087f2:	2200      	movs	r2, #0
 80087f4:	921a      	str	r2, [sp, #104]	@ 0x68
 80087f6:	9005      	str	r0, [sp, #20]
 80087f8:	f04f 0a00 	mov.w	sl, #0
 80087fc:	f04f 0b00 	mov.w	fp, #0
 8008800:	460a      	mov	r2, r1
 8008802:	9219      	str	r2, [sp, #100]	@ 0x64
 8008804:	7811      	ldrb	r1, [r2, #0]
 8008806:	292b      	cmp	r1, #43	@ 0x2b
 8008808:	d04a      	beq.n	80088a0 <_strtod_l+0xb8>
 800880a:	d838      	bhi.n	800887e <_strtod_l+0x96>
 800880c:	290d      	cmp	r1, #13
 800880e:	d832      	bhi.n	8008876 <_strtod_l+0x8e>
 8008810:	2908      	cmp	r1, #8
 8008812:	d832      	bhi.n	800887a <_strtod_l+0x92>
 8008814:	2900      	cmp	r1, #0
 8008816:	d03b      	beq.n	8008890 <_strtod_l+0xa8>
 8008818:	2200      	movs	r2, #0
 800881a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800881c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800881e:	782a      	ldrb	r2, [r5, #0]
 8008820:	2a30      	cmp	r2, #48	@ 0x30
 8008822:	f040 80b3 	bne.w	800898c <_strtod_l+0x1a4>
 8008826:	786a      	ldrb	r2, [r5, #1]
 8008828:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800882c:	2a58      	cmp	r2, #88	@ 0x58
 800882e:	d16e      	bne.n	800890e <_strtod_l+0x126>
 8008830:	9302      	str	r3, [sp, #8]
 8008832:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008834:	9301      	str	r3, [sp, #4]
 8008836:	ab1a      	add	r3, sp, #104	@ 0x68
 8008838:	9300      	str	r3, [sp, #0]
 800883a:	4a8e      	ldr	r2, [pc, #568]	@ (8008a74 <_strtod_l+0x28c>)
 800883c:	9805      	ldr	r0, [sp, #20]
 800883e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008840:	a919      	add	r1, sp, #100	@ 0x64
 8008842:	f001 f899 	bl	8009978 <__gethex>
 8008846:	f010 060f 	ands.w	r6, r0, #15
 800884a:	4604      	mov	r4, r0
 800884c:	d005      	beq.n	800885a <_strtod_l+0x72>
 800884e:	2e06      	cmp	r6, #6
 8008850:	d128      	bne.n	80088a4 <_strtod_l+0xbc>
 8008852:	3501      	adds	r5, #1
 8008854:	2300      	movs	r3, #0
 8008856:	9519      	str	r5, [sp, #100]	@ 0x64
 8008858:	930b      	str	r3, [sp, #44]	@ 0x2c
 800885a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800885c:	2b00      	cmp	r3, #0
 800885e:	f040 858e 	bne.w	800937e <_strtod_l+0xb96>
 8008862:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008864:	b1cb      	cbz	r3, 800889a <_strtod_l+0xb2>
 8008866:	4652      	mov	r2, sl
 8008868:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800886c:	ec43 2b10 	vmov	d0, r2, r3
 8008870:	b01f      	add	sp, #124	@ 0x7c
 8008872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008876:	2920      	cmp	r1, #32
 8008878:	d1ce      	bne.n	8008818 <_strtod_l+0x30>
 800887a:	3201      	adds	r2, #1
 800887c:	e7c1      	b.n	8008802 <_strtod_l+0x1a>
 800887e:	292d      	cmp	r1, #45	@ 0x2d
 8008880:	d1ca      	bne.n	8008818 <_strtod_l+0x30>
 8008882:	2101      	movs	r1, #1
 8008884:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008886:	1c51      	adds	r1, r2, #1
 8008888:	9119      	str	r1, [sp, #100]	@ 0x64
 800888a:	7852      	ldrb	r2, [r2, #1]
 800888c:	2a00      	cmp	r2, #0
 800888e:	d1c5      	bne.n	800881c <_strtod_l+0x34>
 8008890:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008892:	9419      	str	r4, [sp, #100]	@ 0x64
 8008894:	2b00      	cmp	r3, #0
 8008896:	f040 8570 	bne.w	800937a <_strtod_l+0xb92>
 800889a:	4652      	mov	r2, sl
 800889c:	465b      	mov	r3, fp
 800889e:	e7e5      	b.n	800886c <_strtod_l+0x84>
 80088a0:	2100      	movs	r1, #0
 80088a2:	e7ef      	b.n	8008884 <_strtod_l+0x9c>
 80088a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80088a6:	b13a      	cbz	r2, 80088b8 <_strtod_l+0xd0>
 80088a8:	2135      	movs	r1, #53	@ 0x35
 80088aa:	a81c      	add	r0, sp, #112	@ 0x70
 80088ac:	f002 f86c 	bl	800a988 <__copybits>
 80088b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80088b2:	9805      	ldr	r0, [sp, #20]
 80088b4:	f001 fc3a 	bl	800a12c <_Bfree>
 80088b8:	3e01      	subs	r6, #1
 80088ba:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80088bc:	2e04      	cmp	r6, #4
 80088be:	d806      	bhi.n	80088ce <_strtod_l+0xe6>
 80088c0:	e8df f006 	tbb	[pc, r6]
 80088c4:	201d0314 	.word	0x201d0314
 80088c8:	14          	.byte	0x14
 80088c9:	00          	.byte	0x00
 80088ca:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80088ce:	05e1      	lsls	r1, r4, #23
 80088d0:	bf48      	it	mi
 80088d2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80088d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80088da:	0d1b      	lsrs	r3, r3, #20
 80088dc:	051b      	lsls	r3, r3, #20
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d1bb      	bne.n	800885a <_strtod_l+0x72>
 80088e2:	f000 ff33 	bl	800974c <__errno>
 80088e6:	2322      	movs	r3, #34	@ 0x22
 80088e8:	6003      	str	r3, [r0, #0]
 80088ea:	e7b6      	b.n	800885a <_strtod_l+0x72>
 80088ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80088f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80088f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80088f8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80088fc:	e7e7      	b.n	80088ce <_strtod_l+0xe6>
 80088fe:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008a7c <_strtod_l+0x294>
 8008902:	e7e4      	b.n	80088ce <_strtod_l+0xe6>
 8008904:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008908:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800890c:	e7df      	b.n	80088ce <_strtod_l+0xe6>
 800890e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008910:	1c5a      	adds	r2, r3, #1
 8008912:	9219      	str	r2, [sp, #100]	@ 0x64
 8008914:	785b      	ldrb	r3, [r3, #1]
 8008916:	2b30      	cmp	r3, #48	@ 0x30
 8008918:	d0f9      	beq.n	800890e <_strtod_l+0x126>
 800891a:	2b00      	cmp	r3, #0
 800891c:	d09d      	beq.n	800885a <_strtod_l+0x72>
 800891e:	2301      	movs	r3, #1
 8008920:	9309      	str	r3, [sp, #36]	@ 0x24
 8008922:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008924:	930c      	str	r3, [sp, #48]	@ 0x30
 8008926:	2300      	movs	r3, #0
 8008928:	9308      	str	r3, [sp, #32]
 800892a:	930a      	str	r3, [sp, #40]	@ 0x28
 800892c:	461f      	mov	r7, r3
 800892e:	220a      	movs	r2, #10
 8008930:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008932:	7805      	ldrb	r5, [r0, #0]
 8008934:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008938:	b2d9      	uxtb	r1, r3
 800893a:	2909      	cmp	r1, #9
 800893c:	d928      	bls.n	8008990 <_strtod_l+0x1a8>
 800893e:	494e      	ldr	r1, [pc, #312]	@ (8008a78 <_strtod_l+0x290>)
 8008940:	2201      	movs	r2, #1
 8008942:	f000 fe4e 	bl	80095e2 <strncmp>
 8008946:	2800      	cmp	r0, #0
 8008948:	d032      	beq.n	80089b0 <_strtod_l+0x1c8>
 800894a:	2000      	movs	r0, #0
 800894c:	462a      	mov	r2, r5
 800894e:	4681      	mov	r9, r0
 8008950:	463d      	mov	r5, r7
 8008952:	4603      	mov	r3, r0
 8008954:	2a65      	cmp	r2, #101	@ 0x65
 8008956:	d001      	beq.n	800895c <_strtod_l+0x174>
 8008958:	2a45      	cmp	r2, #69	@ 0x45
 800895a:	d114      	bne.n	8008986 <_strtod_l+0x19e>
 800895c:	b91d      	cbnz	r5, 8008966 <_strtod_l+0x17e>
 800895e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008960:	4302      	orrs	r2, r0
 8008962:	d095      	beq.n	8008890 <_strtod_l+0xa8>
 8008964:	2500      	movs	r5, #0
 8008966:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008968:	1c62      	adds	r2, r4, #1
 800896a:	9219      	str	r2, [sp, #100]	@ 0x64
 800896c:	7862      	ldrb	r2, [r4, #1]
 800896e:	2a2b      	cmp	r2, #43	@ 0x2b
 8008970:	d077      	beq.n	8008a62 <_strtod_l+0x27a>
 8008972:	2a2d      	cmp	r2, #45	@ 0x2d
 8008974:	d07b      	beq.n	8008a6e <_strtod_l+0x286>
 8008976:	f04f 0c00 	mov.w	ip, #0
 800897a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800897e:	2909      	cmp	r1, #9
 8008980:	f240 8082 	bls.w	8008a88 <_strtod_l+0x2a0>
 8008984:	9419      	str	r4, [sp, #100]	@ 0x64
 8008986:	f04f 0800 	mov.w	r8, #0
 800898a:	e0a2      	b.n	8008ad2 <_strtod_l+0x2ea>
 800898c:	2300      	movs	r3, #0
 800898e:	e7c7      	b.n	8008920 <_strtod_l+0x138>
 8008990:	2f08      	cmp	r7, #8
 8008992:	bfd5      	itete	le
 8008994:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008996:	9908      	ldrgt	r1, [sp, #32]
 8008998:	fb02 3301 	mlale	r3, r2, r1, r3
 800899c:	fb02 3301 	mlagt	r3, r2, r1, r3
 80089a0:	f100 0001 	add.w	r0, r0, #1
 80089a4:	bfd4      	ite	le
 80089a6:	930a      	strle	r3, [sp, #40]	@ 0x28
 80089a8:	9308      	strgt	r3, [sp, #32]
 80089aa:	3701      	adds	r7, #1
 80089ac:	9019      	str	r0, [sp, #100]	@ 0x64
 80089ae:	e7bf      	b.n	8008930 <_strtod_l+0x148>
 80089b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089b2:	1c5a      	adds	r2, r3, #1
 80089b4:	9219      	str	r2, [sp, #100]	@ 0x64
 80089b6:	785a      	ldrb	r2, [r3, #1]
 80089b8:	b37f      	cbz	r7, 8008a1a <_strtod_l+0x232>
 80089ba:	4681      	mov	r9, r0
 80089bc:	463d      	mov	r5, r7
 80089be:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80089c2:	2b09      	cmp	r3, #9
 80089c4:	d912      	bls.n	80089ec <_strtod_l+0x204>
 80089c6:	2301      	movs	r3, #1
 80089c8:	e7c4      	b.n	8008954 <_strtod_l+0x16c>
 80089ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089cc:	1c5a      	adds	r2, r3, #1
 80089ce:	9219      	str	r2, [sp, #100]	@ 0x64
 80089d0:	785a      	ldrb	r2, [r3, #1]
 80089d2:	3001      	adds	r0, #1
 80089d4:	2a30      	cmp	r2, #48	@ 0x30
 80089d6:	d0f8      	beq.n	80089ca <_strtod_l+0x1e2>
 80089d8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80089dc:	2b08      	cmp	r3, #8
 80089de:	f200 84d3 	bhi.w	8009388 <_strtod_l+0xba0>
 80089e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089e4:	930c      	str	r3, [sp, #48]	@ 0x30
 80089e6:	4681      	mov	r9, r0
 80089e8:	2000      	movs	r0, #0
 80089ea:	4605      	mov	r5, r0
 80089ec:	3a30      	subs	r2, #48	@ 0x30
 80089ee:	f100 0301 	add.w	r3, r0, #1
 80089f2:	d02a      	beq.n	8008a4a <_strtod_l+0x262>
 80089f4:	4499      	add	r9, r3
 80089f6:	eb00 0c05 	add.w	ip, r0, r5
 80089fa:	462b      	mov	r3, r5
 80089fc:	210a      	movs	r1, #10
 80089fe:	4563      	cmp	r3, ip
 8008a00:	d10d      	bne.n	8008a1e <_strtod_l+0x236>
 8008a02:	1c69      	adds	r1, r5, #1
 8008a04:	4401      	add	r1, r0
 8008a06:	4428      	add	r0, r5
 8008a08:	2808      	cmp	r0, #8
 8008a0a:	dc16      	bgt.n	8008a3a <_strtod_l+0x252>
 8008a0c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008a0e:	230a      	movs	r3, #10
 8008a10:	fb03 2300 	mla	r3, r3, r0, r2
 8008a14:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a16:	2300      	movs	r3, #0
 8008a18:	e018      	b.n	8008a4c <_strtod_l+0x264>
 8008a1a:	4638      	mov	r0, r7
 8008a1c:	e7da      	b.n	80089d4 <_strtod_l+0x1ec>
 8008a1e:	2b08      	cmp	r3, #8
 8008a20:	f103 0301 	add.w	r3, r3, #1
 8008a24:	dc03      	bgt.n	8008a2e <_strtod_l+0x246>
 8008a26:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008a28:	434e      	muls	r6, r1
 8008a2a:	960a      	str	r6, [sp, #40]	@ 0x28
 8008a2c:	e7e7      	b.n	80089fe <_strtod_l+0x216>
 8008a2e:	2b10      	cmp	r3, #16
 8008a30:	bfde      	ittt	le
 8008a32:	9e08      	ldrle	r6, [sp, #32]
 8008a34:	434e      	mulle	r6, r1
 8008a36:	9608      	strle	r6, [sp, #32]
 8008a38:	e7e1      	b.n	80089fe <_strtod_l+0x216>
 8008a3a:	280f      	cmp	r0, #15
 8008a3c:	dceb      	bgt.n	8008a16 <_strtod_l+0x22e>
 8008a3e:	9808      	ldr	r0, [sp, #32]
 8008a40:	230a      	movs	r3, #10
 8008a42:	fb03 2300 	mla	r3, r3, r0, r2
 8008a46:	9308      	str	r3, [sp, #32]
 8008a48:	e7e5      	b.n	8008a16 <_strtod_l+0x22e>
 8008a4a:	4629      	mov	r1, r5
 8008a4c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a4e:	1c50      	adds	r0, r2, #1
 8008a50:	9019      	str	r0, [sp, #100]	@ 0x64
 8008a52:	7852      	ldrb	r2, [r2, #1]
 8008a54:	4618      	mov	r0, r3
 8008a56:	460d      	mov	r5, r1
 8008a58:	e7b1      	b.n	80089be <_strtod_l+0x1d6>
 8008a5a:	f04f 0900 	mov.w	r9, #0
 8008a5e:	2301      	movs	r3, #1
 8008a60:	e77d      	b.n	800895e <_strtod_l+0x176>
 8008a62:	f04f 0c00 	mov.w	ip, #0
 8008a66:	1ca2      	adds	r2, r4, #2
 8008a68:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a6a:	78a2      	ldrb	r2, [r4, #2]
 8008a6c:	e785      	b.n	800897a <_strtod_l+0x192>
 8008a6e:	f04f 0c01 	mov.w	ip, #1
 8008a72:	e7f8      	b.n	8008a66 <_strtod_l+0x27e>
 8008a74:	0800b4f8 	.word	0x0800b4f8
 8008a78:	0800b4d4 	.word	0x0800b4d4
 8008a7c:	7ff00000 	.word	0x7ff00000
 8008a80:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a82:	1c51      	adds	r1, r2, #1
 8008a84:	9119      	str	r1, [sp, #100]	@ 0x64
 8008a86:	7852      	ldrb	r2, [r2, #1]
 8008a88:	2a30      	cmp	r2, #48	@ 0x30
 8008a8a:	d0f9      	beq.n	8008a80 <_strtod_l+0x298>
 8008a8c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008a90:	2908      	cmp	r1, #8
 8008a92:	f63f af78 	bhi.w	8008986 <_strtod_l+0x19e>
 8008a96:	3a30      	subs	r2, #48	@ 0x30
 8008a98:	920e      	str	r2, [sp, #56]	@ 0x38
 8008a9a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008a9c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008a9e:	f04f 080a 	mov.w	r8, #10
 8008aa2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008aa4:	1c56      	adds	r6, r2, #1
 8008aa6:	9619      	str	r6, [sp, #100]	@ 0x64
 8008aa8:	7852      	ldrb	r2, [r2, #1]
 8008aaa:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008aae:	f1be 0f09 	cmp.w	lr, #9
 8008ab2:	d939      	bls.n	8008b28 <_strtod_l+0x340>
 8008ab4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008ab6:	1a76      	subs	r6, r6, r1
 8008ab8:	2e08      	cmp	r6, #8
 8008aba:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008abe:	dc03      	bgt.n	8008ac8 <_strtod_l+0x2e0>
 8008ac0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008ac2:	4588      	cmp	r8, r1
 8008ac4:	bfa8      	it	ge
 8008ac6:	4688      	movge	r8, r1
 8008ac8:	f1bc 0f00 	cmp.w	ip, #0
 8008acc:	d001      	beq.n	8008ad2 <_strtod_l+0x2ea>
 8008ace:	f1c8 0800 	rsb	r8, r8, #0
 8008ad2:	2d00      	cmp	r5, #0
 8008ad4:	d14e      	bne.n	8008b74 <_strtod_l+0x38c>
 8008ad6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008ad8:	4308      	orrs	r0, r1
 8008ada:	f47f aebe 	bne.w	800885a <_strtod_l+0x72>
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	f47f aed6 	bne.w	8008890 <_strtod_l+0xa8>
 8008ae4:	2a69      	cmp	r2, #105	@ 0x69
 8008ae6:	d028      	beq.n	8008b3a <_strtod_l+0x352>
 8008ae8:	dc25      	bgt.n	8008b36 <_strtod_l+0x34e>
 8008aea:	2a49      	cmp	r2, #73	@ 0x49
 8008aec:	d025      	beq.n	8008b3a <_strtod_l+0x352>
 8008aee:	2a4e      	cmp	r2, #78	@ 0x4e
 8008af0:	f47f aece 	bne.w	8008890 <_strtod_l+0xa8>
 8008af4:	499b      	ldr	r1, [pc, #620]	@ (8008d64 <_strtod_l+0x57c>)
 8008af6:	a819      	add	r0, sp, #100	@ 0x64
 8008af8:	f001 f960 	bl	8009dbc <__match>
 8008afc:	2800      	cmp	r0, #0
 8008afe:	f43f aec7 	beq.w	8008890 <_strtod_l+0xa8>
 8008b02:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b04:	781b      	ldrb	r3, [r3, #0]
 8008b06:	2b28      	cmp	r3, #40	@ 0x28
 8008b08:	d12e      	bne.n	8008b68 <_strtod_l+0x380>
 8008b0a:	4997      	ldr	r1, [pc, #604]	@ (8008d68 <_strtod_l+0x580>)
 8008b0c:	aa1c      	add	r2, sp, #112	@ 0x70
 8008b0e:	a819      	add	r0, sp, #100	@ 0x64
 8008b10:	f001 f968 	bl	8009de4 <__hexnan>
 8008b14:	2805      	cmp	r0, #5
 8008b16:	d127      	bne.n	8008b68 <_strtod_l+0x380>
 8008b18:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008b1a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008b1e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008b22:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008b26:	e698      	b.n	800885a <_strtod_l+0x72>
 8008b28:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008b2a:	fb08 2101 	mla	r1, r8, r1, r2
 8008b2e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008b32:	920e      	str	r2, [sp, #56]	@ 0x38
 8008b34:	e7b5      	b.n	8008aa2 <_strtod_l+0x2ba>
 8008b36:	2a6e      	cmp	r2, #110	@ 0x6e
 8008b38:	e7da      	b.n	8008af0 <_strtod_l+0x308>
 8008b3a:	498c      	ldr	r1, [pc, #560]	@ (8008d6c <_strtod_l+0x584>)
 8008b3c:	a819      	add	r0, sp, #100	@ 0x64
 8008b3e:	f001 f93d 	bl	8009dbc <__match>
 8008b42:	2800      	cmp	r0, #0
 8008b44:	f43f aea4 	beq.w	8008890 <_strtod_l+0xa8>
 8008b48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b4a:	4989      	ldr	r1, [pc, #548]	@ (8008d70 <_strtod_l+0x588>)
 8008b4c:	3b01      	subs	r3, #1
 8008b4e:	a819      	add	r0, sp, #100	@ 0x64
 8008b50:	9319      	str	r3, [sp, #100]	@ 0x64
 8008b52:	f001 f933 	bl	8009dbc <__match>
 8008b56:	b910      	cbnz	r0, 8008b5e <_strtod_l+0x376>
 8008b58:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008b5a:	3301      	adds	r3, #1
 8008b5c:	9319      	str	r3, [sp, #100]	@ 0x64
 8008b5e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008d80 <_strtod_l+0x598>
 8008b62:	f04f 0a00 	mov.w	sl, #0
 8008b66:	e678      	b.n	800885a <_strtod_l+0x72>
 8008b68:	4882      	ldr	r0, [pc, #520]	@ (8008d74 <_strtod_l+0x58c>)
 8008b6a:	f000 fe2d 	bl	80097c8 <nan>
 8008b6e:	ec5b ab10 	vmov	sl, fp, d0
 8008b72:	e672      	b.n	800885a <_strtod_l+0x72>
 8008b74:	eba8 0309 	sub.w	r3, r8, r9
 8008b78:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008b7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b7c:	2f00      	cmp	r7, #0
 8008b7e:	bf08      	it	eq
 8008b80:	462f      	moveq	r7, r5
 8008b82:	2d10      	cmp	r5, #16
 8008b84:	462c      	mov	r4, r5
 8008b86:	bfa8      	it	ge
 8008b88:	2410      	movge	r4, #16
 8008b8a:	f7f7 fcf3 	bl	8000574 <__aeabi_ui2d>
 8008b8e:	2d09      	cmp	r5, #9
 8008b90:	4682      	mov	sl, r0
 8008b92:	468b      	mov	fp, r1
 8008b94:	dc13      	bgt.n	8008bbe <_strtod_l+0x3d6>
 8008b96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	f43f ae5e 	beq.w	800885a <_strtod_l+0x72>
 8008b9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ba0:	dd78      	ble.n	8008c94 <_strtod_l+0x4ac>
 8008ba2:	2b16      	cmp	r3, #22
 8008ba4:	dc5f      	bgt.n	8008c66 <_strtod_l+0x47e>
 8008ba6:	4974      	ldr	r1, [pc, #464]	@ (8008d78 <_strtod_l+0x590>)
 8008ba8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008bac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008bb0:	4652      	mov	r2, sl
 8008bb2:	465b      	mov	r3, fp
 8008bb4:	f7f7 fd58 	bl	8000668 <__aeabi_dmul>
 8008bb8:	4682      	mov	sl, r0
 8008bba:	468b      	mov	fp, r1
 8008bbc:	e64d      	b.n	800885a <_strtod_l+0x72>
 8008bbe:	4b6e      	ldr	r3, [pc, #440]	@ (8008d78 <_strtod_l+0x590>)
 8008bc0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008bc4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008bc8:	f7f7 fd4e 	bl	8000668 <__aeabi_dmul>
 8008bcc:	4682      	mov	sl, r0
 8008bce:	9808      	ldr	r0, [sp, #32]
 8008bd0:	468b      	mov	fp, r1
 8008bd2:	f7f7 fccf 	bl	8000574 <__aeabi_ui2d>
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	460b      	mov	r3, r1
 8008bda:	4650      	mov	r0, sl
 8008bdc:	4659      	mov	r1, fp
 8008bde:	f7f7 fb8d 	bl	80002fc <__adddf3>
 8008be2:	2d0f      	cmp	r5, #15
 8008be4:	4682      	mov	sl, r0
 8008be6:	468b      	mov	fp, r1
 8008be8:	ddd5      	ble.n	8008b96 <_strtod_l+0x3ae>
 8008bea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bec:	1b2c      	subs	r4, r5, r4
 8008bee:	441c      	add	r4, r3
 8008bf0:	2c00      	cmp	r4, #0
 8008bf2:	f340 8096 	ble.w	8008d22 <_strtod_l+0x53a>
 8008bf6:	f014 030f 	ands.w	r3, r4, #15
 8008bfa:	d00a      	beq.n	8008c12 <_strtod_l+0x42a>
 8008bfc:	495e      	ldr	r1, [pc, #376]	@ (8008d78 <_strtod_l+0x590>)
 8008bfe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008c02:	4652      	mov	r2, sl
 8008c04:	465b      	mov	r3, fp
 8008c06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c0a:	f7f7 fd2d 	bl	8000668 <__aeabi_dmul>
 8008c0e:	4682      	mov	sl, r0
 8008c10:	468b      	mov	fp, r1
 8008c12:	f034 040f 	bics.w	r4, r4, #15
 8008c16:	d073      	beq.n	8008d00 <_strtod_l+0x518>
 8008c18:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008c1c:	dd48      	ble.n	8008cb0 <_strtod_l+0x4c8>
 8008c1e:	2400      	movs	r4, #0
 8008c20:	46a0      	mov	r8, r4
 8008c22:	940a      	str	r4, [sp, #40]	@ 0x28
 8008c24:	46a1      	mov	r9, r4
 8008c26:	9a05      	ldr	r2, [sp, #20]
 8008c28:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008d80 <_strtod_l+0x598>
 8008c2c:	2322      	movs	r3, #34	@ 0x22
 8008c2e:	6013      	str	r3, [r2, #0]
 8008c30:	f04f 0a00 	mov.w	sl, #0
 8008c34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	f43f ae0f 	beq.w	800885a <_strtod_l+0x72>
 8008c3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008c3e:	9805      	ldr	r0, [sp, #20]
 8008c40:	f001 fa74 	bl	800a12c <_Bfree>
 8008c44:	9805      	ldr	r0, [sp, #20]
 8008c46:	4649      	mov	r1, r9
 8008c48:	f001 fa70 	bl	800a12c <_Bfree>
 8008c4c:	9805      	ldr	r0, [sp, #20]
 8008c4e:	4641      	mov	r1, r8
 8008c50:	f001 fa6c 	bl	800a12c <_Bfree>
 8008c54:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008c56:	9805      	ldr	r0, [sp, #20]
 8008c58:	f001 fa68 	bl	800a12c <_Bfree>
 8008c5c:	9805      	ldr	r0, [sp, #20]
 8008c5e:	4621      	mov	r1, r4
 8008c60:	f001 fa64 	bl	800a12c <_Bfree>
 8008c64:	e5f9      	b.n	800885a <_strtod_l+0x72>
 8008c66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c68:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	dbbc      	blt.n	8008bea <_strtod_l+0x402>
 8008c70:	4c41      	ldr	r4, [pc, #260]	@ (8008d78 <_strtod_l+0x590>)
 8008c72:	f1c5 050f 	rsb	r5, r5, #15
 8008c76:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008c7a:	4652      	mov	r2, sl
 8008c7c:	465b      	mov	r3, fp
 8008c7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008c82:	f7f7 fcf1 	bl	8000668 <__aeabi_dmul>
 8008c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c88:	1b5d      	subs	r5, r3, r5
 8008c8a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008c8e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008c92:	e78f      	b.n	8008bb4 <_strtod_l+0x3cc>
 8008c94:	3316      	adds	r3, #22
 8008c96:	dba8      	blt.n	8008bea <_strtod_l+0x402>
 8008c98:	4b37      	ldr	r3, [pc, #220]	@ (8008d78 <_strtod_l+0x590>)
 8008c9a:	eba9 0808 	sub.w	r8, r9, r8
 8008c9e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008ca2:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008ca6:	4650      	mov	r0, sl
 8008ca8:	4659      	mov	r1, fp
 8008caa:	f7f7 fe07 	bl	80008bc <__aeabi_ddiv>
 8008cae:	e783      	b.n	8008bb8 <_strtod_l+0x3d0>
 8008cb0:	4b32      	ldr	r3, [pc, #200]	@ (8008d7c <_strtod_l+0x594>)
 8008cb2:	9308      	str	r3, [sp, #32]
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	1124      	asrs	r4, r4, #4
 8008cb8:	4650      	mov	r0, sl
 8008cba:	4659      	mov	r1, fp
 8008cbc:	461e      	mov	r6, r3
 8008cbe:	2c01      	cmp	r4, #1
 8008cc0:	dc21      	bgt.n	8008d06 <_strtod_l+0x51e>
 8008cc2:	b10b      	cbz	r3, 8008cc8 <_strtod_l+0x4e0>
 8008cc4:	4682      	mov	sl, r0
 8008cc6:	468b      	mov	fp, r1
 8008cc8:	492c      	ldr	r1, [pc, #176]	@ (8008d7c <_strtod_l+0x594>)
 8008cca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008cce:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008cd2:	4652      	mov	r2, sl
 8008cd4:	465b      	mov	r3, fp
 8008cd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cda:	f7f7 fcc5 	bl	8000668 <__aeabi_dmul>
 8008cde:	4b28      	ldr	r3, [pc, #160]	@ (8008d80 <_strtod_l+0x598>)
 8008ce0:	460a      	mov	r2, r1
 8008ce2:	400b      	ands	r3, r1
 8008ce4:	4927      	ldr	r1, [pc, #156]	@ (8008d84 <_strtod_l+0x59c>)
 8008ce6:	428b      	cmp	r3, r1
 8008ce8:	4682      	mov	sl, r0
 8008cea:	d898      	bhi.n	8008c1e <_strtod_l+0x436>
 8008cec:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008cf0:	428b      	cmp	r3, r1
 8008cf2:	bf86      	itte	hi
 8008cf4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008d88 <_strtod_l+0x5a0>
 8008cf8:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8008cfc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008d00:	2300      	movs	r3, #0
 8008d02:	9308      	str	r3, [sp, #32]
 8008d04:	e07a      	b.n	8008dfc <_strtod_l+0x614>
 8008d06:	07e2      	lsls	r2, r4, #31
 8008d08:	d505      	bpl.n	8008d16 <_strtod_l+0x52e>
 8008d0a:	9b08      	ldr	r3, [sp, #32]
 8008d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d10:	f7f7 fcaa 	bl	8000668 <__aeabi_dmul>
 8008d14:	2301      	movs	r3, #1
 8008d16:	9a08      	ldr	r2, [sp, #32]
 8008d18:	3208      	adds	r2, #8
 8008d1a:	3601      	adds	r6, #1
 8008d1c:	1064      	asrs	r4, r4, #1
 8008d1e:	9208      	str	r2, [sp, #32]
 8008d20:	e7cd      	b.n	8008cbe <_strtod_l+0x4d6>
 8008d22:	d0ed      	beq.n	8008d00 <_strtod_l+0x518>
 8008d24:	4264      	negs	r4, r4
 8008d26:	f014 020f 	ands.w	r2, r4, #15
 8008d2a:	d00a      	beq.n	8008d42 <_strtod_l+0x55a>
 8008d2c:	4b12      	ldr	r3, [pc, #72]	@ (8008d78 <_strtod_l+0x590>)
 8008d2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d32:	4650      	mov	r0, sl
 8008d34:	4659      	mov	r1, fp
 8008d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d3a:	f7f7 fdbf 	bl	80008bc <__aeabi_ddiv>
 8008d3e:	4682      	mov	sl, r0
 8008d40:	468b      	mov	fp, r1
 8008d42:	1124      	asrs	r4, r4, #4
 8008d44:	d0dc      	beq.n	8008d00 <_strtod_l+0x518>
 8008d46:	2c1f      	cmp	r4, #31
 8008d48:	dd20      	ble.n	8008d8c <_strtod_l+0x5a4>
 8008d4a:	2400      	movs	r4, #0
 8008d4c:	46a0      	mov	r8, r4
 8008d4e:	940a      	str	r4, [sp, #40]	@ 0x28
 8008d50:	46a1      	mov	r9, r4
 8008d52:	9a05      	ldr	r2, [sp, #20]
 8008d54:	2322      	movs	r3, #34	@ 0x22
 8008d56:	f04f 0a00 	mov.w	sl, #0
 8008d5a:	f04f 0b00 	mov.w	fp, #0
 8008d5e:	6013      	str	r3, [r2, #0]
 8008d60:	e768      	b.n	8008c34 <_strtod_l+0x44c>
 8008d62:	bf00      	nop
 8008d64:	0800b4df 	.word	0x0800b4df
 8008d68:	0800b4e4 	.word	0x0800b4e4
 8008d6c:	0800b4d6 	.word	0x0800b4d6
 8008d70:	0800b4d9 	.word	0x0800b4d9
 8008d74:	0800b5ec 	.word	0x0800b5ec
 8008d78:	0800b6f0 	.word	0x0800b6f0
 8008d7c:	0800b6c8 	.word	0x0800b6c8
 8008d80:	7ff00000 	.word	0x7ff00000
 8008d84:	7ca00000 	.word	0x7ca00000
 8008d88:	7fefffff 	.word	0x7fefffff
 8008d8c:	f014 0310 	ands.w	r3, r4, #16
 8008d90:	bf18      	it	ne
 8008d92:	236a      	movne	r3, #106	@ 0x6a
 8008d94:	4ea9      	ldr	r6, [pc, #676]	@ (800903c <_strtod_l+0x854>)
 8008d96:	9308      	str	r3, [sp, #32]
 8008d98:	4650      	mov	r0, sl
 8008d9a:	4659      	mov	r1, fp
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	07e2      	lsls	r2, r4, #31
 8008da0:	d504      	bpl.n	8008dac <_strtod_l+0x5c4>
 8008da2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008da6:	f7f7 fc5f 	bl	8000668 <__aeabi_dmul>
 8008daa:	2301      	movs	r3, #1
 8008dac:	1064      	asrs	r4, r4, #1
 8008dae:	f106 0608 	add.w	r6, r6, #8
 8008db2:	d1f4      	bne.n	8008d9e <_strtod_l+0x5b6>
 8008db4:	b10b      	cbz	r3, 8008dba <_strtod_l+0x5d2>
 8008db6:	4682      	mov	sl, r0
 8008db8:	468b      	mov	fp, r1
 8008dba:	9b08      	ldr	r3, [sp, #32]
 8008dbc:	b1b3      	cbz	r3, 8008dec <_strtod_l+0x604>
 8008dbe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008dc2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	4659      	mov	r1, fp
 8008dca:	dd0f      	ble.n	8008dec <_strtod_l+0x604>
 8008dcc:	2b1f      	cmp	r3, #31
 8008dce:	dd55      	ble.n	8008e7c <_strtod_l+0x694>
 8008dd0:	2b34      	cmp	r3, #52	@ 0x34
 8008dd2:	bfde      	ittt	le
 8008dd4:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8008dd8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008ddc:	4093      	lslle	r3, r2
 8008dde:	f04f 0a00 	mov.w	sl, #0
 8008de2:	bfcc      	ite	gt
 8008de4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008de8:	ea03 0b01 	andle.w	fp, r3, r1
 8008dec:	2200      	movs	r2, #0
 8008dee:	2300      	movs	r3, #0
 8008df0:	4650      	mov	r0, sl
 8008df2:	4659      	mov	r1, fp
 8008df4:	f7f7 fea0 	bl	8000b38 <__aeabi_dcmpeq>
 8008df8:	2800      	cmp	r0, #0
 8008dfa:	d1a6      	bne.n	8008d4a <_strtod_l+0x562>
 8008dfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008dfe:	9300      	str	r3, [sp, #0]
 8008e00:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008e02:	9805      	ldr	r0, [sp, #20]
 8008e04:	462b      	mov	r3, r5
 8008e06:	463a      	mov	r2, r7
 8008e08:	f001 f9f8 	bl	800a1fc <__s2b>
 8008e0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008e0e:	2800      	cmp	r0, #0
 8008e10:	f43f af05 	beq.w	8008c1e <_strtod_l+0x436>
 8008e14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e16:	2a00      	cmp	r2, #0
 8008e18:	eba9 0308 	sub.w	r3, r9, r8
 8008e1c:	bfa8      	it	ge
 8008e1e:	2300      	movge	r3, #0
 8008e20:	9312      	str	r3, [sp, #72]	@ 0x48
 8008e22:	2400      	movs	r4, #0
 8008e24:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008e28:	9316      	str	r3, [sp, #88]	@ 0x58
 8008e2a:	46a0      	mov	r8, r4
 8008e2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e2e:	9805      	ldr	r0, [sp, #20]
 8008e30:	6859      	ldr	r1, [r3, #4]
 8008e32:	f001 f93b 	bl	800a0ac <_Balloc>
 8008e36:	4681      	mov	r9, r0
 8008e38:	2800      	cmp	r0, #0
 8008e3a:	f43f aef4 	beq.w	8008c26 <_strtod_l+0x43e>
 8008e3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e40:	691a      	ldr	r2, [r3, #16]
 8008e42:	3202      	adds	r2, #2
 8008e44:	f103 010c 	add.w	r1, r3, #12
 8008e48:	0092      	lsls	r2, r2, #2
 8008e4a:	300c      	adds	r0, #12
 8008e4c:	f000 fcab 	bl	80097a6 <memcpy>
 8008e50:	ec4b ab10 	vmov	d0, sl, fp
 8008e54:	9805      	ldr	r0, [sp, #20]
 8008e56:	aa1c      	add	r2, sp, #112	@ 0x70
 8008e58:	a91b      	add	r1, sp, #108	@ 0x6c
 8008e5a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008e5e:	f001 fd09 	bl	800a874 <__d2b>
 8008e62:	901a      	str	r0, [sp, #104]	@ 0x68
 8008e64:	2800      	cmp	r0, #0
 8008e66:	f43f aede 	beq.w	8008c26 <_strtod_l+0x43e>
 8008e6a:	9805      	ldr	r0, [sp, #20]
 8008e6c:	2101      	movs	r1, #1
 8008e6e:	f001 fa5b 	bl	800a328 <__i2b>
 8008e72:	4680      	mov	r8, r0
 8008e74:	b948      	cbnz	r0, 8008e8a <_strtod_l+0x6a2>
 8008e76:	f04f 0800 	mov.w	r8, #0
 8008e7a:	e6d4      	b.n	8008c26 <_strtod_l+0x43e>
 8008e7c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008e80:	fa02 f303 	lsl.w	r3, r2, r3
 8008e84:	ea03 0a0a 	and.w	sl, r3, sl
 8008e88:	e7b0      	b.n	8008dec <_strtod_l+0x604>
 8008e8a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008e8c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008e8e:	2d00      	cmp	r5, #0
 8008e90:	bfab      	itete	ge
 8008e92:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008e94:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008e96:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008e98:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008e9a:	bfac      	ite	ge
 8008e9c:	18ef      	addge	r7, r5, r3
 8008e9e:	1b5e      	sublt	r6, r3, r5
 8008ea0:	9b08      	ldr	r3, [sp, #32]
 8008ea2:	1aed      	subs	r5, r5, r3
 8008ea4:	4415      	add	r5, r2
 8008ea6:	4b66      	ldr	r3, [pc, #408]	@ (8009040 <_strtod_l+0x858>)
 8008ea8:	3d01      	subs	r5, #1
 8008eaa:	429d      	cmp	r5, r3
 8008eac:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008eb0:	da50      	bge.n	8008f54 <_strtod_l+0x76c>
 8008eb2:	1b5b      	subs	r3, r3, r5
 8008eb4:	2b1f      	cmp	r3, #31
 8008eb6:	eba2 0203 	sub.w	r2, r2, r3
 8008eba:	f04f 0101 	mov.w	r1, #1
 8008ebe:	dc3d      	bgt.n	8008f3c <_strtod_l+0x754>
 8008ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8008ec4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	9310      	str	r3, [sp, #64]	@ 0x40
 8008eca:	18bd      	adds	r5, r7, r2
 8008ecc:	9b08      	ldr	r3, [sp, #32]
 8008ece:	42af      	cmp	r7, r5
 8008ed0:	4416      	add	r6, r2
 8008ed2:	441e      	add	r6, r3
 8008ed4:	463b      	mov	r3, r7
 8008ed6:	bfa8      	it	ge
 8008ed8:	462b      	movge	r3, r5
 8008eda:	42b3      	cmp	r3, r6
 8008edc:	bfa8      	it	ge
 8008ede:	4633      	movge	r3, r6
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	bfc2      	ittt	gt
 8008ee4:	1aed      	subgt	r5, r5, r3
 8008ee6:	1af6      	subgt	r6, r6, r3
 8008ee8:	1aff      	subgt	r7, r7, r3
 8008eea:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	dd16      	ble.n	8008f1e <_strtod_l+0x736>
 8008ef0:	4641      	mov	r1, r8
 8008ef2:	9805      	ldr	r0, [sp, #20]
 8008ef4:	461a      	mov	r2, r3
 8008ef6:	f001 fad7 	bl	800a4a8 <__pow5mult>
 8008efa:	4680      	mov	r8, r0
 8008efc:	2800      	cmp	r0, #0
 8008efe:	d0ba      	beq.n	8008e76 <_strtod_l+0x68e>
 8008f00:	4601      	mov	r1, r0
 8008f02:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008f04:	9805      	ldr	r0, [sp, #20]
 8008f06:	f001 fa25 	bl	800a354 <__multiply>
 8008f0a:	900e      	str	r0, [sp, #56]	@ 0x38
 8008f0c:	2800      	cmp	r0, #0
 8008f0e:	f43f ae8a 	beq.w	8008c26 <_strtod_l+0x43e>
 8008f12:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f14:	9805      	ldr	r0, [sp, #20]
 8008f16:	f001 f909 	bl	800a12c <_Bfree>
 8008f1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f1c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f1e:	2d00      	cmp	r5, #0
 8008f20:	dc1d      	bgt.n	8008f5e <_strtod_l+0x776>
 8008f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	dd23      	ble.n	8008f70 <_strtod_l+0x788>
 8008f28:	4649      	mov	r1, r9
 8008f2a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008f2c:	9805      	ldr	r0, [sp, #20]
 8008f2e:	f001 fabb 	bl	800a4a8 <__pow5mult>
 8008f32:	4681      	mov	r9, r0
 8008f34:	b9e0      	cbnz	r0, 8008f70 <_strtod_l+0x788>
 8008f36:	f04f 0900 	mov.w	r9, #0
 8008f3a:	e674      	b.n	8008c26 <_strtod_l+0x43e>
 8008f3c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008f40:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008f44:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008f48:	35e2      	adds	r5, #226	@ 0xe2
 8008f4a:	fa01 f305 	lsl.w	r3, r1, r5
 8008f4e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008f50:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008f52:	e7ba      	b.n	8008eca <_strtod_l+0x6e2>
 8008f54:	2300      	movs	r3, #0
 8008f56:	9310      	str	r3, [sp, #64]	@ 0x40
 8008f58:	2301      	movs	r3, #1
 8008f5a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008f5c:	e7b5      	b.n	8008eca <_strtod_l+0x6e2>
 8008f5e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f60:	9805      	ldr	r0, [sp, #20]
 8008f62:	462a      	mov	r2, r5
 8008f64:	f001 fafa 	bl	800a55c <__lshift>
 8008f68:	901a      	str	r0, [sp, #104]	@ 0x68
 8008f6a:	2800      	cmp	r0, #0
 8008f6c:	d1d9      	bne.n	8008f22 <_strtod_l+0x73a>
 8008f6e:	e65a      	b.n	8008c26 <_strtod_l+0x43e>
 8008f70:	2e00      	cmp	r6, #0
 8008f72:	dd07      	ble.n	8008f84 <_strtod_l+0x79c>
 8008f74:	4649      	mov	r1, r9
 8008f76:	9805      	ldr	r0, [sp, #20]
 8008f78:	4632      	mov	r2, r6
 8008f7a:	f001 faef 	bl	800a55c <__lshift>
 8008f7e:	4681      	mov	r9, r0
 8008f80:	2800      	cmp	r0, #0
 8008f82:	d0d8      	beq.n	8008f36 <_strtod_l+0x74e>
 8008f84:	2f00      	cmp	r7, #0
 8008f86:	dd08      	ble.n	8008f9a <_strtod_l+0x7b2>
 8008f88:	4641      	mov	r1, r8
 8008f8a:	9805      	ldr	r0, [sp, #20]
 8008f8c:	463a      	mov	r2, r7
 8008f8e:	f001 fae5 	bl	800a55c <__lshift>
 8008f92:	4680      	mov	r8, r0
 8008f94:	2800      	cmp	r0, #0
 8008f96:	f43f ae46 	beq.w	8008c26 <_strtod_l+0x43e>
 8008f9a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f9c:	9805      	ldr	r0, [sp, #20]
 8008f9e:	464a      	mov	r2, r9
 8008fa0:	f001 fb64 	bl	800a66c <__mdiff>
 8008fa4:	4604      	mov	r4, r0
 8008fa6:	2800      	cmp	r0, #0
 8008fa8:	f43f ae3d 	beq.w	8008c26 <_strtod_l+0x43e>
 8008fac:	68c3      	ldr	r3, [r0, #12]
 8008fae:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	60c3      	str	r3, [r0, #12]
 8008fb4:	4641      	mov	r1, r8
 8008fb6:	f001 fb3d 	bl	800a634 <__mcmp>
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	da46      	bge.n	800904c <_strtod_l+0x864>
 8008fbe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fc0:	ea53 030a 	orrs.w	r3, r3, sl
 8008fc4:	d16c      	bne.n	80090a0 <_strtod_l+0x8b8>
 8008fc6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d168      	bne.n	80090a0 <_strtod_l+0x8b8>
 8008fce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008fd2:	0d1b      	lsrs	r3, r3, #20
 8008fd4:	051b      	lsls	r3, r3, #20
 8008fd6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008fda:	d961      	bls.n	80090a0 <_strtod_l+0x8b8>
 8008fdc:	6963      	ldr	r3, [r4, #20]
 8008fde:	b913      	cbnz	r3, 8008fe6 <_strtod_l+0x7fe>
 8008fe0:	6923      	ldr	r3, [r4, #16]
 8008fe2:	2b01      	cmp	r3, #1
 8008fe4:	dd5c      	ble.n	80090a0 <_strtod_l+0x8b8>
 8008fe6:	4621      	mov	r1, r4
 8008fe8:	2201      	movs	r2, #1
 8008fea:	9805      	ldr	r0, [sp, #20]
 8008fec:	f001 fab6 	bl	800a55c <__lshift>
 8008ff0:	4641      	mov	r1, r8
 8008ff2:	4604      	mov	r4, r0
 8008ff4:	f001 fb1e 	bl	800a634 <__mcmp>
 8008ff8:	2800      	cmp	r0, #0
 8008ffa:	dd51      	ble.n	80090a0 <_strtod_l+0x8b8>
 8008ffc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009000:	9a08      	ldr	r2, [sp, #32]
 8009002:	0d1b      	lsrs	r3, r3, #20
 8009004:	051b      	lsls	r3, r3, #20
 8009006:	2a00      	cmp	r2, #0
 8009008:	d06b      	beq.n	80090e2 <_strtod_l+0x8fa>
 800900a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800900e:	d868      	bhi.n	80090e2 <_strtod_l+0x8fa>
 8009010:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009014:	f67f ae9d 	bls.w	8008d52 <_strtod_l+0x56a>
 8009018:	4b0a      	ldr	r3, [pc, #40]	@ (8009044 <_strtod_l+0x85c>)
 800901a:	4650      	mov	r0, sl
 800901c:	4659      	mov	r1, fp
 800901e:	2200      	movs	r2, #0
 8009020:	f7f7 fb22 	bl	8000668 <__aeabi_dmul>
 8009024:	4b08      	ldr	r3, [pc, #32]	@ (8009048 <_strtod_l+0x860>)
 8009026:	400b      	ands	r3, r1
 8009028:	4682      	mov	sl, r0
 800902a:	468b      	mov	fp, r1
 800902c:	2b00      	cmp	r3, #0
 800902e:	f47f ae05 	bne.w	8008c3c <_strtod_l+0x454>
 8009032:	9a05      	ldr	r2, [sp, #20]
 8009034:	2322      	movs	r3, #34	@ 0x22
 8009036:	6013      	str	r3, [r2, #0]
 8009038:	e600      	b.n	8008c3c <_strtod_l+0x454>
 800903a:	bf00      	nop
 800903c:	0800b510 	.word	0x0800b510
 8009040:	fffffc02 	.word	0xfffffc02
 8009044:	39500000 	.word	0x39500000
 8009048:	7ff00000 	.word	0x7ff00000
 800904c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009050:	d165      	bne.n	800911e <_strtod_l+0x936>
 8009052:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009054:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009058:	b35a      	cbz	r2, 80090b2 <_strtod_l+0x8ca>
 800905a:	4a9f      	ldr	r2, [pc, #636]	@ (80092d8 <_strtod_l+0xaf0>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d12b      	bne.n	80090b8 <_strtod_l+0x8d0>
 8009060:	9b08      	ldr	r3, [sp, #32]
 8009062:	4651      	mov	r1, sl
 8009064:	b303      	cbz	r3, 80090a8 <_strtod_l+0x8c0>
 8009066:	4b9d      	ldr	r3, [pc, #628]	@ (80092dc <_strtod_l+0xaf4>)
 8009068:	465a      	mov	r2, fp
 800906a:	4013      	ands	r3, r2
 800906c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009070:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009074:	d81b      	bhi.n	80090ae <_strtod_l+0x8c6>
 8009076:	0d1b      	lsrs	r3, r3, #20
 8009078:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800907c:	fa02 f303 	lsl.w	r3, r2, r3
 8009080:	4299      	cmp	r1, r3
 8009082:	d119      	bne.n	80090b8 <_strtod_l+0x8d0>
 8009084:	4b96      	ldr	r3, [pc, #600]	@ (80092e0 <_strtod_l+0xaf8>)
 8009086:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009088:	429a      	cmp	r2, r3
 800908a:	d102      	bne.n	8009092 <_strtod_l+0x8aa>
 800908c:	3101      	adds	r1, #1
 800908e:	f43f adca 	beq.w	8008c26 <_strtod_l+0x43e>
 8009092:	4b92      	ldr	r3, [pc, #584]	@ (80092dc <_strtod_l+0xaf4>)
 8009094:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009096:	401a      	ands	r2, r3
 8009098:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800909c:	f04f 0a00 	mov.w	sl, #0
 80090a0:	9b08      	ldr	r3, [sp, #32]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d1b8      	bne.n	8009018 <_strtod_l+0x830>
 80090a6:	e5c9      	b.n	8008c3c <_strtod_l+0x454>
 80090a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80090ac:	e7e8      	b.n	8009080 <_strtod_l+0x898>
 80090ae:	4613      	mov	r3, r2
 80090b0:	e7e6      	b.n	8009080 <_strtod_l+0x898>
 80090b2:	ea53 030a 	orrs.w	r3, r3, sl
 80090b6:	d0a1      	beq.n	8008ffc <_strtod_l+0x814>
 80090b8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80090ba:	b1db      	cbz	r3, 80090f4 <_strtod_l+0x90c>
 80090bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80090be:	4213      	tst	r3, r2
 80090c0:	d0ee      	beq.n	80090a0 <_strtod_l+0x8b8>
 80090c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090c4:	9a08      	ldr	r2, [sp, #32]
 80090c6:	4650      	mov	r0, sl
 80090c8:	4659      	mov	r1, fp
 80090ca:	b1bb      	cbz	r3, 80090fc <_strtod_l+0x914>
 80090cc:	f7ff fb6d 	bl	80087aa <sulp>
 80090d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80090d4:	ec53 2b10 	vmov	r2, r3, d0
 80090d8:	f7f7 f910 	bl	80002fc <__adddf3>
 80090dc:	4682      	mov	sl, r0
 80090de:	468b      	mov	fp, r1
 80090e0:	e7de      	b.n	80090a0 <_strtod_l+0x8b8>
 80090e2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80090e6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80090ea:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80090ee:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80090f2:	e7d5      	b.n	80090a0 <_strtod_l+0x8b8>
 80090f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80090f6:	ea13 0f0a 	tst.w	r3, sl
 80090fa:	e7e1      	b.n	80090c0 <_strtod_l+0x8d8>
 80090fc:	f7ff fb55 	bl	80087aa <sulp>
 8009100:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009104:	ec53 2b10 	vmov	r2, r3, d0
 8009108:	f7f7 f8f6 	bl	80002f8 <__aeabi_dsub>
 800910c:	2200      	movs	r2, #0
 800910e:	2300      	movs	r3, #0
 8009110:	4682      	mov	sl, r0
 8009112:	468b      	mov	fp, r1
 8009114:	f7f7 fd10 	bl	8000b38 <__aeabi_dcmpeq>
 8009118:	2800      	cmp	r0, #0
 800911a:	d0c1      	beq.n	80090a0 <_strtod_l+0x8b8>
 800911c:	e619      	b.n	8008d52 <_strtod_l+0x56a>
 800911e:	4641      	mov	r1, r8
 8009120:	4620      	mov	r0, r4
 8009122:	f001 fbff 	bl	800a924 <__ratio>
 8009126:	ec57 6b10 	vmov	r6, r7, d0
 800912a:	2200      	movs	r2, #0
 800912c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009130:	4630      	mov	r0, r6
 8009132:	4639      	mov	r1, r7
 8009134:	f7f7 fd14 	bl	8000b60 <__aeabi_dcmple>
 8009138:	2800      	cmp	r0, #0
 800913a:	d06f      	beq.n	800921c <_strtod_l+0xa34>
 800913c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800913e:	2b00      	cmp	r3, #0
 8009140:	d17a      	bne.n	8009238 <_strtod_l+0xa50>
 8009142:	f1ba 0f00 	cmp.w	sl, #0
 8009146:	d158      	bne.n	80091fa <_strtod_l+0xa12>
 8009148:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800914a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800914e:	2b00      	cmp	r3, #0
 8009150:	d15a      	bne.n	8009208 <_strtod_l+0xa20>
 8009152:	4b64      	ldr	r3, [pc, #400]	@ (80092e4 <_strtod_l+0xafc>)
 8009154:	2200      	movs	r2, #0
 8009156:	4630      	mov	r0, r6
 8009158:	4639      	mov	r1, r7
 800915a:	f7f7 fcf7 	bl	8000b4c <__aeabi_dcmplt>
 800915e:	2800      	cmp	r0, #0
 8009160:	d159      	bne.n	8009216 <_strtod_l+0xa2e>
 8009162:	4630      	mov	r0, r6
 8009164:	4639      	mov	r1, r7
 8009166:	4b60      	ldr	r3, [pc, #384]	@ (80092e8 <_strtod_l+0xb00>)
 8009168:	2200      	movs	r2, #0
 800916a:	f7f7 fa7d 	bl	8000668 <__aeabi_dmul>
 800916e:	4606      	mov	r6, r0
 8009170:	460f      	mov	r7, r1
 8009172:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009176:	9606      	str	r6, [sp, #24]
 8009178:	9307      	str	r3, [sp, #28]
 800917a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800917e:	4d57      	ldr	r5, [pc, #348]	@ (80092dc <_strtod_l+0xaf4>)
 8009180:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009184:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009186:	401d      	ands	r5, r3
 8009188:	4b58      	ldr	r3, [pc, #352]	@ (80092ec <_strtod_l+0xb04>)
 800918a:	429d      	cmp	r5, r3
 800918c:	f040 80b2 	bne.w	80092f4 <_strtod_l+0xb0c>
 8009190:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009192:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009196:	ec4b ab10 	vmov	d0, sl, fp
 800919a:	f001 fafb 	bl	800a794 <__ulp>
 800919e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80091a2:	ec51 0b10 	vmov	r0, r1, d0
 80091a6:	f7f7 fa5f 	bl	8000668 <__aeabi_dmul>
 80091aa:	4652      	mov	r2, sl
 80091ac:	465b      	mov	r3, fp
 80091ae:	f7f7 f8a5 	bl	80002fc <__adddf3>
 80091b2:	460b      	mov	r3, r1
 80091b4:	4949      	ldr	r1, [pc, #292]	@ (80092dc <_strtod_l+0xaf4>)
 80091b6:	4a4e      	ldr	r2, [pc, #312]	@ (80092f0 <_strtod_l+0xb08>)
 80091b8:	4019      	ands	r1, r3
 80091ba:	4291      	cmp	r1, r2
 80091bc:	4682      	mov	sl, r0
 80091be:	d942      	bls.n	8009246 <_strtod_l+0xa5e>
 80091c0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80091c2:	4b47      	ldr	r3, [pc, #284]	@ (80092e0 <_strtod_l+0xaf8>)
 80091c4:	429a      	cmp	r2, r3
 80091c6:	d103      	bne.n	80091d0 <_strtod_l+0x9e8>
 80091c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80091ca:	3301      	adds	r3, #1
 80091cc:	f43f ad2b 	beq.w	8008c26 <_strtod_l+0x43e>
 80091d0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80092e0 <_strtod_l+0xaf8>
 80091d4:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80091d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80091da:	9805      	ldr	r0, [sp, #20]
 80091dc:	f000 ffa6 	bl	800a12c <_Bfree>
 80091e0:	9805      	ldr	r0, [sp, #20]
 80091e2:	4649      	mov	r1, r9
 80091e4:	f000 ffa2 	bl	800a12c <_Bfree>
 80091e8:	9805      	ldr	r0, [sp, #20]
 80091ea:	4641      	mov	r1, r8
 80091ec:	f000 ff9e 	bl	800a12c <_Bfree>
 80091f0:	9805      	ldr	r0, [sp, #20]
 80091f2:	4621      	mov	r1, r4
 80091f4:	f000 ff9a 	bl	800a12c <_Bfree>
 80091f8:	e618      	b.n	8008e2c <_strtod_l+0x644>
 80091fa:	f1ba 0f01 	cmp.w	sl, #1
 80091fe:	d103      	bne.n	8009208 <_strtod_l+0xa20>
 8009200:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009202:	2b00      	cmp	r3, #0
 8009204:	f43f ada5 	beq.w	8008d52 <_strtod_l+0x56a>
 8009208:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80092b8 <_strtod_l+0xad0>
 800920c:	4f35      	ldr	r7, [pc, #212]	@ (80092e4 <_strtod_l+0xafc>)
 800920e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009212:	2600      	movs	r6, #0
 8009214:	e7b1      	b.n	800917a <_strtod_l+0x992>
 8009216:	4f34      	ldr	r7, [pc, #208]	@ (80092e8 <_strtod_l+0xb00>)
 8009218:	2600      	movs	r6, #0
 800921a:	e7aa      	b.n	8009172 <_strtod_l+0x98a>
 800921c:	4b32      	ldr	r3, [pc, #200]	@ (80092e8 <_strtod_l+0xb00>)
 800921e:	4630      	mov	r0, r6
 8009220:	4639      	mov	r1, r7
 8009222:	2200      	movs	r2, #0
 8009224:	f7f7 fa20 	bl	8000668 <__aeabi_dmul>
 8009228:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800922a:	4606      	mov	r6, r0
 800922c:	460f      	mov	r7, r1
 800922e:	2b00      	cmp	r3, #0
 8009230:	d09f      	beq.n	8009172 <_strtod_l+0x98a>
 8009232:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009236:	e7a0      	b.n	800917a <_strtod_l+0x992>
 8009238:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80092c0 <_strtod_l+0xad8>
 800923c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009240:	ec57 6b17 	vmov	r6, r7, d7
 8009244:	e799      	b.n	800917a <_strtod_l+0x992>
 8009246:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800924a:	9b08      	ldr	r3, [sp, #32]
 800924c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009250:	2b00      	cmp	r3, #0
 8009252:	d1c1      	bne.n	80091d8 <_strtod_l+0x9f0>
 8009254:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009258:	0d1b      	lsrs	r3, r3, #20
 800925a:	051b      	lsls	r3, r3, #20
 800925c:	429d      	cmp	r5, r3
 800925e:	d1bb      	bne.n	80091d8 <_strtod_l+0x9f0>
 8009260:	4630      	mov	r0, r6
 8009262:	4639      	mov	r1, r7
 8009264:	f7f7 fcfa 	bl	8000c5c <__aeabi_d2lz>
 8009268:	f7f7 f9d0 	bl	800060c <__aeabi_l2d>
 800926c:	4602      	mov	r2, r0
 800926e:	460b      	mov	r3, r1
 8009270:	4630      	mov	r0, r6
 8009272:	4639      	mov	r1, r7
 8009274:	f7f7 f840 	bl	80002f8 <__aeabi_dsub>
 8009278:	460b      	mov	r3, r1
 800927a:	4602      	mov	r2, r0
 800927c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009280:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009284:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009286:	ea46 060a 	orr.w	r6, r6, sl
 800928a:	431e      	orrs	r6, r3
 800928c:	d06f      	beq.n	800936e <_strtod_l+0xb86>
 800928e:	a30e      	add	r3, pc, #56	@ (adr r3, 80092c8 <_strtod_l+0xae0>)
 8009290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009294:	f7f7 fc5a 	bl	8000b4c <__aeabi_dcmplt>
 8009298:	2800      	cmp	r0, #0
 800929a:	f47f accf 	bne.w	8008c3c <_strtod_l+0x454>
 800929e:	a30c      	add	r3, pc, #48	@ (adr r3, 80092d0 <_strtod_l+0xae8>)
 80092a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80092a8:	f7f7 fc6e 	bl	8000b88 <__aeabi_dcmpgt>
 80092ac:	2800      	cmp	r0, #0
 80092ae:	d093      	beq.n	80091d8 <_strtod_l+0x9f0>
 80092b0:	e4c4      	b.n	8008c3c <_strtod_l+0x454>
 80092b2:	bf00      	nop
 80092b4:	f3af 8000 	nop.w
 80092b8:	00000000 	.word	0x00000000
 80092bc:	bff00000 	.word	0xbff00000
 80092c0:	00000000 	.word	0x00000000
 80092c4:	3ff00000 	.word	0x3ff00000
 80092c8:	94a03595 	.word	0x94a03595
 80092cc:	3fdfffff 	.word	0x3fdfffff
 80092d0:	35afe535 	.word	0x35afe535
 80092d4:	3fe00000 	.word	0x3fe00000
 80092d8:	000fffff 	.word	0x000fffff
 80092dc:	7ff00000 	.word	0x7ff00000
 80092e0:	7fefffff 	.word	0x7fefffff
 80092e4:	3ff00000 	.word	0x3ff00000
 80092e8:	3fe00000 	.word	0x3fe00000
 80092ec:	7fe00000 	.word	0x7fe00000
 80092f0:	7c9fffff 	.word	0x7c9fffff
 80092f4:	9b08      	ldr	r3, [sp, #32]
 80092f6:	b323      	cbz	r3, 8009342 <_strtod_l+0xb5a>
 80092f8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80092fc:	d821      	bhi.n	8009342 <_strtod_l+0xb5a>
 80092fe:	a328      	add	r3, pc, #160	@ (adr r3, 80093a0 <_strtod_l+0xbb8>)
 8009300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009304:	4630      	mov	r0, r6
 8009306:	4639      	mov	r1, r7
 8009308:	f7f7 fc2a 	bl	8000b60 <__aeabi_dcmple>
 800930c:	b1a0      	cbz	r0, 8009338 <_strtod_l+0xb50>
 800930e:	4639      	mov	r1, r7
 8009310:	4630      	mov	r0, r6
 8009312:	f7f7 fc6b 	bl	8000bec <__aeabi_d2uiz>
 8009316:	2801      	cmp	r0, #1
 8009318:	bf38      	it	cc
 800931a:	2001      	movcc	r0, #1
 800931c:	f7f7 f92a 	bl	8000574 <__aeabi_ui2d>
 8009320:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009322:	4606      	mov	r6, r0
 8009324:	460f      	mov	r7, r1
 8009326:	b9fb      	cbnz	r3, 8009368 <_strtod_l+0xb80>
 8009328:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800932c:	9014      	str	r0, [sp, #80]	@ 0x50
 800932e:	9315      	str	r3, [sp, #84]	@ 0x54
 8009330:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009334:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009338:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800933a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800933e:	1b5b      	subs	r3, r3, r5
 8009340:	9311      	str	r3, [sp, #68]	@ 0x44
 8009342:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009346:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800934a:	f001 fa23 	bl	800a794 <__ulp>
 800934e:	4650      	mov	r0, sl
 8009350:	ec53 2b10 	vmov	r2, r3, d0
 8009354:	4659      	mov	r1, fp
 8009356:	f7f7 f987 	bl	8000668 <__aeabi_dmul>
 800935a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800935e:	f7f6 ffcd 	bl	80002fc <__adddf3>
 8009362:	4682      	mov	sl, r0
 8009364:	468b      	mov	fp, r1
 8009366:	e770      	b.n	800924a <_strtod_l+0xa62>
 8009368:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800936c:	e7e0      	b.n	8009330 <_strtod_l+0xb48>
 800936e:	a30e      	add	r3, pc, #56	@ (adr r3, 80093a8 <_strtod_l+0xbc0>)
 8009370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009374:	f7f7 fbea 	bl	8000b4c <__aeabi_dcmplt>
 8009378:	e798      	b.n	80092ac <_strtod_l+0xac4>
 800937a:	2300      	movs	r3, #0
 800937c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800937e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009380:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009382:	6013      	str	r3, [r2, #0]
 8009384:	f7ff ba6d 	b.w	8008862 <_strtod_l+0x7a>
 8009388:	2a65      	cmp	r2, #101	@ 0x65
 800938a:	f43f ab66 	beq.w	8008a5a <_strtod_l+0x272>
 800938e:	2a45      	cmp	r2, #69	@ 0x45
 8009390:	f43f ab63 	beq.w	8008a5a <_strtod_l+0x272>
 8009394:	2301      	movs	r3, #1
 8009396:	f7ff bb9e 	b.w	8008ad6 <_strtod_l+0x2ee>
 800939a:	bf00      	nop
 800939c:	f3af 8000 	nop.w
 80093a0:	ffc00000 	.word	0xffc00000
 80093a4:	41dfffff 	.word	0x41dfffff
 80093a8:	94a03595 	.word	0x94a03595
 80093ac:	3fcfffff 	.word	0x3fcfffff

080093b0 <strtod>:
 80093b0:	460a      	mov	r2, r1
 80093b2:	4601      	mov	r1, r0
 80093b4:	4802      	ldr	r0, [pc, #8]	@ (80093c0 <strtod+0x10>)
 80093b6:	4b03      	ldr	r3, [pc, #12]	@ (80093c4 <strtod+0x14>)
 80093b8:	6800      	ldr	r0, [r0, #0]
 80093ba:	f7ff ba15 	b.w	80087e8 <_strtod_l>
 80093be:	bf00      	nop
 80093c0:	200002a0 	.word	0x200002a0
 80093c4:	20000134 	.word	0x20000134

080093c8 <std>:
 80093c8:	2300      	movs	r3, #0
 80093ca:	b510      	push	{r4, lr}
 80093cc:	4604      	mov	r4, r0
 80093ce:	e9c0 3300 	strd	r3, r3, [r0]
 80093d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093d6:	6083      	str	r3, [r0, #8]
 80093d8:	8181      	strh	r1, [r0, #12]
 80093da:	6643      	str	r3, [r0, #100]	@ 0x64
 80093dc:	81c2      	strh	r2, [r0, #14]
 80093de:	6183      	str	r3, [r0, #24]
 80093e0:	4619      	mov	r1, r3
 80093e2:	2208      	movs	r2, #8
 80093e4:	305c      	adds	r0, #92	@ 0x5c
 80093e6:	f000 f8f4 	bl	80095d2 <memset>
 80093ea:	4b0d      	ldr	r3, [pc, #52]	@ (8009420 <std+0x58>)
 80093ec:	6263      	str	r3, [r4, #36]	@ 0x24
 80093ee:	4b0d      	ldr	r3, [pc, #52]	@ (8009424 <std+0x5c>)
 80093f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80093f2:	4b0d      	ldr	r3, [pc, #52]	@ (8009428 <std+0x60>)
 80093f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80093f6:	4b0d      	ldr	r3, [pc, #52]	@ (800942c <std+0x64>)
 80093f8:	6323      	str	r3, [r4, #48]	@ 0x30
 80093fa:	4b0d      	ldr	r3, [pc, #52]	@ (8009430 <std+0x68>)
 80093fc:	6224      	str	r4, [r4, #32]
 80093fe:	429c      	cmp	r4, r3
 8009400:	d006      	beq.n	8009410 <std+0x48>
 8009402:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009406:	4294      	cmp	r4, r2
 8009408:	d002      	beq.n	8009410 <std+0x48>
 800940a:	33d0      	adds	r3, #208	@ 0xd0
 800940c:	429c      	cmp	r4, r3
 800940e:	d105      	bne.n	800941c <std+0x54>
 8009410:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009418:	f000 b9c2 	b.w	80097a0 <__retarget_lock_init_recursive>
 800941c:	bd10      	pop	{r4, pc}
 800941e:	bf00      	nop
 8009420:	0800954d 	.word	0x0800954d
 8009424:	0800956f 	.word	0x0800956f
 8009428:	080095a7 	.word	0x080095a7
 800942c:	080095cb 	.word	0x080095cb
 8009430:	200006b0 	.word	0x200006b0

08009434 <stdio_exit_handler>:
 8009434:	4a02      	ldr	r2, [pc, #8]	@ (8009440 <stdio_exit_handler+0xc>)
 8009436:	4903      	ldr	r1, [pc, #12]	@ (8009444 <stdio_exit_handler+0x10>)
 8009438:	4803      	ldr	r0, [pc, #12]	@ (8009448 <stdio_exit_handler+0x14>)
 800943a:	f000 b869 	b.w	8009510 <_fwalk_sglue>
 800943e:	bf00      	nop
 8009440:	20000128 	.word	0x20000128
 8009444:	0800ab35 	.word	0x0800ab35
 8009448:	200002a4 	.word	0x200002a4

0800944c <cleanup_stdio>:
 800944c:	6841      	ldr	r1, [r0, #4]
 800944e:	4b0c      	ldr	r3, [pc, #48]	@ (8009480 <cleanup_stdio+0x34>)
 8009450:	4299      	cmp	r1, r3
 8009452:	b510      	push	{r4, lr}
 8009454:	4604      	mov	r4, r0
 8009456:	d001      	beq.n	800945c <cleanup_stdio+0x10>
 8009458:	f001 fb6c 	bl	800ab34 <_fflush_r>
 800945c:	68a1      	ldr	r1, [r4, #8]
 800945e:	4b09      	ldr	r3, [pc, #36]	@ (8009484 <cleanup_stdio+0x38>)
 8009460:	4299      	cmp	r1, r3
 8009462:	d002      	beq.n	800946a <cleanup_stdio+0x1e>
 8009464:	4620      	mov	r0, r4
 8009466:	f001 fb65 	bl	800ab34 <_fflush_r>
 800946a:	68e1      	ldr	r1, [r4, #12]
 800946c:	4b06      	ldr	r3, [pc, #24]	@ (8009488 <cleanup_stdio+0x3c>)
 800946e:	4299      	cmp	r1, r3
 8009470:	d004      	beq.n	800947c <cleanup_stdio+0x30>
 8009472:	4620      	mov	r0, r4
 8009474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009478:	f001 bb5c 	b.w	800ab34 <_fflush_r>
 800947c:	bd10      	pop	{r4, pc}
 800947e:	bf00      	nop
 8009480:	200006b0 	.word	0x200006b0
 8009484:	20000718 	.word	0x20000718
 8009488:	20000780 	.word	0x20000780

0800948c <global_stdio_init.part.0>:
 800948c:	b510      	push	{r4, lr}
 800948e:	4b0b      	ldr	r3, [pc, #44]	@ (80094bc <global_stdio_init.part.0+0x30>)
 8009490:	4c0b      	ldr	r4, [pc, #44]	@ (80094c0 <global_stdio_init.part.0+0x34>)
 8009492:	4a0c      	ldr	r2, [pc, #48]	@ (80094c4 <global_stdio_init.part.0+0x38>)
 8009494:	601a      	str	r2, [r3, #0]
 8009496:	4620      	mov	r0, r4
 8009498:	2200      	movs	r2, #0
 800949a:	2104      	movs	r1, #4
 800949c:	f7ff ff94 	bl	80093c8 <std>
 80094a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80094a4:	2201      	movs	r2, #1
 80094a6:	2109      	movs	r1, #9
 80094a8:	f7ff ff8e 	bl	80093c8 <std>
 80094ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80094b0:	2202      	movs	r2, #2
 80094b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094b6:	2112      	movs	r1, #18
 80094b8:	f7ff bf86 	b.w	80093c8 <std>
 80094bc:	200007e8 	.word	0x200007e8
 80094c0:	200006b0 	.word	0x200006b0
 80094c4:	08009435 	.word	0x08009435

080094c8 <__sfp_lock_acquire>:
 80094c8:	4801      	ldr	r0, [pc, #4]	@ (80094d0 <__sfp_lock_acquire+0x8>)
 80094ca:	f000 b96a 	b.w	80097a2 <__retarget_lock_acquire_recursive>
 80094ce:	bf00      	nop
 80094d0:	200007f1 	.word	0x200007f1

080094d4 <__sfp_lock_release>:
 80094d4:	4801      	ldr	r0, [pc, #4]	@ (80094dc <__sfp_lock_release+0x8>)
 80094d6:	f000 b965 	b.w	80097a4 <__retarget_lock_release_recursive>
 80094da:	bf00      	nop
 80094dc:	200007f1 	.word	0x200007f1

080094e0 <__sinit>:
 80094e0:	b510      	push	{r4, lr}
 80094e2:	4604      	mov	r4, r0
 80094e4:	f7ff fff0 	bl	80094c8 <__sfp_lock_acquire>
 80094e8:	6a23      	ldr	r3, [r4, #32]
 80094ea:	b11b      	cbz	r3, 80094f4 <__sinit+0x14>
 80094ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094f0:	f7ff bff0 	b.w	80094d4 <__sfp_lock_release>
 80094f4:	4b04      	ldr	r3, [pc, #16]	@ (8009508 <__sinit+0x28>)
 80094f6:	6223      	str	r3, [r4, #32]
 80094f8:	4b04      	ldr	r3, [pc, #16]	@ (800950c <__sinit+0x2c>)
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d1f5      	bne.n	80094ec <__sinit+0xc>
 8009500:	f7ff ffc4 	bl	800948c <global_stdio_init.part.0>
 8009504:	e7f2      	b.n	80094ec <__sinit+0xc>
 8009506:	bf00      	nop
 8009508:	0800944d 	.word	0x0800944d
 800950c:	200007e8 	.word	0x200007e8

08009510 <_fwalk_sglue>:
 8009510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009514:	4607      	mov	r7, r0
 8009516:	4688      	mov	r8, r1
 8009518:	4614      	mov	r4, r2
 800951a:	2600      	movs	r6, #0
 800951c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009520:	f1b9 0901 	subs.w	r9, r9, #1
 8009524:	d505      	bpl.n	8009532 <_fwalk_sglue+0x22>
 8009526:	6824      	ldr	r4, [r4, #0]
 8009528:	2c00      	cmp	r4, #0
 800952a:	d1f7      	bne.n	800951c <_fwalk_sglue+0xc>
 800952c:	4630      	mov	r0, r6
 800952e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009532:	89ab      	ldrh	r3, [r5, #12]
 8009534:	2b01      	cmp	r3, #1
 8009536:	d907      	bls.n	8009548 <_fwalk_sglue+0x38>
 8009538:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800953c:	3301      	adds	r3, #1
 800953e:	d003      	beq.n	8009548 <_fwalk_sglue+0x38>
 8009540:	4629      	mov	r1, r5
 8009542:	4638      	mov	r0, r7
 8009544:	47c0      	blx	r8
 8009546:	4306      	orrs	r6, r0
 8009548:	3568      	adds	r5, #104	@ 0x68
 800954a:	e7e9      	b.n	8009520 <_fwalk_sglue+0x10>

0800954c <__sread>:
 800954c:	b510      	push	{r4, lr}
 800954e:	460c      	mov	r4, r1
 8009550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009554:	f000 f8d6 	bl	8009704 <_read_r>
 8009558:	2800      	cmp	r0, #0
 800955a:	bfab      	itete	ge
 800955c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800955e:	89a3      	ldrhlt	r3, [r4, #12]
 8009560:	181b      	addge	r3, r3, r0
 8009562:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009566:	bfac      	ite	ge
 8009568:	6563      	strge	r3, [r4, #84]	@ 0x54
 800956a:	81a3      	strhlt	r3, [r4, #12]
 800956c:	bd10      	pop	{r4, pc}

0800956e <__swrite>:
 800956e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009572:	461f      	mov	r7, r3
 8009574:	898b      	ldrh	r3, [r1, #12]
 8009576:	05db      	lsls	r3, r3, #23
 8009578:	4605      	mov	r5, r0
 800957a:	460c      	mov	r4, r1
 800957c:	4616      	mov	r6, r2
 800957e:	d505      	bpl.n	800958c <__swrite+0x1e>
 8009580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009584:	2302      	movs	r3, #2
 8009586:	2200      	movs	r2, #0
 8009588:	f000 f8aa 	bl	80096e0 <_lseek_r>
 800958c:	89a3      	ldrh	r3, [r4, #12]
 800958e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009592:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009596:	81a3      	strh	r3, [r4, #12]
 8009598:	4632      	mov	r2, r6
 800959a:	463b      	mov	r3, r7
 800959c:	4628      	mov	r0, r5
 800959e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095a2:	f000 b8c1 	b.w	8009728 <_write_r>

080095a6 <__sseek>:
 80095a6:	b510      	push	{r4, lr}
 80095a8:	460c      	mov	r4, r1
 80095aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095ae:	f000 f897 	bl	80096e0 <_lseek_r>
 80095b2:	1c43      	adds	r3, r0, #1
 80095b4:	89a3      	ldrh	r3, [r4, #12]
 80095b6:	bf15      	itete	ne
 80095b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80095ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80095be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80095c2:	81a3      	strheq	r3, [r4, #12]
 80095c4:	bf18      	it	ne
 80095c6:	81a3      	strhne	r3, [r4, #12]
 80095c8:	bd10      	pop	{r4, pc}

080095ca <__sclose>:
 80095ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095ce:	f000 b877 	b.w	80096c0 <_close_r>

080095d2 <memset>:
 80095d2:	4402      	add	r2, r0
 80095d4:	4603      	mov	r3, r0
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d100      	bne.n	80095dc <memset+0xa>
 80095da:	4770      	bx	lr
 80095dc:	f803 1b01 	strb.w	r1, [r3], #1
 80095e0:	e7f9      	b.n	80095d6 <memset+0x4>

080095e2 <strncmp>:
 80095e2:	b510      	push	{r4, lr}
 80095e4:	b16a      	cbz	r2, 8009602 <strncmp+0x20>
 80095e6:	3901      	subs	r1, #1
 80095e8:	1884      	adds	r4, r0, r2
 80095ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095ee:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80095f2:	429a      	cmp	r2, r3
 80095f4:	d103      	bne.n	80095fe <strncmp+0x1c>
 80095f6:	42a0      	cmp	r0, r4
 80095f8:	d001      	beq.n	80095fe <strncmp+0x1c>
 80095fa:	2a00      	cmp	r2, #0
 80095fc:	d1f5      	bne.n	80095ea <strncmp+0x8>
 80095fe:	1ad0      	subs	r0, r2, r3
 8009600:	bd10      	pop	{r4, pc}
 8009602:	4610      	mov	r0, r2
 8009604:	e7fc      	b.n	8009600 <strncmp+0x1e>
	...

08009608 <strtok>:
 8009608:	4b16      	ldr	r3, [pc, #88]	@ (8009664 <strtok+0x5c>)
 800960a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800960e:	681f      	ldr	r7, [r3, #0]
 8009610:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8009612:	4605      	mov	r5, r0
 8009614:	460e      	mov	r6, r1
 8009616:	b9ec      	cbnz	r4, 8009654 <strtok+0x4c>
 8009618:	2050      	movs	r0, #80	@ 0x50
 800961a:	f000 fc7f 	bl	8009f1c <malloc>
 800961e:	4602      	mov	r2, r0
 8009620:	6478      	str	r0, [r7, #68]	@ 0x44
 8009622:	b920      	cbnz	r0, 800962e <strtok+0x26>
 8009624:	4b10      	ldr	r3, [pc, #64]	@ (8009668 <strtok+0x60>)
 8009626:	4811      	ldr	r0, [pc, #68]	@ (800966c <strtok+0x64>)
 8009628:	215b      	movs	r1, #91	@ 0x5b
 800962a:	f000 f8d5 	bl	80097d8 <__assert_func>
 800962e:	e9c0 4400 	strd	r4, r4, [r0]
 8009632:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009636:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800963a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800963e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8009642:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8009646:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800964a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800964e:	6184      	str	r4, [r0, #24]
 8009650:	7704      	strb	r4, [r0, #28]
 8009652:	6244      	str	r4, [r0, #36]	@ 0x24
 8009654:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009656:	4631      	mov	r1, r6
 8009658:	4628      	mov	r0, r5
 800965a:	2301      	movs	r3, #1
 800965c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009660:	f000 b806 	b.w	8009670 <__strtok_r>
 8009664:	200002a0 	.word	0x200002a0
 8009668:	0800b538 	.word	0x0800b538
 800966c:	0800b54f 	.word	0x0800b54f

08009670 <__strtok_r>:
 8009670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009672:	4604      	mov	r4, r0
 8009674:	b908      	cbnz	r0, 800967a <__strtok_r+0xa>
 8009676:	6814      	ldr	r4, [r2, #0]
 8009678:	b144      	cbz	r4, 800968c <__strtok_r+0x1c>
 800967a:	4620      	mov	r0, r4
 800967c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009680:	460f      	mov	r7, r1
 8009682:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009686:	b91e      	cbnz	r6, 8009690 <__strtok_r+0x20>
 8009688:	b965      	cbnz	r5, 80096a4 <__strtok_r+0x34>
 800968a:	6015      	str	r5, [r2, #0]
 800968c:	2000      	movs	r0, #0
 800968e:	e005      	b.n	800969c <__strtok_r+0x2c>
 8009690:	42b5      	cmp	r5, r6
 8009692:	d1f6      	bne.n	8009682 <__strtok_r+0x12>
 8009694:	2b00      	cmp	r3, #0
 8009696:	d1f0      	bne.n	800967a <__strtok_r+0xa>
 8009698:	6014      	str	r4, [r2, #0]
 800969a:	7003      	strb	r3, [r0, #0]
 800969c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800969e:	461c      	mov	r4, r3
 80096a0:	e00c      	b.n	80096bc <__strtok_r+0x4c>
 80096a2:	b915      	cbnz	r5, 80096aa <__strtok_r+0x3a>
 80096a4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80096a8:	460e      	mov	r6, r1
 80096aa:	f816 5b01 	ldrb.w	r5, [r6], #1
 80096ae:	42ab      	cmp	r3, r5
 80096b0:	d1f7      	bne.n	80096a2 <__strtok_r+0x32>
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d0f3      	beq.n	800969e <__strtok_r+0x2e>
 80096b6:	2300      	movs	r3, #0
 80096b8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80096bc:	6014      	str	r4, [r2, #0]
 80096be:	e7ed      	b.n	800969c <__strtok_r+0x2c>

080096c0 <_close_r>:
 80096c0:	b538      	push	{r3, r4, r5, lr}
 80096c2:	4d06      	ldr	r5, [pc, #24]	@ (80096dc <_close_r+0x1c>)
 80096c4:	2300      	movs	r3, #0
 80096c6:	4604      	mov	r4, r0
 80096c8:	4608      	mov	r0, r1
 80096ca:	602b      	str	r3, [r5, #0]
 80096cc:	f7f8 f94a 	bl	8001964 <_close>
 80096d0:	1c43      	adds	r3, r0, #1
 80096d2:	d102      	bne.n	80096da <_close_r+0x1a>
 80096d4:	682b      	ldr	r3, [r5, #0]
 80096d6:	b103      	cbz	r3, 80096da <_close_r+0x1a>
 80096d8:	6023      	str	r3, [r4, #0]
 80096da:	bd38      	pop	{r3, r4, r5, pc}
 80096dc:	200007ec 	.word	0x200007ec

080096e0 <_lseek_r>:
 80096e0:	b538      	push	{r3, r4, r5, lr}
 80096e2:	4d07      	ldr	r5, [pc, #28]	@ (8009700 <_lseek_r+0x20>)
 80096e4:	4604      	mov	r4, r0
 80096e6:	4608      	mov	r0, r1
 80096e8:	4611      	mov	r1, r2
 80096ea:	2200      	movs	r2, #0
 80096ec:	602a      	str	r2, [r5, #0]
 80096ee:	461a      	mov	r2, r3
 80096f0:	f7f8 f95f 	bl	80019b2 <_lseek>
 80096f4:	1c43      	adds	r3, r0, #1
 80096f6:	d102      	bne.n	80096fe <_lseek_r+0x1e>
 80096f8:	682b      	ldr	r3, [r5, #0]
 80096fa:	b103      	cbz	r3, 80096fe <_lseek_r+0x1e>
 80096fc:	6023      	str	r3, [r4, #0]
 80096fe:	bd38      	pop	{r3, r4, r5, pc}
 8009700:	200007ec 	.word	0x200007ec

08009704 <_read_r>:
 8009704:	b538      	push	{r3, r4, r5, lr}
 8009706:	4d07      	ldr	r5, [pc, #28]	@ (8009724 <_read_r+0x20>)
 8009708:	4604      	mov	r4, r0
 800970a:	4608      	mov	r0, r1
 800970c:	4611      	mov	r1, r2
 800970e:	2200      	movs	r2, #0
 8009710:	602a      	str	r2, [r5, #0]
 8009712:	461a      	mov	r2, r3
 8009714:	f7f8 f8ed 	bl	80018f2 <_read>
 8009718:	1c43      	adds	r3, r0, #1
 800971a:	d102      	bne.n	8009722 <_read_r+0x1e>
 800971c:	682b      	ldr	r3, [r5, #0]
 800971e:	b103      	cbz	r3, 8009722 <_read_r+0x1e>
 8009720:	6023      	str	r3, [r4, #0]
 8009722:	bd38      	pop	{r3, r4, r5, pc}
 8009724:	200007ec 	.word	0x200007ec

08009728 <_write_r>:
 8009728:	b538      	push	{r3, r4, r5, lr}
 800972a:	4d07      	ldr	r5, [pc, #28]	@ (8009748 <_write_r+0x20>)
 800972c:	4604      	mov	r4, r0
 800972e:	4608      	mov	r0, r1
 8009730:	4611      	mov	r1, r2
 8009732:	2200      	movs	r2, #0
 8009734:	602a      	str	r2, [r5, #0]
 8009736:	461a      	mov	r2, r3
 8009738:	f7f8 f8f8 	bl	800192c <_write>
 800973c:	1c43      	adds	r3, r0, #1
 800973e:	d102      	bne.n	8009746 <_write_r+0x1e>
 8009740:	682b      	ldr	r3, [r5, #0]
 8009742:	b103      	cbz	r3, 8009746 <_write_r+0x1e>
 8009744:	6023      	str	r3, [r4, #0]
 8009746:	bd38      	pop	{r3, r4, r5, pc}
 8009748:	200007ec 	.word	0x200007ec

0800974c <__errno>:
 800974c:	4b01      	ldr	r3, [pc, #4]	@ (8009754 <__errno+0x8>)
 800974e:	6818      	ldr	r0, [r3, #0]
 8009750:	4770      	bx	lr
 8009752:	bf00      	nop
 8009754:	200002a0 	.word	0x200002a0

08009758 <__libc_init_array>:
 8009758:	b570      	push	{r4, r5, r6, lr}
 800975a:	4d0d      	ldr	r5, [pc, #52]	@ (8009790 <__libc_init_array+0x38>)
 800975c:	4c0d      	ldr	r4, [pc, #52]	@ (8009794 <__libc_init_array+0x3c>)
 800975e:	1b64      	subs	r4, r4, r5
 8009760:	10a4      	asrs	r4, r4, #2
 8009762:	2600      	movs	r6, #0
 8009764:	42a6      	cmp	r6, r4
 8009766:	d109      	bne.n	800977c <__libc_init_array+0x24>
 8009768:	4d0b      	ldr	r5, [pc, #44]	@ (8009798 <__libc_init_array+0x40>)
 800976a:	4c0c      	ldr	r4, [pc, #48]	@ (800979c <__libc_init_array+0x44>)
 800976c:	f001 fe72 	bl	800b454 <_init>
 8009770:	1b64      	subs	r4, r4, r5
 8009772:	10a4      	asrs	r4, r4, #2
 8009774:	2600      	movs	r6, #0
 8009776:	42a6      	cmp	r6, r4
 8009778:	d105      	bne.n	8009786 <__libc_init_array+0x2e>
 800977a:	bd70      	pop	{r4, r5, r6, pc}
 800977c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009780:	4798      	blx	r3
 8009782:	3601      	adds	r6, #1
 8009784:	e7ee      	b.n	8009764 <__libc_init_array+0xc>
 8009786:	f855 3b04 	ldr.w	r3, [r5], #4
 800978a:	4798      	blx	r3
 800978c:	3601      	adds	r6, #1
 800978e:	e7f2      	b.n	8009776 <__libc_init_array+0x1e>
 8009790:	0800b8f4 	.word	0x0800b8f4
 8009794:	0800b8f4 	.word	0x0800b8f4
 8009798:	0800b8f4 	.word	0x0800b8f4
 800979c:	0800b8f8 	.word	0x0800b8f8

080097a0 <__retarget_lock_init_recursive>:
 80097a0:	4770      	bx	lr

080097a2 <__retarget_lock_acquire_recursive>:
 80097a2:	4770      	bx	lr

080097a4 <__retarget_lock_release_recursive>:
 80097a4:	4770      	bx	lr

080097a6 <memcpy>:
 80097a6:	440a      	add	r2, r1
 80097a8:	4291      	cmp	r1, r2
 80097aa:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80097ae:	d100      	bne.n	80097b2 <memcpy+0xc>
 80097b0:	4770      	bx	lr
 80097b2:	b510      	push	{r4, lr}
 80097b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80097bc:	4291      	cmp	r1, r2
 80097be:	d1f9      	bne.n	80097b4 <memcpy+0xe>
 80097c0:	bd10      	pop	{r4, pc}
 80097c2:	0000      	movs	r0, r0
 80097c4:	0000      	movs	r0, r0
	...

080097c8 <nan>:
 80097c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80097d0 <nan+0x8>
 80097cc:	4770      	bx	lr
 80097ce:	bf00      	nop
 80097d0:	00000000 	.word	0x00000000
 80097d4:	7ff80000 	.word	0x7ff80000

080097d8 <__assert_func>:
 80097d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80097da:	4614      	mov	r4, r2
 80097dc:	461a      	mov	r2, r3
 80097de:	4b09      	ldr	r3, [pc, #36]	@ (8009804 <__assert_func+0x2c>)
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	4605      	mov	r5, r0
 80097e4:	68d8      	ldr	r0, [r3, #12]
 80097e6:	b954      	cbnz	r4, 80097fe <__assert_func+0x26>
 80097e8:	4b07      	ldr	r3, [pc, #28]	@ (8009808 <__assert_func+0x30>)
 80097ea:	461c      	mov	r4, r3
 80097ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80097f0:	9100      	str	r1, [sp, #0]
 80097f2:	462b      	mov	r3, r5
 80097f4:	4905      	ldr	r1, [pc, #20]	@ (800980c <__assert_func+0x34>)
 80097f6:	f001 f9c5 	bl	800ab84 <fiprintf>
 80097fa:	f001 f9e5 	bl	800abc8 <abort>
 80097fe:	4b04      	ldr	r3, [pc, #16]	@ (8009810 <__assert_func+0x38>)
 8009800:	e7f4      	b.n	80097ec <__assert_func+0x14>
 8009802:	bf00      	nop
 8009804:	200002a0 	.word	0x200002a0
 8009808:	0800b5ec 	.word	0x0800b5ec
 800980c:	0800b5be 	.word	0x0800b5be
 8009810:	0800b5b1 	.word	0x0800b5b1

08009814 <_free_r>:
 8009814:	b538      	push	{r3, r4, r5, lr}
 8009816:	4605      	mov	r5, r0
 8009818:	2900      	cmp	r1, #0
 800981a:	d041      	beq.n	80098a0 <_free_r+0x8c>
 800981c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009820:	1f0c      	subs	r4, r1, #4
 8009822:	2b00      	cmp	r3, #0
 8009824:	bfb8      	it	lt
 8009826:	18e4      	addlt	r4, r4, r3
 8009828:	f000 fc34 	bl	800a094 <__malloc_lock>
 800982c:	4a1d      	ldr	r2, [pc, #116]	@ (80098a4 <_free_r+0x90>)
 800982e:	6813      	ldr	r3, [r2, #0]
 8009830:	b933      	cbnz	r3, 8009840 <_free_r+0x2c>
 8009832:	6063      	str	r3, [r4, #4]
 8009834:	6014      	str	r4, [r2, #0]
 8009836:	4628      	mov	r0, r5
 8009838:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800983c:	f000 bc30 	b.w	800a0a0 <__malloc_unlock>
 8009840:	42a3      	cmp	r3, r4
 8009842:	d908      	bls.n	8009856 <_free_r+0x42>
 8009844:	6820      	ldr	r0, [r4, #0]
 8009846:	1821      	adds	r1, r4, r0
 8009848:	428b      	cmp	r3, r1
 800984a:	bf01      	itttt	eq
 800984c:	6819      	ldreq	r1, [r3, #0]
 800984e:	685b      	ldreq	r3, [r3, #4]
 8009850:	1809      	addeq	r1, r1, r0
 8009852:	6021      	streq	r1, [r4, #0]
 8009854:	e7ed      	b.n	8009832 <_free_r+0x1e>
 8009856:	461a      	mov	r2, r3
 8009858:	685b      	ldr	r3, [r3, #4]
 800985a:	b10b      	cbz	r3, 8009860 <_free_r+0x4c>
 800985c:	42a3      	cmp	r3, r4
 800985e:	d9fa      	bls.n	8009856 <_free_r+0x42>
 8009860:	6811      	ldr	r1, [r2, #0]
 8009862:	1850      	adds	r0, r2, r1
 8009864:	42a0      	cmp	r0, r4
 8009866:	d10b      	bne.n	8009880 <_free_r+0x6c>
 8009868:	6820      	ldr	r0, [r4, #0]
 800986a:	4401      	add	r1, r0
 800986c:	1850      	adds	r0, r2, r1
 800986e:	4283      	cmp	r3, r0
 8009870:	6011      	str	r1, [r2, #0]
 8009872:	d1e0      	bne.n	8009836 <_free_r+0x22>
 8009874:	6818      	ldr	r0, [r3, #0]
 8009876:	685b      	ldr	r3, [r3, #4]
 8009878:	6053      	str	r3, [r2, #4]
 800987a:	4408      	add	r0, r1
 800987c:	6010      	str	r0, [r2, #0]
 800987e:	e7da      	b.n	8009836 <_free_r+0x22>
 8009880:	d902      	bls.n	8009888 <_free_r+0x74>
 8009882:	230c      	movs	r3, #12
 8009884:	602b      	str	r3, [r5, #0]
 8009886:	e7d6      	b.n	8009836 <_free_r+0x22>
 8009888:	6820      	ldr	r0, [r4, #0]
 800988a:	1821      	adds	r1, r4, r0
 800988c:	428b      	cmp	r3, r1
 800988e:	bf04      	itt	eq
 8009890:	6819      	ldreq	r1, [r3, #0]
 8009892:	685b      	ldreq	r3, [r3, #4]
 8009894:	6063      	str	r3, [r4, #4]
 8009896:	bf04      	itt	eq
 8009898:	1809      	addeq	r1, r1, r0
 800989a:	6021      	streq	r1, [r4, #0]
 800989c:	6054      	str	r4, [r2, #4]
 800989e:	e7ca      	b.n	8009836 <_free_r+0x22>
 80098a0:	bd38      	pop	{r3, r4, r5, pc}
 80098a2:	bf00      	nop
 80098a4:	200007f8 	.word	0x200007f8

080098a8 <rshift>:
 80098a8:	6903      	ldr	r3, [r0, #16]
 80098aa:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80098ae:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80098b2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80098b6:	f100 0414 	add.w	r4, r0, #20
 80098ba:	dd45      	ble.n	8009948 <rshift+0xa0>
 80098bc:	f011 011f 	ands.w	r1, r1, #31
 80098c0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80098c4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80098c8:	d10c      	bne.n	80098e4 <rshift+0x3c>
 80098ca:	f100 0710 	add.w	r7, r0, #16
 80098ce:	4629      	mov	r1, r5
 80098d0:	42b1      	cmp	r1, r6
 80098d2:	d334      	bcc.n	800993e <rshift+0x96>
 80098d4:	1a9b      	subs	r3, r3, r2
 80098d6:	009b      	lsls	r3, r3, #2
 80098d8:	1eea      	subs	r2, r5, #3
 80098da:	4296      	cmp	r6, r2
 80098dc:	bf38      	it	cc
 80098de:	2300      	movcc	r3, #0
 80098e0:	4423      	add	r3, r4
 80098e2:	e015      	b.n	8009910 <rshift+0x68>
 80098e4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80098e8:	f1c1 0820 	rsb	r8, r1, #32
 80098ec:	40cf      	lsrs	r7, r1
 80098ee:	f105 0e04 	add.w	lr, r5, #4
 80098f2:	46a1      	mov	r9, r4
 80098f4:	4576      	cmp	r6, lr
 80098f6:	46f4      	mov	ip, lr
 80098f8:	d815      	bhi.n	8009926 <rshift+0x7e>
 80098fa:	1a9a      	subs	r2, r3, r2
 80098fc:	0092      	lsls	r2, r2, #2
 80098fe:	3a04      	subs	r2, #4
 8009900:	3501      	adds	r5, #1
 8009902:	42ae      	cmp	r6, r5
 8009904:	bf38      	it	cc
 8009906:	2200      	movcc	r2, #0
 8009908:	18a3      	adds	r3, r4, r2
 800990a:	50a7      	str	r7, [r4, r2]
 800990c:	b107      	cbz	r7, 8009910 <rshift+0x68>
 800990e:	3304      	adds	r3, #4
 8009910:	1b1a      	subs	r2, r3, r4
 8009912:	42a3      	cmp	r3, r4
 8009914:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009918:	bf08      	it	eq
 800991a:	2300      	moveq	r3, #0
 800991c:	6102      	str	r2, [r0, #16]
 800991e:	bf08      	it	eq
 8009920:	6143      	streq	r3, [r0, #20]
 8009922:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009926:	f8dc c000 	ldr.w	ip, [ip]
 800992a:	fa0c fc08 	lsl.w	ip, ip, r8
 800992e:	ea4c 0707 	orr.w	r7, ip, r7
 8009932:	f849 7b04 	str.w	r7, [r9], #4
 8009936:	f85e 7b04 	ldr.w	r7, [lr], #4
 800993a:	40cf      	lsrs	r7, r1
 800993c:	e7da      	b.n	80098f4 <rshift+0x4c>
 800993e:	f851 cb04 	ldr.w	ip, [r1], #4
 8009942:	f847 cf04 	str.w	ip, [r7, #4]!
 8009946:	e7c3      	b.n	80098d0 <rshift+0x28>
 8009948:	4623      	mov	r3, r4
 800994a:	e7e1      	b.n	8009910 <rshift+0x68>

0800994c <__hexdig_fun>:
 800994c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009950:	2b09      	cmp	r3, #9
 8009952:	d802      	bhi.n	800995a <__hexdig_fun+0xe>
 8009954:	3820      	subs	r0, #32
 8009956:	b2c0      	uxtb	r0, r0
 8009958:	4770      	bx	lr
 800995a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800995e:	2b05      	cmp	r3, #5
 8009960:	d801      	bhi.n	8009966 <__hexdig_fun+0x1a>
 8009962:	3847      	subs	r0, #71	@ 0x47
 8009964:	e7f7      	b.n	8009956 <__hexdig_fun+0xa>
 8009966:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800996a:	2b05      	cmp	r3, #5
 800996c:	d801      	bhi.n	8009972 <__hexdig_fun+0x26>
 800996e:	3827      	subs	r0, #39	@ 0x27
 8009970:	e7f1      	b.n	8009956 <__hexdig_fun+0xa>
 8009972:	2000      	movs	r0, #0
 8009974:	4770      	bx	lr
	...

08009978 <__gethex>:
 8009978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800997c:	b085      	sub	sp, #20
 800997e:	468a      	mov	sl, r1
 8009980:	9302      	str	r3, [sp, #8]
 8009982:	680b      	ldr	r3, [r1, #0]
 8009984:	9001      	str	r0, [sp, #4]
 8009986:	4690      	mov	r8, r2
 8009988:	1c9c      	adds	r4, r3, #2
 800998a:	46a1      	mov	r9, r4
 800998c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009990:	2830      	cmp	r0, #48	@ 0x30
 8009992:	d0fa      	beq.n	800998a <__gethex+0x12>
 8009994:	eba9 0303 	sub.w	r3, r9, r3
 8009998:	f1a3 0b02 	sub.w	fp, r3, #2
 800999c:	f7ff ffd6 	bl	800994c <__hexdig_fun>
 80099a0:	4605      	mov	r5, r0
 80099a2:	2800      	cmp	r0, #0
 80099a4:	d168      	bne.n	8009a78 <__gethex+0x100>
 80099a6:	49a0      	ldr	r1, [pc, #640]	@ (8009c28 <__gethex+0x2b0>)
 80099a8:	2201      	movs	r2, #1
 80099aa:	4648      	mov	r0, r9
 80099ac:	f7ff fe19 	bl	80095e2 <strncmp>
 80099b0:	4607      	mov	r7, r0
 80099b2:	2800      	cmp	r0, #0
 80099b4:	d167      	bne.n	8009a86 <__gethex+0x10e>
 80099b6:	f899 0001 	ldrb.w	r0, [r9, #1]
 80099ba:	4626      	mov	r6, r4
 80099bc:	f7ff ffc6 	bl	800994c <__hexdig_fun>
 80099c0:	2800      	cmp	r0, #0
 80099c2:	d062      	beq.n	8009a8a <__gethex+0x112>
 80099c4:	4623      	mov	r3, r4
 80099c6:	7818      	ldrb	r0, [r3, #0]
 80099c8:	2830      	cmp	r0, #48	@ 0x30
 80099ca:	4699      	mov	r9, r3
 80099cc:	f103 0301 	add.w	r3, r3, #1
 80099d0:	d0f9      	beq.n	80099c6 <__gethex+0x4e>
 80099d2:	f7ff ffbb 	bl	800994c <__hexdig_fun>
 80099d6:	fab0 f580 	clz	r5, r0
 80099da:	096d      	lsrs	r5, r5, #5
 80099dc:	f04f 0b01 	mov.w	fp, #1
 80099e0:	464a      	mov	r2, r9
 80099e2:	4616      	mov	r6, r2
 80099e4:	3201      	adds	r2, #1
 80099e6:	7830      	ldrb	r0, [r6, #0]
 80099e8:	f7ff ffb0 	bl	800994c <__hexdig_fun>
 80099ec:	2800      	cmp	r0, #0
 80099ee:	d1f8      	bne.n	80099e2 <__gethex+0x6a>
 80099f0:	498d      	ldr	r1, [pc, #564]	@ (8009c28 <__gethex+0x2b0>)
 80099f2:	2201      	movs	r2, #1
 80099f4:	4630      	mov	r0, r6
 80099f6:	f7ff fdf4 	bl	80095e2 <strncmp>
 80099fa:	2800      	cmp	r0, #0
 80099fc:	d13f      	bne.n	8009a7e <__gethex+0x106>
 80099fe:	b944      	cbnz	r4, 8009a12 <__gethex+0x9a>
 8009a00:	1c74      	adds	r4, r6, #1
 8009a02:	4622      	mov	r2, r4
 8009a04:	4616      	mov	r6, r2
 8009a06:	3201      	adds	r2, #1
 8009a08:	7830      	ldrb	r0, [r6, #0]
 8009a0a:	f7ff ff9f 	bl	800994c <__hexdig_fun>
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	d1f8      	bne.n	8009a04 <__gethex+0x8c>
 8009a12:	1ba4      	subs	r4, r4, r6
 8009a14:	00a7      	lsls	r7, r4, #2
 8009a16:	7833      	ldrb	r3, [r6, #0]
 8009a18:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009a1c:	2b50      	cmp	r3, #80	@ 0x50
 8009a1e:	d13e      	bne.n	8009a9e <__gethex+0x126>
 8009a20:	7873      	ldrb	r3, [r6, #1]
 8009a22:	2b2b      	cmp	r3, #43	@ 0x2b
 8009a24:	d033      	beq.n	8009a8e <__gethex+0x116>
 8009a26:	2b2d      	cmp	r3, #45	@ 0x2d
 8009a28:	d034      	beq.n	8009a94 <__gethex+0x11c>
 8009a2a:	1c71      	adds	r1, r6, #1
 8009a2c:	2400      	movs	r4, #0
 8009a2e:	7808      	ldrb	r0, [r1, #0]
 8009a30:	f7ff ff8c 	bl	800994c <__hexdig_fun>
 8009a34:	1e43      	subs	r3, r0, #1
 8009a36:	b2db      	uxtb	r3, r3
 8009a38:	2b18      	cmp	r3, #24
 8009a3a:	d830      	bhi.n	8009a9e <__gethex+0x126>
 8009a3c:	f1a0 0210 	sub.w	r2, r0, #16
 8009a40:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009a44:	f7ff ff82 	bl	800994c <__hexdig_fun>
 8009a48:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8009a4c:	fa5f fc8c 	uxtb.w	ip, ip
 8009a50:	f1bc 0f18 	cmp.w	ip, #24
 8009a54:	f04f 030a 	mov.w	r3, #10
 8009a58:	d91e      	bls.n	8009a98 <__gethex+0x120>
 8009a5a:	b104      	cbz	r4, 8009a5e <__gethex+0xe6>
 8009a5c:	4252      	negs	r2, r2
 8009a5e:	4417      	add	r7, r2
 8009a60:	f8ca 1000 	str.w	r1, [sl]
 8009a64:	b1ed      	cbz	r5, 8009aa2 <__gethex+0x12a>
 8009a66:	f1bb 0f00 	cmp.w	fp, #0
 8009a6a:	bf0c      	ite	eq
 8009a6c:	2506      	moveq	r5, #6
 8009a6e:	2500      	movne	r5, #0
 8009a70:	4628      	mov	r0, r5
 8009a72:	b005      	add	sp, #20
 8009a74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a78:	2500      	movs	r5, #0
 8009a7a:	462c      	mov	r4, r5
 8009a7c:	e7b0      	b.n	80099e0 <__gethex+0x68>
 8009a7e:	2c00      	cmp	r4, #0
 8009a80:	d1c7      	bne.n	8009a12 <__gethex+0x9a>
 8009a82:	4627      	mov	r7, r4
 8009a84:	e7c7      	b.n	8009a16 <__gethex+0x9e>
 8009a86:	464e      	mov	r6, r9
 8009a88:	462f      	mov	r7, r5
 8009a8a:	2501      	movs	r5, #1
 8009a8c:	e7c3      	b.n	8009a16 <__gethex+0x9e>
 8009a8e:	2400      	movs	r4, #0
 8009a90:	1cb1      	adds	r1, r6, #2
 8009a92:	e7cc      	b.n	8009a2e <__gethex+0xb6>
 8009a94:	2401      	movs	r4, #1
 8009a96:	e7fb      	b.n	8009a90 <__gethex+0x118>
 8009a98:	fb03 0002 	mla	r0, r3, r2, r0
 8009a9c:	e7ce      	b.n	8009a3c <__gethex+0xc4>
 8009a9e:	4631      	mov	r1, r6
 8009aa0:	e7de      	b.n	8009a60 <__gethex+0xe8>
 8009aa2:	eba6 0309 	sub.w	r3, r6, r9
 8009aa6:	3b01      	subs	r3, #1
 8009aa8:	4629      	mov	r1, r5
 8009aaa:	2b07      	cmp	r3, #7
 8009aac:	dc0a      	bgt.n	8009ac4 <__gethex+0x14c>
 8009aae:	9801      	ldr	r0, [sp, #4]
 8009ab0:	f000 fafc 	bl	800a0ac <_Balloc>
 8009ab4:	4604      	mov	r4, r0
 8009ab6:	b940      	cbnz	r0, 8009aca <__gethex+0x152>
 8009ab8:	4b5c      	ldr	r3, [pc, #368]	@ (8009c2c <__gethex+0x2b4>)
 8009aba:	4602      	mov	r2, r0
 8009abc:	21e4      	movs	r1, #228	@ 0xe4
 8009abe:	485c      	ldr	r0, [pc, #368]	@ (8009c30 <__gethex+0x2b8>)
 8009ac0:	f7ff fe8a 	bl	80097d8 <__assert_func>
 8009ac4:	3101      	adds	r1, #1
 8009ac6:	105b      	asrs	r3, r3, #1
 8009ac8:	e7ef      	b.n	8009aaa <__gethex+0x132>
 8009aca:	f100 0a14 	add.w	sl, r0, #20
 8009ace:	2300      	movs	r3, #0
 8009ad0:	4655      	mov	r5, sl
 8009ad2:	469b      	mov	fp, r3
 8009ad4:	45b1      	cmp	r9, r6
 8009ad6:	d337      	bcc.n	8009b48 <__gethex+0x1d0>
 8009ad8:	f845 bb04 	str.w	fp, [r5], #4
 8009adc:	eba5 050a 	sub.w	r5, r5, sl
 8009ae0:	10ad      	asrs	r5, r5, #2
 8009ae2:	6125      	str	r5, [r4, #16]
 8009ae4:	4658      	mov	r0, fp
 8009ae6:	f000 fbd3 	bl	800a290 <__hi0bits>
 8009aea:	016d      	lsls	r5, r5, #5
 8009aec:	f8d8 6000 	ldr.w	r6, [r8]
 8009af0:	1a2d      	subs	r5, r5, r0
 8009af2:	42b5      	cmp	r5, r6
 8009af4:	dd54      	ble.n	8009ba0 <__gethex+0x228>
 8009af6:	1bad      	subs	r5, r5, r6
 8009af8:	4629      	mov	r1, r5
 8009afa:	4620      	mov	r0, r4
 8009afc:	f000 ff67 	bl	800a9ce <__any_on>
 8009b00:	4681      	mov	r9, r0
 8009b02:	b178      	cbz	r0, 8009b24 <__gethex+0x1ac>
 8009b04:	1e6b      	subs	r3, r5, #1
 8009b06:	1159      	asrs	r1, r3, #5
 8009b08:	f003 021f 	and.w	r2, r3, #31
 8009b0c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009b10:	f04f 0901 	mov.w	r9, #1
 8009b14:	fa09 f202 	lsl.w	r2, r9, r2
 8009b18:	420a      	tst	r2, r1
 8009b1a:	d003      	beq.n	8009b24 <__gethex+0x1ac>
 8009b1c:	454b      	cmp	r3, r9
 8009b1e:	dc36      	bgt.n	8009b8e <__gethex+0x216>
 8009b20:	f04f 0902 	mov.w	r9, #2
 8009b24:	4629      	mov	r1, r5
 8009b26:	4620      	mov	r0, r4
 8009b28:	f7ff febe 	bl	80098a8 <rshift>
 8009b2c:	442f      	add	r7, r5
 8009b2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009b32:	42bb      	cmp	r3, r7
 8009b34:	da42      	bge.n	8009bbc <__gethex+0x244>
 8009b36:	9801      	ldr	r0, [sp, #4]
 8009b38:	4621      	mov	r1, r4
 8009b3a:	f000 faf7 	bl	800a12c <_Bfree>
 8009b3e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b40:	2300      	movs	r3, #0
 8009b42:	6013      	str	r3, [r2, #0]
 8009b44:	25a3      	movs	r5, #163	@ 0xa3
 8009b46:	e793      	b.n	8009a70 <__gethex+0xf8>
 8009b48:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009b4c:	2a2e      	cmp	r2, #46	@ 0x2e
 8009b4e:	d012      	beq.n	8009b76 <__gethex+0x1fe>
 8009b50:	2b20      	cmp	r3, #32
 8009b52:	d104      	bne.n	8009b5e <__gethex+0x1e6>
 8009b54:	f845 bb04 	str.w	fp, [r5], #4
 8009b58:	f04f 0b00 	mov.w	fp, #0
 8009b5c:	465b      	mov	r3, fp
 8009b5e:	7830      	ldrb	r0, [r6, #0]
 8009b60:	9303      	str	r3, [sp, #12]
 8009b62:	f7ff fef3 	bl	800994c <__hexdig_fun>
 8009b66:	9b03      	ldr	r3, [sp, #12]
 8009b68:	f000 000f 	and.w	r0, r0, #15
 8009b6c:	4098      	lsls	r0, r3
 8009b6e:	ea4b 0b00 	orr.w	fp, fp, r0
 8009b72:	3304      	adds	r3, #4
 8009b74:	e7ae      	b.n	8009ad4 <__gethex+0x15c>
 8009b76:	45b1      	cmp	r9, r6
 8009b78:	d8ea      	bhi.n	8009b50 <__gethex+0x1d8>
 8009b7a:	492b      	ldr	r1, [pc, #172]	@ (8009c28 <__gethex+0x2b0>)
 8009b7c:	9303      	str	r3, [sp, #12]
 8009b7e:	2201      	movs	r2, #1
 8009b80:	4630      	mov	r0, r6
 8009b82:	f7ff fd2e 	bl	80095e2 <strncmp>
 8009b86:	9b03      	ldr	r3, [sp, #12]
 8009b88:	2800      	cmp	r0, #0
 8009b8a:	d1e1      	bne.n	8009b50 <__gethex+0x1d8>
 8009b8c:	e7a2      	b.n	8009ad4 <__gethex+0x15c>
 8009b8e:	1ea9      	subs	r1, r5, #2
 8009b90:	4620      	mov	r0, r4
 8009b92:	f000 ff1c 	bl	800a9ce <__any_on>
 8009b96:	2800      	cmp	r0, #0
 8009b98:	d0c2      	beq.n	8009b20 <__gethex+0x1a8>
 8009b9a:	f04f 0903 	mov.w	r9, #3
 8009b9e:	e7c1      	b.n	8009b24 <__gethex+0x1ac>
 8009ba0:	da09      	bge.n	8009bb6 <__gethex+0x23e>
 8009ba2:	1b75      	subs	r5, r6, r5
 8009ba4:	4621      	mov	r1, r4
 8009ba6:	9801      	ldr	r0, [sp, #4]
 8009ba8:	462a      	mov	r2, r5
 8009baa:	f000 fcd7 	bl	800a55c <__lshift>
 8009bae:	1b7f      	subs	r7, r7, r5
 8009bb0:	4604      	mov	r4, r0
 8009bb2:	f100 0a14 	add.w	sl, r0, #20
 8009bb6:	f04f 0900 	mov.w	r9, #0
 8009bba:	e7b8      	b.n	8009b2e <__gethex+0x1b6>
 8009bbc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009bc0:	42bd      	cmp	r5, r7
 8009bc2:	dd6f      	ble.n	8009ca4 <__gethex+0x32c>
 8009bc4:	1bed      	subs	r5, r5, r7
 8009bc6:	42ae      	cmp	r6, r5
 8009bc8:	dc34      	bgt.n	8009c34 <__gethex+0x2bc>
 8009bca:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009bce:	2b02      	cmp	r3, #2
 8009bd0:	d022      	beq.n	8009c18 <__gethex+0x2a0>
 8009bd2:	2b03      	cmp	r3, #3
 8009bd4:	d024      	beq.n	8009c20 <__gethex+0x2a8>
 8009bd6:	2b01      	cmp	r3, #1
 8009bd8:	d115      	bne.n	8009c06 <__gethex+0x28e>
 8009bda:	42ae      	cmp	r6, r5
 8009bdc:	d113      	bne.n	8009c06 <__gethex+0x28e>
 8009bde:	2e01      	cmp	r6, #1
 8009be0:	d10b      	bne.n	8009bfa <__gethex+0x282>
 8009be2:	9a02      	ldr	r2, [sp, #8]
 8009be4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009be8:	6013      	str	r3, [r2, #0]
 8009bea:	2301      	movs	r3, #1
 8009bec:	6123      	str	r3, [r4, #16]
 8009bee:	f8ca 3000 	str.w	r3, [sl]
 8009bf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009bf4:	2562      	movs	r5, #98	@ 0x62
 8009bf6:	601c      	str	r4, [r3, #0]
 8009bf8:	e73a      	b.n	8009a70 <__gethex+0xf8>
 8009bfa:	1e71      	subs	r1, r6, #1
 8009bfc:	4620      	mov	r0, r4
 8009bfe:	f000 fee6 	bl	800a9ce <__any_on>
 8009c02:	2800      	cmp	r0, #0
 8009c04:	d1ed      	bne.n	8009be2 <__gethex+0x26a>
 8009c06:	9801      	ldr	r0, [sp, #4]
 8009c08:	4621      	mov	r1, r4
 8009c0a:	f000 fa8f 	bl	800a12c <_Bfree>
 8009c0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c10:	2300      	movs	r3, #0
 8009c12:	6013      	str	r3, [r2, #0]
 8009c14:	2550      	movs	r5, #80	@ 0x50
 8009c16:	e72b      	b.n	8009a70 <__gethex+0xf8>
 8009c18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d1f3      	bne.n	8009c06 <__gethex+0x28e>
 8009c1e:	e7e0      	b.n	8009be2 <__gethex+0x26a>
 8009c20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d1dd      	bne.n	8009be2 <__gethex+0x26a>
 8009c26:	e7ee      	b.n	8009c06 <__gethex+0x28e>
 8009c28:	0800b4d4 	.word	0x0800b4d4
 8009c2c:	0800b5ed 	.word	0x0800b5ed
 8009c30:	0800b5fe 	.word	0x0800b5fe
 8009c34:	1e6f      	subs	r7, r5, #1
 8009c36:	f1b9 0f00 	cmp.w	r9, #0
 8009c3a:	d130      	bne.n	8009c9e <__gethex+0x326>
 8009c3c:	b127      	cbz	r7, 8009c48 <__gethex+0x2d0>
 8009c3e:	4639      	mov	r1, r7
 8009c40:	4620      	mov	r0, r4
 8009c42:	f000 fec4 	bl	800a9ce <__any_on>
 8009c46:	4681      	mov	r9, r0
 8009c48:	117a      	asrs	r2, r7, #5
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009c50:	f007 071f 	and.w	r7, r7, #31
 8009c54:	40bb      	lsls	r3, r7
 8009c56:	4213      	tst	r3, r2
 8009c58:	4629      	mov	r1, r5
 8009c5a:	4620      	mov	r0, r4
 8009c5c:	bf18      	it	ne
 8009c5e:	f049 0902 	orrne.w	r9, r9, #2
 8009c62:	f7ff fe21 	bl	80098a8 <rshift>
 8009c66:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009c6a:	1b76      	subs	r6, r6, r5
 8009c6c:	2502      	movs	r5, #2
 8009c6e:	f1b9 0f00 	cmp.w	r9, #0
 8009c72:	d047      	beq.n	8009d04 <__gethex+0x38c>
 8009c74:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009c78:	2b02      	cmp	r3, #2
 8009c7a:	d015      	beq.n	8009ca8 <__gethex+0x330>
 8009c7c:	2b03      	cmp	r3, #3
 8009c7e:	d017      	beq.n	8009cb0 <__gethex+0x338>
 8009c80:	2b01      	cmp	r3, #1
 8009c82:	d109      	bne.n	8009c98 <__gethex+0x320>
 8009c84:	f019 0f02 	tst.w	r9, #2
 8009c88:	d006      	beq.n	8009c98 <__gethex+0x320>
 8009c8a:	f8da 3000 	ldr.w	r3, [sl]
 8009c8e:	ea49 0903 	orr.w	r9, r9, r3
 8009c92:	f019 0f01 	tst.w	r9, #1
 8009c96:	d10e      	bne.n	8009cb6 <__gethex+0x33e>
 8009c98:	f045 0510 	orr.w	r5, r5, #16
 8009c9c:	e032      	b.n	8009d04 <__gethex+0x38c>
 8009c9e:	f04f 0901 	mov.w	r9, #1
 8009ca2:	e7d1      	b.n	8009c48 <__gethex+0x2d0>
 8009ca4:	2501      	movs	r5, #1
 8009ca6:	e7e2      	b.n	8009c6e <__gethex+0x2f6>
 8009ca8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009caa:	f1c3 0301 	rsb	r3, r3, #1
 8009cae:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009cb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d0f0      	beq.n	8009c98 <__gethex+0x320>
 8009cb6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009cba:	f104 0314 	add.w	r3, r4, #20
 8009cbe:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009cc2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009cc6:	f04f 0c00 	mov.w	ip, #0
 8009cca:	4618      	mov	r0, r3
 8009ccc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cd0:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8009cd4:	d01b      	beq.n	8009d0e <__gethex+0x396>
 8009cd6:	3201      	adds	r2, #1
 8009cd8:	6002      	str	r2, [r0, #0]
 8009cda:	2d02      	cmp	r5, #2
 8009cdc:	f104 0314 	add.w	r3, r4, #20
 8009ce0:	d13c      	bne.n	8009d5c <__gethex+0x3e4>
 8009ce2:	f8d8 2000 	ldr.w	r2, [r8]
 8009ce6:	3a01      	subs	r2, #1
 8009ce8:	42b2      	cmp	r2, r6
 8009cea:	d109      	bne.n	8009d00 <__gethex+0x388>
 8009cec:	1171      	asrs	r1, r6, #5
 8009cee:	2201      	movs	r2, #1
 8009cf0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009cf4:	f006 061f 	and.w	r6, r6, #31
 8009cf8:	fa02 f606 	lsl.w	r6, r2, r6
 8009cfc:	421e      	tst	r6, r3
 8009cfe:	d13a      	bne.n	8009d76 <__gethex+0x3fe>
 8009d00:	f045 0520 	orr.w	r5, r5, #32
 8009d04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d06:	601c      	str	r4, [r3, #0]
 8009d08:	9b02      	ldr	r3, [sp, #8]
 8009d0a:	601f      	str	r7, [r3, #0]
 8009d0c:	e6b0      	b.n	8009a70 <__gethex+0xf8>
 8009d0e:	4299      	cmp	r1, r3
 8009d10:	f843 cc04 	str.w	ip, [r3, #-4]
 8009d14:	d8d9      	bhi.n	8009cca <__gethex+0x352>
 8009d16:	68a3      	ldr	r3, [r4, #8]
 8009d18:	459b      	cmp	fp, r3
 8009d1a:	db17      	blt.n	8009d4c <__gethex+0x3d4>
 8009d1c:	6861      	ldr	r1, [r4, #4]
 8009d1e:	9801      	ldr	r0, [sp, #4]
 8009d20:	3101      	adds	r1, #1
 8009d22:	f000 f9c3 	bl	800a0ac <_Balloc>
 8009d26:	4681      	mov	r9, r0
 8009d28:	b918      	cbnz	r0, 8009d32 <__gethex+0x3ba>
 8009d2a:	4b1a      	ldr	r3, [pc, #104]	@ (8009d94 <__gethex+0x41c>)
 8009d2c:	4602      	mov	r2, r0
 8009d2e:	2184      	movs	r1, #132	@ 0x84
 8009d30:	e6c5      	b.n	8009abe <__gethex+0x146>
 8009d32:	6922      	ldr	r2, [r4, #16]
 8009d34:	3202      	adds	r2, #2
 8009d36:	f104 010c 	add.w	r1, r4, #12
 8009d3a:	0092      	lsls	r2, r2, #2
 8009d3c:	300c      	adds	r0, #12
 8009d3e:	f7ff fd32 	bl	80097a6 <memcpy>
 8009d42:	4621      	mov	r1, r4
 8009d44:	9801      	ldr	r0, [sp, #4]
 8009d46:	f000 f9f1 	bl	800a12c <_Bfree>
 8009d4a:	464c      	mov	r4, r9
 8009d4c:	6923      	ldr	r3, [r4, #16]
 8009d4e:	1c5a      	adds	r2, r3, #1
 8009d50:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009d54:	6122      	str	r2, [r4, #16]
 8009d56:	2201      	movs	r2, #1
 8009d58:	615a      	str	r2, [r3, #20]
 8009d5a:	e7be      	b.n	8009cda <__gethex+0x362>
 8009d5c:	6922      	ldr	r2, [r4, #16]
 8009d5e:	455a      	cmp	r2, fp
 8009d60:	dd0b      	ble.n	8009d7a <__gethex+0x402>
 8009d62:	2101      	movs	r1, #1
 8009d64:	4620      	mov	r0, r4
 8009d66:	f7ff fd9f 	bl	80098a8 <rshift>
 8009d6a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009d6e:	3701      	adds	r7, #1
 8009d70:	42bb      	cmp	r3, r7
 8009d72:	f6ff aee0 	blt.w	8009b36 <__gethex+0x1be>
 8009d76:	2501      	movs	r5, #1
 8009d78:	e7c2      	b.n	8009d00 <__gethex+0x388>
 8009d7a:	f016 061f 	ands.w	r6, r6, #31
 8009d7e:	d0fa      	beq.n	8009d76 <__gethex+0x3fe>
 8009d80:	4453      	add	r3, sl
 8009d82:	f1c6 0620 	rsb	r6, r6, #32
 8009d86:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009d8a:	f000 fa81 	bl	800a290 <__hi0bits>
 8009d8e:	42b0      	cmp	r0, r6
 8009d90:	dbe7      	blt.n	8009d62 <__gethex+0x3ea>
 8009d92:	e7f0      	b.n	8009d76 <__gethex+0x3fe>
 8009d94:	0800b5ed 	.word	0x0800b5ed

08009d98 <L_shift>:
 8009d98:	f1c2 0208 	rsb	r2, r2, #8
 8009d9c:	0092      	lsls	r2, r2, #2
 8009d9e:	b570      	push	{r4, r5, r6, lr}
 8009da0:	f1c2 0620 	rsb	r6, r2, #32
 8009da4:	6843      	ldr	r3, [r0, #4]
 8009da6:	6804      	ldr	r4, [r0, #0]
 8009da8:	fa03 f506 	lsl.w	r5, r3, r6
 8009dac:	432c      	orrs	r4, r5
 8009dae:	40d3      	lsrs	r3, r2
 8009db0:	6004      	str	r4, [r0, #0]
 8009db2:	f840 3f04 	str.w	r3, [r0, #4]!
 8009db6:	4288      	cmp	r0, r1
 8009db8:	d3f4      	bcc.n	8009da4 <L_shift+0xc>
 8009dba:	bd70      	pop	{r4, r5, r6, pc}

08009dbc <__match>:
 8009dbc:	b530      	push	{r4, r5, lr}
 8009dbe:	6803      	ldr	r3, [r0, #0]
 8009dc0:	3301      	adds	r3, #1
 8009dc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009dc6:	b914      	cbnz	r4, 8009dce <__match+0x12>
 8009dc8:	6003      	str	r3, [r0, #0]
 8009dca:	2001      	movs	r0, #1
 8009dcc:	bd30      	pop	{r4, r5, pc}
 8009dce:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009dd2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009dd6:	2d19      	cmp	r5, #25
 8009dd8:	bf98      	it	ls
 8009dda:	3220      	addls	r2, #32
 8009ddc:	42a2      	cmp	r2, r4
 8009dde:	d0f0      	beq.n	8009dc2 <__match+0x6>
 8009de0:	2000      	movs	r0, #0
 8009de2:	e7f3      	b.n	8009dcc <__match+0x10>

08009de4 <__hexnan>:
 8009de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009de8:	680b      	ldr	r3, [r1, #0]
 8009dea:	6801      	ldr	r1, [r0, #0]
 8009dec:	115e      	asrs	r6, r3, #5
 8009dee:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009df2:	f013 031f 	ands.w	r3, r3, #31
 8009df6:	b087      	sub	sp, #28
 8009df8:	bf18      	it	ne
 8009dfa:	3604      	addne	r6, #4
 8009dfc:	2500      	movs	r5, #0
 8009dfe:	1f37      	subs	r7, r6, #4
 8009e00:	4682      	mov	sl, r0
 8009e02:	4690      	mov	r8, r2
 8009e04:	9301      	str	r3, [sp, #4]
 8009e06:	f846 5c04 	str.w	r5, [r6, #-4]
 8009e0a:	46b9      	mov	r9, r7
 8009e0c:	463c      	mov	r4, r7
 8009e0e:	9502      	str	r5, [sp, #8]
 8009e10:	46ab      	mov	fp, r5
 8009e12:	784a      	ldrb	r2, [r1, #1]
 8009e14:	1c4b      	adds	r3, r1, #1
 8009e16:	9303      	str	r3, [sp, #12]
 8009e18:	b342      	cbz	r2, 8009e6c <__hexnan+0x88>
 8009e1a:	4610      	mov	r0, r2
 8009e1c:	9105      	str	r1, [sp, #20]
 8009e1e:	9204      	str	r2, [sp, #16]
 8009e20:	f7ff fd94 	bl	800994c <__hexdig_fun>
 8009e24:	2800      	cmp	r0, #0
 8009e26:	d151      	bne.n	8009ecc <__hexnan+0xe8>
 8009e28:	9a04      	ldr	r2, [sp, #16]
 8009e2a:	9905      	ldr	r1, [sp, #20]
 8009e2c:	2a20      	cmp	r2, #32
 8009e2e:	d818      	bhi.n	8009e62 <__hexnan+0x7e>
 8009e30:	9b02      	ldr	r3, [sp, #8]
 8009e32:	459b      	cmp	fp, r3
 8009e34:	dd13      	ble.n	8009e5e <__hexnan+0x7a>
 8009e36:	454c      	cmp	r4, r9
 8009e38:	d206      	bcs.n	8009e48 <__hexnan+0x64>
 8009e3a:	2d07      	cmp	r5, #7
 8009e3c:	dc04      	bgt.n	8009e48 <__hexnan+0x64>
 8009e3e:	462a      	mov	r2, r5
 8009e40:	4649      	mov	r1, r9
 8009e42:	4620      	mov	r0, r4
 8009e44:	f7ff ffa8 	bl	8009d98 <L_shift>
 8009e48:	4544      	cmp	r4, r8
 8009e4a:	d952      	bls.n	8009ef2 <__hexnan+0x10e>
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	f1a4 0904 	sub.w	r9, r4, #4
 8009e52:	f844 3c04 	str.w	r3, [r4, #-4]
 8009e56:	f8cd b008 	str.w	fp, [sp, #8]
 8009e5a:	464c      	mov	r4, r9
 8009e5c:	461d      	mov	r5, r3
 8009e5e:	9903      	ldr	r1, [sp, #12]
 8009e60:	e7d7      	b.n	8009e12 <__hexnan+0x2e>
 8009e62:	2a29      	cmp	r2, #41	@ 0x29
 8009e64:	d157      	bne.n	8009f16 <__hexnan+0x132>
 8009e66:	3102      	adds	r1, #2
 8009e68:	f8ca 1000 	str.w	r1, [sl]
 8009e6c:	f1bb 0f00 	cmp.w	fp, #0
 8009e70:	d051      	beq.n	8009f16 <__hexnan+0x132>
 8009e72:	454c      	cmp	r4, r9
 8009e74:	d206      	bcs.n	8009e84 <__hexnan+0xa0>
 8009e76:	2d07      	cmp	r5, #7
 8009e78:	dc04      	bgt.n	8009e84 <__hexnan+0xa0>
 8009e7a:	462a      	mov	r2, r5
 8009e7c:	4649      	mov	r1, r9
 8009e7e:	4620      	mov	r0, r4
 8009e80:	f7ff ff8a 	bl	8009d98 <L_shift>
 8009e84:	4544      	cmp	r4, r8
 8009e86:	d936      	bls.n	8009ef6 <__hexnan+0x112>
 8009e88:	f1a8 0204 	sub.w	r2, r8, #4
 8009e8c:	4623      	mov	r3, r4
 8009e8e:	f853 1b04 	ldr.w	r1, [r3], #4
 8009e92:	f842 1f04 	str.w	r1, [r2, #4]!
 8009e96:	429f      	cmp	r7, r3
 8009e98:	d2f9      	bcs.n	8009e8e <__hexnan+0xaa>
 8009e9a:	1b3b      	subs	r3, r7, r4
 8009e9c:	f023 0303 	bic.w	r3, r3, #3
 8009ea0:	3304      	adds	r3, #4
 8009ea2:	3401      	adds	r4, #1
 8009ea4:	3e03      	subs	r6, #3
 8009ea6:	42b4      	cmp	r4, r6
 8009ea8:	bf88      	it	hi
 8009eaa:	2304      	movhi	r3, #4
 8009eac:	4443      	add	r3, r8
 8009eae:	2200      	movs	r2, #0
 8009eb0:	f843 2b04 	str.w	r2, [r3], #4
 8009eb4:	429f      	cmp	r7, r3
 8009eb6:	d2fb      	bcs.n	8009eb0 <__hexnan+0xcc>
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	b91b      	cbnz	r3, 8009ec4 <__hexnan+0xe0>
 8009ebc:	4547      	cmp	r7, r8
 8009ebe:	d128      	bne.n	8009f12 <__hexnan+0x12e>
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	603b      	str	r3, [r7, #0]
 8009ec4:	2005      	movs	r0, #5
 8009ec6:	b007      	add	sp, #28
 8009ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ecc:	3501      	adds	r5, #1
 8009ece:	2d08      	cmp	r5, #8
 8009ed0:	f10b 0b01 	add.w	fp, fp, #1
 8009ed4:	dd06      	ble.n	8009ee4 <__hexnan+0x100>
 8009ed6:	4544      	cmp	r4, r8
 8009ed8:	d9c1      	bls.n	8009e5e <__hexnan+0x7a>
 8009eda:	2300      	movs	r3, #0
 8009edc:	f844 3c04 	str.w	r3, [r4, #-4]
 8009ee0:	2501      	movs	r5, #1
 8009ee2:	3c04      	subs	r4, #4
 8009ee4:	6822      	ldr	r2, [r4, #0]
 8009ee6:	f000 000f 	and.w	r0, r0, #15
 8009eea:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009eee:	6020      	str	r0, [r4, #0]
 8009ef0:	e7b5      	b.n	8009e5e <__hexnan+0x7a>
 8009ef2:	2508      	movs	r5, #8
 8009ef4:	e7b3      	b.n	8009e5e <__hexnan+0x7a>
 8009ef6:	9b01      	ldr	r3, [sp, #4]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d0dd      	beq.n	8009eb8 <__hexnan+0xd4>
 8009efc:	f1c3 0320 	rsb	r3, r3, #32
 8009f00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009f04:	40da      	lsrs	r2, r3
 8009f06:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009f0a:	4013      	ands	r3, r2
 8009f0c:	f846 3c04 	str.w	r3, [r6, #-4]
 8009f10:	e7d2      	b.n	8009eb8 <__hexnan+0xd4>
 8009f12:	3f04      	subs	r7, #4
 8009f14:	e7d0      	b.n	8009eb8 <__hexnan+0xd4>
 8009f16:	2004      	movs	r0, #4
 8009f18:	e7d5      	b.n	8009ec6 <__hexnan+0xe2>
	...

08009f1c <malloc>:
 8009f1c:	4b02      	ldr	r3, [pc, #8]	@ (8009f28 <malloc+0xc>)
 8009f1e:	4601      	mov	r1, r0
 8009f20:	6818      	ldr	r0, [r3, #0]
 8009f22:	f000 b825 	b.w	8009f70 <_malloc_r>
 8009f26:	bf00      	nop
 8009f28:	200002a0 	.word	0x200002a0

08009f2c <sbrk_aligned>:
 8009f2c:	b570      	push	{r4, r5, r6, lr}
 8009f2e:	4e0f      	ldr	r6, [pc, #60]	@ (8009f6c <sbrk_aligned+0x40>)
 8009f30:	460c      	mov	r4, r1
 8009f32:	6831      	ldr	r1, [r6, #0]
 8009f34:	4605      	mov	r5, r0
 8009f36:	b911      	cbnz	r1, 8009f3e <sbrk_aligned+0x12>
 8009f38:	f000 fe36 	bl	800aba8 <_sbrk_r>
 8009f3c:	6030      	str	r0, [r6, #0]
 8009f3e:	4621      	mov	r1, r4
 8009f40:	4628      	mov	r0, r5
 8009f42:	f000 fe31 	bl	800aba8 <_sbrk_r>
 8009f46:	1c43      	adds	r3, r0, #1
 8009f48:	d103      	bne.n	8009f52 <sbrk_aligned+0x26>
 8009f4a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009f4e:	4620      	mov	r0, r4
 8009f50:	bd70      	pop	{r4, r5, r6, pc}
 8009f52:	1cc4      	adds	r4, r0, #3
 8009f54:	f024 0403 	bic.w	r4, r4, #3
 8009f58:	42a0      	cmp	r0, r4
 8009f5a:	d0f8      	beq.n	8009f4e <sbrk_aligned+0x22>
 8009f5c:	1a21      	subs	r1, r4, r0
 8009f5e:	4628      	mov	r0, r5
 8009f60:	f000 fe22 	bl	800aba8 <_sbrk_r>
 8009f64:	3001      	adds	r0, #1
 8009f66:	d1f2      	bne.n	8009f4e <sbrk_aligned+0x22>
 8009f68:	e7ef      	b.n	8009f4a <sbrk_aligned+0x1e>
 8009f6a:	bf00      	nop
 8009f6c:	200007f4 	.word	0x200007f4

08009f70 <_malloc_r>:
 8009f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f74:	1ccd      	adds	r5, r1, #3
 8009f76:	f025 0503 	bic.w	r5, r5, #3
 8009f7a:	3508      	adds	r5, #8
 8009f7c:	2d0c      	cmp	r5, #12
 8009f7e:	bf38      	it	cc
 8009f80:	250c      	movcc	r5, #12
 8009f82:	2d00      	cmp	r5, #0
 8009f84:	4606      	mov	r6, r0
 8009f86:	db01      	blt.n	8009f8c <_malloc_r+0x1c>
 8009f88:	42a9      	cmp	r1, r5
 8009f8a:	d904      	bls.n	8009f96 <_malloc_r+0x26>
 8009f8c:	230c      	movs	r3, #12
 8009f8e:	6033      	str	r3, [r6, #0]
 8009f90:	2000      	movs	r0, #0
 8009f92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a06c <_malloc_r+0xfc>
 8009f9a:	f000 f87b 	bl	800a094 <__malloc_lock>
 8009f9e:	f8d8 3000 	ldr.w	r3, [r8]
 8009fa2:	461c      	mov	r4, r3
 8009fa4:	bb44      	cbnz	r4, 8009ff8 <_malloc_r+0x88>
 8009fa6:	4629      	mov	r1, r5
 8009fa8:	4630      	mov	r0, r6
 8009faa:	f7ff ffbf 	bl	8009f2c <sbrk_aligned>
 8009fae:	1c43      	adds	r3, r0, #1
 8009fb0:	4604      	mov	r4, r0
 8009fb2:	d158      	bne.n	800a066 <_malloc_r+0xf6>
 8009fb4:	f8d8 4000 	ldr.w	r4, [r8]
 8009fb8:	4627      	mov	r7, r4
 8009fba:	2f00      	cmp	r7, #0
 8009fbc:	d143      	bne.n	800a046 <_malloc_r+0xd6>
 8009fbe:	2c00      	cmp	r4, #0
 8009fc0:	d04b      	beq.n	800a05a <_malloc_r+0xea>
 8009fc2:	6823      	ldr	r3, [r4, #0]
 8009fc4:	4639      	mov	r1, r7
 8009fc6:	4630      	mov	r0, r6
 8009fc8:	eb04 0903 	add.w	r9, r4, r3
 8009fcc:	f000 fdec 	bl	800aba8 <_sbrk_r>
 8009fd0:	4581      	cmp	r9, r0
 8009fd2:	d142      	bne.n	800a05a <_malloc_r+0xea>
 8009fd4:	6821      	ldr	r1, [r4, #0]
 8009fd6:	1a6d      	subs	r5, r5, r1
 8009fd8:	4629      	mov	r1, r5
 8009fda:	4630      	mov	r0, r6
 8009fdc:	f7ff ffa6 	bl	8009f2c <sbrk_aligned>
 8009fe0:	3001      	adds	r0, #1
 8009fe2:	d03a      	beq.n	800a05a <_malloc_r+0xea>
 8009fe4:	6823      	ldr	r3, [r4, #0]
 8009fe6:	442b      	add	r3, r5
 8009fe8:	6023      	str	r3, [r4, #0]
 8009fea:	f8d8 3000 	ldr.w	r3, [r8]
 8009fee:	685a      	ldr	r2, [r3, #4]
 8009ff0:	bb62      	cbnz	r2, 800a04c <_malloc_r+0xdc>
 8009ff2:	f8c8 7000 	str.w	r7, [r8]
 8009ff6:	e00f      	b.n	800a018 <_malloc_r+0xa8>
 8009ff8:	6822      	ldr	r2, [r4, #0]
 8009ffa:	1b52      	subs	r2, r2, r5
 8009ffc:	d420      	bmi.n	800a040 <_malloc_r+0xd0>
 8009ffe:	2a0b      	cmp	r2, #11
 800a000:	d917      	bls.n	800a032 <_malloc_r+0xc2>
 800a002:	1961      	adds	r1, r4, r5
 800a004:	42a3      	cmp	r3, r4
 800a006:	6025      	str	r5, [r4, #0]
 800a008:	bf18      	it	ne
 800a00a:	6059      	strne	r1, [r3, #4]
 800a00c:	6863      	ldr	r3, [r4, #4]
 800a00e:	bf08      	it	eq
 800a010:	f8c8 1000 	streq.w	r1, [r8]
 800a014:	5162      	str	r2, [r4, r5]
 800a016:	604b      	str	r3, [r1, #4]
 800a018:	4630      	mov	r0, r6
 800a01a:	f000 f841 	bl	800a0a0 <__malloc_unlock>
 800a01e:	f104 000b 	add.w	r0, r4, #11
 800a022:	1d23      	adds	r3, r4, #4
 800a024:	f020 0007 	bic.w	r0, r0, #7
 800a028:	1ac2      	subs	r2, r0, r3
 800a02a:	bf1c      	itt	ne
 800a02c:	1a1b      	subne	r3, r3, r0
 800a02e:	50a3      	strne	r3, [r4, r2]
 800a030:	e7af      	b.n	8009f92 <_malloc_r+0x22>
 800a032:	6862      	ldr	r2, [r4, #4]
 800a034:	42a3      	cmp	r3, r4
 800a036:	bf0c      	ite	eq
 800a038:	f8c8 2000 	streq.w	r2, [r8]
 800a03c:	605a      	strne	r2, [r3, #4]
 800a03e:	e7eb      	b.n	800a018 <_malloc_r+0xa8>
 800a040:	4623      	mov	r3, r4
 800a042:	6864      	ldr	r4, [r4, #4]
 800a044:	e7ae      	b.n	8009fa4 <_malloc_r+0x34>
 800a046:	463c      	mov	r4, r7
 800a048:	687f      	ldr	r7, [r7, #4]
 800a04a:	e7b6      	b.n	8009fba <_malloc_r+0x4a>
 800a04c:	461a      	mov	r2, r3
 800a04e:	685b      	ldr	r3, [r3, #4]
 800a050:	42a3      	cmp	r3, r4
 800a052:	d1fb      	bne.n	800a04c <_malloc_r+0xdc>
 800a054:	2300      	movs	r3, #0
 800a056:	6053      	str	r3, [r2, #4]
 800a058:	e7de      	b.n	800a018 <_malloc_r+0xa8>
 800a05a:	230c      	movs	r3, #12
 800a05c:	6033      	str	r3, [r6, #0]
 800a05e:	4630      	mov	r0, r6
 800a060:	f000 f81e 	bl	800a0a0 <__malloc_unlock>
 800a064:	e794      	b.n	8009f90 <_malloc_r+0x20>
 800a066:	6005      	str	r5, [r0, #0]
 800a068:	e7d6      	b.n	800a018 <_malloc_r+0xa8>
 800a06a:	bf00      	nop
 800a06c:	200007f8 	.word	0x200007f8

0800a070 <__ascii_mbtowc>:
 800a070:	b082      	sub	sp, #8
 800a072:	b901      	cbnz	r1, 800a076 <__ascii_mbtowc+0x6>
 800a074:	a901      	add	r1, sp, #4
 800a076:	b142      	cbz	r2, 800a08a <__ascii_mbtowc+0x1a>
 800a078:	b14b      	cbz	r3, 800a08e <__ascii_mbtowc+0x1e>
 800a07a:	7813      	ldrb	r3, [r2, #0]
 800a07c:	600b      	str	r3, [r1, #0]
 800a07e:	7812      	ldrb	r2, [r2, #0]
 800a080:	1e10      	subs	r0, r2, #0
 800a082:	bf18      	it	ne
 800a084:	2001      	movne	r0, #1
 800a086:	b002      	add	sp, #8
 800a088:	4770      	bx	lr
 800a08a:	4610      	mov	r0, r2
 800a08c:	e7fb      	b.n	800a086 <__ascii_mbtowc+0x16>
 800a08e:	f06f 0001 	mvn.w	r0, #1
 800a092:	e7f8      	b.n	800a086 <__ascii_mbtowc+0x16>

0800a094 <__malloc_lock>:
 800a094:	4801      	ldr	r0, [pc, #4]	@ (800a09c <__malloc_lock+0x8>)
 800a096:	f7ff bb84 	b.w	80097a2 <__retarget_lock_acquire_recursive>
 800a09a:	bf00      	nop
 800a09c:	200007f0 	.word	0x200007f0

0800a0a0 <__malloc_unlock>:
 800a0a0:	4801      	ldr	r0, [pc, #4]	@ (800a0a8 <__malloc_unlock+0x8>)
 800a0a2:	f7ff bb7f 	b.w	80097a4 <__retarget_lock_release_recursive>
 800a0a6:	bf00      	nop
 800a0a8:	200007f0 	.word	0x200007f0

0800a0ac <_Balloc>:
 800a0ac:	b570      	push	{r4, r5, r6, lr}
 800a0ae:	69c6      	ldr	r6, [r0, #28]
 800a0b0:	4604      	mov	r4, r0
 800a0b2:	460d      	mov	r5, r1
 800a0b4:	b976      	cbnz	r6, 800a0d4 <_Balloc+0x28>
 800a0b6:	2010      	movs	r0, #16
 800a0b8:	f7ff ff30 	bl	8009f1c <malloc>
 800a0bc:	4602      	mov	r2, r0
 800a0be:	61e0      	str	r0, [r4, #28]
 800a0c0:	b920      	cbnz	r0, 800a0cc <_Balloc+0x20>
 800a0c2:	4b18      	ldr	r3, [pc, #96]	@ (800a124 <_Balloc+0x78>)
 800a0c4:	4818      	ldr	r0, [pc, #96]	@ (800a128 <_Balloc+0x7c>)
 800a0c6:	216b      	movs	r1, #107	@ 0x6b
 800a0c8:	f7ff fb86 	bl	80097d8 <__assert_func>
 800a0cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a0d0:	6006      	str	r6, [r0, #0]
 800a0d2:	60c6      	str	r6, [r0, #12]
 800a0d4:	69e6      	ldr	r6, [r4, #28]
 800a0d6:	68f3      	ldr	r3, [r6, #12]
 800a0d8:	b183      	cbz	r3, 800a0fc <_Balloc+0x50>
 800a0da:	69e3      	ldr	r3, [r4, #28]
 800a0dc:	68db      	ldr	r3, [r3, #12]
 800a0de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a0e2:	b9b8      	cbnz	r0, 800a114 <_Balloc+0x68>
 800a0e4:	2101      	movs	r1, #1
 800a0e6:	fa01 f605 	lsl.w	r6, r1, r5
 800a0ea:	1d72      	adds	r2, r6, #5
 800a0ec:	0092      	lsls	r2, r2, #2
 800a0ee:	4620      	mov	r0, r4
 800a0f0:	f000 fd71 	bl	800abd6 <_calloc_r>
 800a0f4:	b160      	cbz	r0, 800a110 <_Balloc+0x64>
 800a0f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a0fa:	e00e      	b.n	800a11a <_Balloc+0x6e>
 800a0fc:	2221      	movs	r2, #33	@ 0x21
 800a0fe:	2104      	movs	r1, #4
 800a100:	4620      	mov	r0, r4
 800a102:	f000 fd68 	bl	800abd6 <_calloc_r>
 800a106:	69e3      	ldr	r3, [r4, #28]
 800a108:	60f0      	str	r0, [r6, #12]
 800a10a:	68db      	ldr	r3, [r3, #12]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d1e4      	bne.n	800a0da <_Balloc+0x2e>
 800a110:	2000      	movs	r0, #0
 800a112:	bd70      	pop	{r4, r5, r6, pc}
 800a114:	6802      	ldr	r2, [r0, #0]
 800a116:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a11a:	2300      	movs	r3, #0
 800a11c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a120:	e7f7      	b.n	800a112 <_Balloc+0x66>
 800a122:	bf00      	nop
 800a124:	0800b538 	.word	0x0800b538
 800a128:	0800b65e 	.word	0x0800b65e

0800a12c <_Bfree>:
 800a12c:	b570      	push	{r4, r5, r6, lr}
 800a12e:	69c6      	ldr	r6, [r0, #28]
 800a130:	4605      	mov	r5, r0
 800a132:	460c      	mov	r4, r1
 800a134:	b976      	cbnz	r6, 800a154 <_Bfree+0x28>
 800a136:	2010      	movs	r0, #16
 800a138:	f7ff fef0 	bl	8009f1c <malloc>
 800a13c:	4602      	mov	r2, r0
 800a13e:	61e8      	str	r0, [r5, #28]
 800a140:	b920      	cbnz	r0, 800a14c <_Bfree+0x20>
 800a142:	4b09      	ldr	r3, [pc, #36]	@ (800a168 <_Bfree+0x3c>)
 800a144:	4809      	ldr	r0, [pc, #36]	@ (800a16c <_Bfree+0x40>)
 800a146:	218f      	movs	r1, #143	@ 0x8f
 800a148:	f7ff fb46 	bl	80097d8 <__assert_func>
 800a14c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a150:	6006      	str	r6, [r0, #0]
 800a152:	60c6      	str	r6, [r0, #12]
 800a154:	b13c      	cbz	r4, 800a166 <_Bfree+0x3a>
 800a156:	69eb      	ldr	r3, [r5, #28]
 800a158:	6862      	ldr	r2, [r4, #4]
 800a15a:	68db      	ldr	r3, [r3, #12]
 800a15c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a160:	6021      	str	r1, [r4, #0]
 800a162:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a166:	bd70      	pop	{r4, r5, r6, pc}
 800a168:	0800b538 	.word	0x0800b538
 800a16c:	0800b65e 	.word	0x0800b65e

0800a170 <__multadd>:
 800a170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a174:	690d      	ldr	r5, [r1, #16]
 800a176:	4607      	mov	r7, r0
 800a178:	460c      	mov	r4, r1
 800a17a:	461e      	mov	r6, r3
 800a17c:	f101 0c14 	add.w	ip, r1, #20
 800a180:	2000      	movs	r0, #0
 800a182:	f8dc 3000 	ldr.w	r3, [ip]
 800a186:	b299      	uxth	r1, r3
 800a188:	fb02 6101 	mla	r1, r2, r1, r6
 800a18c:	0c1e      	lsrs	r6, r3, #16
 800a18e:	0c0b      	lsrs	r3, r1, #16
 800a190:	fb02 3306 	mla	r3, r2, r6, r3
 800a194:	b289      	uxth	r1, r1
 800a196:	3001      	adds	r0, #1
 800a198:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a19c:	4285      	cmp	r5, r0
 800a19e:	f84c 1b04 	str.w	r1, [ip], #4
 800a1a2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a1a6:	dcec      	bgt.n	800a182 <__multadd+0x12>
 800a1a8:	b30e      	cbz	r6, 800a1ee <__multadd+0x7e>
 800a1aa:	68a3      	ldr	r3, [r4, #8]
 800a1ac:	42ab      	cmp	r3, r5
 800a1ae:	dc19      	bgt.n	800a1e4 <__multadd+0x74>
 800a1b0:	6861      	ldr	r1, [r4, #4]
 800a1b2:	4638      	mov	r0, r7
 800a1b4:	3101      	adds	r1, #1
 800a1b6:	f7ff ff79 	bl	800a0ac <_Balloc>
 800a1ba:	4680      	mov	r8, r0
 800a1bc:	b928      	cbnz	r0, 800a1ca <__multadd+0x5a>
 800a1be:	4602      	mov	r2, r0
 800a1c0:	4b0c      	ldr	r3, [pc, #48]	@ (800a1f4 <__multadd+0x84>)
 800a1c2:	480d      	ldr	r0, [pc, #52]	@ (800a1f8 <__multadd+0x88>)
 800a1c4:	21ba      	movs	r1, #186	@ 0xba
 800a1c6:	f7ff fb07 	bl	80097d8 <__assert_func>
 800a1ca:	6922      	ldr	r2, [r4, #16]
 800a1cc:	3202      	adds	r2, #2
 800a1ce:	f104 010c 	add.w	r1, r4, #12
 800a1d2:	0092      	lsls	r2, r2, #2
 800a1d4:	300c      	adds	r0, #12
 800a1d6:	f7ff fae6 	bl	80097a6 <memcpy>
 800a1da:	4621      	mov	r1, r4
 800a1dc:	4638      	mov	r0, r7
 800a1de:	f7ff ffa5 	bl	800a12c <_Bfree>
 800a1e2:	4644      	mov	r4, r8
 800a1e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a1e8:	3501      	adds	r5, #1
 800a1ea:	615e      	str	r6, [r3, #20]
 800a1ec:	6125      	str	r5, [r4, #16]
 800a1ee:	4620      	mov	r0, r4
 800a1f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1f4:	0800b5ed 	.word	0x0800b5ed
 800a1f8:	0800b65e 	.word	0x0800b65e

0800a1fc <__s2b>:
 800a1fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a200:	460c      	mov	r4, r1
 800a202:	4615      	mov	r5, r2
 800a204:	461f      	mov	r7, r3
 800a206:	2209      	movs	r2, #9
 800a208:	3308      	adds	r3, #8
 800a20a:	4606      	mov	r6, r0
 800a20c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a210:	2100      	movs	r1, #0
 800a212:	2201      	movs	r2, #1
 800a214:	429a      	cmp	r2, r3
 800a216:	db09      	blt.n	800a22c <__s2b+0x30>
 800a218:	4630      	mov	r0, r6
 800a21a:	f7ff ff47 	bl	800a0ac <_Balloc>
 800a21e:	b940      	cbnz	r0, 800a232 <__s2b+0x36>
 800a220:	4602      	mov	r2, r0
 800a222:	4b19      	ldr	r3, [pc, #100]	@ (800a288 <__s2b+0x8c>)
 800a224:	4819      	ldr	r0, [pc, #100]	@ (800a28c <__s2b+0x90>)
 800a226:	21d3      	movs	r1, #211	@ 0xd3
 800a228:	f7ff fad6 	bl	80097d8 <__assert_func>
 800a22c:	0052      	lsls	r2, r2, #1
 800a22e:	3101      	adds	r1, #1
 800a230:	e7f0      	b.n	800a214 <__s2b+0x18>
 800a232:	9b08      	ldr	r3, [sp, #32]
 800a234:	6143      	str	r3, [r0, #20]
 800a236:	2d09      	cmp	r5, #9
 800a238:	f04f 0301 	mov.w	r3, #1
 800a23c:	6103      	str	r3, [r0, #16]
 800a23e:	dd16      	ble.n	800a26e <__s2b+0x72>
 800a240:	f104 0909 	add.w	r9, r4, #9
 800a244:	46c8      	mov	r8, r9
 800a246:	442c      	add	r4, r5
 800a248:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a24c:	4601      	mov	r1, r0
 800a24e:	3b30      	subs	r3, #48	@ 0x30
 800a250:	220a      	movs	r2, #10
 800a252:	4630      	mov	r0, r6
 800a254:	f7ff ff8c 	bl	800a170 <__multadd>
 800a258:	45a0      	cmp	r8, r4
 800a25a:	d1f5      	bne.n	800a248 <__s2b+0x4c>
 800a25c:	f1a5 0408 	sub.w	r4, r5, #8
 800a260:	444c      	add	r4, r9
 800a262:	1b2d      	subs	r5, r5, r4
 800a264:	1963      	adds	r3, r4, r5
 800a266:	42bb      	cmp	r3, r7
 800a268:	db04      	blt.n	800a274 <__s2b+0x78>
 800a26a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a26e:	340a      	adds	r4, #10
 800a270:	2509      	movs	r5, #9
 800a272:	e7f6      	b.n	800a262 <__s2b+0x66>
 800a274:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a278:	4601      	mov	r1, r0
 800a27a:	3b30      	subs	r3, #48	@ 0x30
 800a27c:	220a      	movs	r2, #10
 800a27e:	4630      	mov	r0, r6
 800a280:	f7ff ff76 	bl	800a170 <__multadd>
 800a284:	e7ee      	b.n	800a264 <__s2b+0x68>
 800a286:	bf00      	nop
 800a288:	0800b5ed 	.word	0x0800b5ed
 800a28c:	0800b65e 	.word	0x0800b65e

0800a290 <__hi0bits>:
 800a290:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a294:	4603      	mov	r3, r0
 800a296:	bf36      	itet	cc
 800a298:	0403      	lslcc	r3, r0, #16
 800a29a:	2000      	movcs	r0, #0
 800a29c:	2010      	movcc	r0, #16
 800a29e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a2a2:	bf3c      	itt	cc
 800a2a4:	021b      	lslcc	r3, r3, #8
 800a2a6:	3008      	addcc	r0, #8
 800a2a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a2ac:	bf3c      	itt	cc
 800a2ae:	011b      	lslcc	r3, r3, #4
 800a2b0:	3004      	addcc	r0, #4
 800a2b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2b6:	bf3c      	itt	cc
 800a2b8:	009b      	lslcc	r3, r3, #2
 800a2ba:	3002      	addcc	r0, #2
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	db05      	blt.n	800a2cc <__hi0bits+0x3c>
 800a2c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a2c4:	f100 0001 	add.w	r0, r0, #1
 800a2c8:	bf08      	it	eq
 800a2ca:	2020      	moveq	r0, #32
 800a2cc:	4770      	bx	lr

0800a2ce <__lo0bits>:
 800a2ce:	6803      	ldr	r3, [r0, #0]
 800a2d0:	4602      	mov	r2, r0
 800a2d2:	f013 0007 	ands.w	r0, r3, #7
 800a2d6:	d00b      	beq.n	800a2f0 <__lo0bits+0x22>
 800a2d8:	07d9      	lsls	r1, r3, #31
 800a2da:	d421      	bmi.n	800a320 <__lo0bits+0x52>
 800a2dc:	0798      	lsls	r0, r3, #30
 800a2de:	bf49      	itett	mi
 800a2e0:	085b      	lsrmi	r3, r3, #1
 800a2e2:	089b      	lsrpl	r3, r3, #2
 800a2e4:	2001      	movmi	r0, #1
 800a2e6:	6013      	strmi	r3, [r2, #0]
 800a2e8:	bf5c      	itt	pl
 800a2ea:	6013      	strpl	r3, [r2, #0]
 800a2ec:	2002      	movpl	r0, #2
 800a2ee:	4770      	bx	lr
 800a2f0:	b299      	uxth	r1, r3
 800a2f2:	b909      	cbnz	r1, 800a2f8 <__lo0bits+0x2a>
 800a2f4:	0c1b      	lsrs	r3, r3, #16
 800a2f6:	2010      	movs	r0, #16
 800a2f8:	b2d9      	uxtb	r1, r3
 800a2fa:	b909      	cbnz	r1, 800a300 <__lo0bits+0x32>
 800a2fc:	3008      	adds	r0, #8
 800a2fe:	0a1b      	lsrs	r3, r3, #8
 800a300:	0719      	lsls	r1, r3, #28
 800a302:	bf04      	itt	eq
 800a304:	091b      	lsreq	r3, r3, #4
 800a306:	3004      	addeq	r0, #4
 800a308:	0799      	lsls	r1, r3, #30
 800a30a:	bf04      	itt	eq
 800a30c:	089b      	lsreq	r3, r3, #2
 800a30e:	3002      	addeq	r0, #2
 800a310:	07d9      	lsls	r1, r3, #31
 800a312:	d403      	bmi.n	800a31c <__lo0bits+0x4e>
 800a314:	085b      	lsrs	r3, r3, #1
 800a316:	f100 0001 	add.w	r0, r0, #1
 800a31a:	d003      	beq.n	800a324 <__lo0bits+0x56>
 800a31c:	6013      	str	r3, [r2, #0]
 800a31e:	4770      	bx	lr
 800a320:	2000      	movs	r0, #0
 800a322:	4770      	bx	lr
 800a324:	2020      	movs	r0, #32
 800a326:	4770      	bx	lr

0800a328 <__i2b>:
 800a328:	b510      	push	{r4, lr}
 800a32a:	460c      	mov	r4, r1
 800a32c:	2101      	movs	r1, #1
 800a32e:	f7ff febd 	bl	800a0ac <_Balloc>
 800a332:	4602      	mov	r2, r0
 800a334:	b928      	cbnz	r0, 800a342 <__i2b+0x1a>
 800a336:	4b05      	ldr	r3, [pc, #20]	@ (800a34c <__i2b+0x24>)
 800a338:	4805      	ldr	r0, [pc, #20]	@ (800a350 <__i2b+0x28>)
 800a33a:	f240 1145 	movw	r1, #325	@ 0x145
 800a33e:	f7ff fa4b 	bl	80097d8 <__assert_func>
 800a342:	2301      	movs	r3, #1
 800a344:	6144      	str	r4, [r0, #20]
 800a346:	6103      	str	r3, [r0, #16]
 800a348:	bd10      	pop	{r4, pc}
 800a34a:	bf00      	nop
 800a34c:	0800b5ed 	.word	0x0800b5ed
 800a350:	0800b65e 	.word	0x0800b65e

0800a354 <__multiply>:
 800a354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a358:	4614      	mov	r4, r2
 800a35a:	690a      	ldr	r2, [r1, #16]
 800a35c:	6923      	ldr	r3, [r4, #16]
 800a35e:	429a      	cmp	r2, r3
 800a360:	bfa8      	it	ge
 800a362:	4623      	movge	r3, r4
 800a364:	460f      	mov	r7, r1
 800a366:	bfa4      	itt	ge
 800a368:	460c      	movge	r4, r1
 800a36a:	461f      	movge	r7, r3
 800a36c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a370:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a374:	68a3      	ldr	r3, [r4, #8]
 800a376:	6861      	ldr	r1, [r4, #4]
 800a378:	eb0a 0609 	add.w	r6, sl, r9
 800a37c:	42b3      	cmp	r3, r6
 800a37e:	b085      	sub	sp, #20
 800a380:	bfb8      	it	lt
 800a382:	3101      	addlt	r1, #1
 800a384:	f7ff fe92 	bl	800a0ac <_Balloc>
 800a388:	b930      	cbnz	r0, 800a398 <__multiply+0x44>
 800a38a:	4602      	mov	r2, r0
 800a38c:	4b44      	ldr	r3, [pc, #272]	@ (800a4a0 <__multiply+0x14c>)
 800a38e:	4845      	ldr	r0, [pc, #276]	@ (800a4a4 <__multiply+0x150>)
 800a390:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a394:	f7ff fa20 	bl	80097d8 <__assert_func>
 800a398:	f100 0514 	add.w	r5, r0, #20
 800a39c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a3a0:	462b      	mov	r3, r5
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	4543      	cmp	r3, r8
 800a3a6:	d321      	bcc.n	800a3ec <__multiply+0x98>
 800a3a8:	f107 0114 	add.w	r1, r7, #20
 800a3ac:	f104 0214 	add.w	r2, r4, #20
 800a3b0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a3b4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a3b8:	9302      	str	r3, [sp, #8]
 800a3ba:	1b13      	subs	r3, r2, r4
 800a3bc:	3b15      	subs	r3, #21
 800a3be:	f023 0303 	bic.w	r3, r3, #3
 800a3c2:	3304      	adds	r3, #4
 800a3c4:	f104 0715 	add.w	r7, r4, #21
 800a3c8:	42ba      	cmp	r2, r7
 800a3ca:	bf38      	it	cc
 800a3cc:	2304      	movcc	r3, #4
 800a3ce:	9301      	str	r3, [sp, #4]
 800a3d0:	9b02      	ldr	r3, [sp, #8]
 800a3d2:	9103      	str	r1, [sp, #12]
 800a3d4:	428b      	cmp	r3, r1
 800a3d6:	d80c      	bhi.n	800a3f2 <__multiply+0x9e>
 800a3d8:	2e00      	cmp	r6, #0
 800a3da:	dd03      	ble.n	800a3e4 <__multiply+0x90>
 800a3dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d05b      	beq.n	800a49c <__multiply+0x148>
 800a3e4:	6106      	str	r6, [r0, #16]
 800a3e6:	b005      	add	sp, #20
 800a3e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3ec:	f843 2b04 	str.w	r2, [r3], #4
 800a3f0:	e7d8      	b.n	800a3a4 <__multiply+0x50>
 800a3f2:	f8b1 a000 	ldrh.w	sl, [r1]
 800a3f6:	f1ba 0f00 	cmp.w	sl, #0
 800a3fa:	d024      	beq.n	800a446 <__multiply+0xf2>
 800a3fc:	f104 0e14 	add.w	lr, r4, #20
 800a400:	46a9      	mov	r9, r5
 800a402:	f04f 0c00 	mov.w	ip, #0
 800a406:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a40a:	f8d9 3000 	ldr.w	r3, [r9]
 800a40e:	fa1f fb87 	uxth.w	fp, r7
 800a412:	b29b      	uxth	r3, r3
 800a414:	fb0a 330b 	mla	r3, sl, fp, r3
 800a418:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a41c:	f8d9 7000 	ldr.w	r7, [r9]
 800a420:	4463      	add	r3, ip
 800a422:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a426:	fb0a c70b 	mla	r7, sl, fp, ip
 800a42a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a42e:	b29b      	uxth	r3, r3
 800a430:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a434:	4572      	cmp	r2, lr
 800a436:	f849 3b04 	str.w	r3, [r9], #4
 800a43a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a43e:	d8e2      	bhi.n	800a406 <__multiply+0xb2>
 800a440:	9b01      	ldr	r3, [sp, #4]
 800a442:	f845 c003 	str.w	ip, [r5, r3]
 800a446:	9b03      	ldr	r3, [sp, #12]
 800a448:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a44c:	3104      	adds	r1, #4
 800a44e:	f1b9 0f00 	cmp.w	r9, #0
 800a452:	d021      	beq.n	800a498 <__multiply+0x144>
 800a454:	682b      	ldr	r3, [r5, #0]
 800a456:	f104 0c14 	add.w	ip, r4, #20
 800a45a:	46ae      	mov	lr, r5
 800a45c:	f04f 0a00 	mov.w	sl, #0
 800a460:	f8bc b000 	ldrh.w	fp, [ip]
 800a464:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a468:	fb09 770b 	mla	r7, r9, fp, r7
 800a46c:	4457      	add	r7, sl
 800a46e:	b29b      	uxth	r3, r3
 800a470:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a474:	f84e 3b04 	str.w	r3, [lr], #4
 800a478:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a47c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a480:	f8be 3000 	ldrh.w	r3, [lr]
 800a484:	fb09 330a 	mla	r3, r9, sl, r3
 800a488:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a48c:	4562      	cmp	r2, ip
 800a48e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a492:	d8e5      	bhi.n	800a460 <__multiply+0x10c>
 800a494:	9f01      	ldr	r7, [sp, #4]
 800a496:	51eb      	str	r3, [r5, r7]
 800a498:	3504      	adds	r5, #4
 800a49a:	e799      	b.n	800a3d0 <__multiply+0x7c>
 800a49c:	3e01      	subs	r6, #1
 800a49e:	e79b      	b.n	800a3d8 <__multiply+0x84>
 800a4a0:	0800b5ed 	.word	0x0800b5ed
 800a4a4:	0800b65e 	.word	0x0800b65e

0800a4a8 <__pow5mult>:
 800a4a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4ac:	4615      	mov	r5, r2
 800a4ae:	f012 0203 	ands.w	r2, r2, #3
 800a4b2:	4607      	mov	r7, r0
 800a4b4:	460e      	mov	r6, r1
 800a4b6:	d007      	beq.n	800a4c8 <__pow5mult+0x20>
 800a4b8:	4c25      	ldr	r4, [pc, #148]	@ (800a550 <__pow5mult+0xa8>)
 800a4ba:	3a01      	subs	r2, #1
 800a4bc:	2300      	movs	r3, #0
 800a4be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a4c2:	f7ff fe55 	bl	800a170 <__multadd>
 800a4c6:	4606      	mov	r6, r0
 800a4c8:	10ad      	asrs	r5, r5, #2
 800a4ca:	d03d      	beq.n	800a548 <__pow5mult+0xa0>
 800a4cc:	69fc      	ldr	r4, [r7, #28]
 800a4ce:	b97c      	cbnz	r4, 800a4f0 <__pow5mult+0x48>
 800a4d0:	2010      	movs	r0, #16
 800a4d2:	f7ff fd23 	bl	8009f1c <malloc>
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	61f8      	str	r0, [r7, #28]
 800a4da:	b928      	cbnz	r0, 800a4e8 <__pow5mult+0x40>
 800a4dc:	4b1d      	ldr	r3, [pc, #116]	@ (800a554 <__pow5mult+0xac>)
 800a4de:	481e      	ldr	r0, [pc, #120]	@ (800a558 <__pow5mult+0xb0>)
 800a4e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a4e4:	f7ff f978 	bl	80097d8 <__assert_func>
 800a4e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a4ec:	6004      	str	r4, [r0, #0]
 800a4ee:	60c4      	str	r4, [r0, #12]
 800a4f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a4f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a4f8:	b94c      	cbnz	r4, 800a50e <__pow5mult+0x66>
 800a4fa:	f240 2171 	movw	r1, #625	@ 0x271
 800a4fe:	4638      	mov	r0, r7
 800a500:	f7ff ff12 	bl	800a328 <__i2b>
 800a504:	2300      	movs	r3, #0
 800a506:	f8c8 0008 	str.w	r0, [r8, #8]
 800a50a:	4604      	mov	r4, r0
 800a50c:	6003      	str	r3, [r0, #0]
 800a50e:	f04f 0900 	mov.w	r9, #0
 800a512:	07eb      	lsls	r3, r5, #31
 800a514:	d50a      	bpl.n	800a52c <__pow5mult+0x84>
 800a516:	4631      	mov	r1, r6
 800a518:	4622      	mov	r2, r4
 800a51a:	4638      	mov	r0, r7
 800a51c:	f7ff ff1a 	bl	800a354 <__multiply>
 800a520:	4631      	mov	r1, r6
 800a522:	4680      	mov	r8, r0
 800a524:	4638      	mov	r0, r7
 800a526:	f7ff fe01 	bl	800a12c <_Bfree>
 800a52a:	4646      	mov	r6, r8
 800a52c:	106d      	asrs	r5, r5, #1
 800a52e:	d00b      	beq.n	800a548 <__pow5mult+0xa0>
 800a530:	6820      	ldr	r0, [r4, #0]
 800a532:	b938      	cbnz	r0, 800a544 <__pow5mult+0x9c>
 800a534:	4622      	mov	r2, r4
 800a536:	4621      	mov	r1, r4
 800a538:	4638      	mov	r0, r7
 800a53a:	f7ff ff0b 	bl	800a354 <__multiply>
 800a53e:	6020      	str	r0, [r4, #0]
 800a540:	f8c0 9000 	str.w	r9, [r0]
 800a544:	4604      	mov	r4, r0
 800a546:	e7e4      	b.n	800a512 <__pow5mult+0x6a>
 800a548:	4630      	mov	r0, r6
 800a54a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a54e:	bf00      	nop
 800a550:	0800b6b8 	.word	0x0800b6b8
 800a554:	0800b538 	.word	0x0800b538
 800a558:	0800b65e 	.word	0x0800b65e

0800a55c <__lshift>:
 800a55c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a560:	460c      	mov	r4, r1
 800a562:	6849      	ldr	r1, [r1, #4]
 800a564:	6923      	ldr	r3, [r4, #16]
 800a566:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a56a:	68a3      	ldr	r3, [r4, #8]
 800a56c:	4607      	mov	r7, r0
 800a56e:	4691      	mov	r9, r2
 800a570:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a574:	f108 0601 	add.w	r6, r8, #1
 800a578:	42b3      	cmp	r3, r6
 800a57a:	db0b      	blt.n	800a594 <__lshift+0x38>
 800a57c:	4638      	mov	r0, r7
 800a57e:	f7ff fd95 	bl	800a0ac <_Balloc>
 800a582:	4605      	mov	r5, r0
 800a584:	b948      	cbnz	r0, 800a59a <__lshift+0x3e>
 800a586:	4602      	mov	r2, r0
 800a588:	4b28      	ldr	r3, [pc, #160]	@ (800a62c <__lshift+0xd0>)
 800a58a:	4829      	ldr	r0, [pc, #164]	@ (800a630 <__lshift+0xd4>)
 800a58c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a590:	f7ff f922 	bl	80097d8 <__assert_func>
 800a594:	3101      	adds	r1, #1
 800a596:	005b      	lsls	r3, r3, #1
 800a598:	e7ee      	b.n	800a578 <__lshift+0x1c>
 800a59a:	2300      	movs	r3, #0
 800a59c:	f100 0114 	add.w	r1, r0, #20
 800a5a0:	f100 0210 	add.w	r2, r0, #16
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	4553      	cmp	r3, sl
 800a5a8:	db33      	blt.n	800a612 <__lshift+0xb6>
 800a5aa:	6920      	ldr	r0, [r4, #16]
 800a5ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a5b0:	f104 0314 	add.w	r3, r4, #20
 800a5b4:	f019 091f 	ands.w	r9, r9, #31
 800a5b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a5bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a5c0:	d02b      	beq.n	800a61a <__lshift+0xbe>
 800a5c2:	f1c9 0e20 	rsb	lr, r9, #32
 800a5c6:	468a      	mov	sl, r1
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	6818      	ldr	r0, [r3, #0]
 800a5cc:	fa00 f009 	lsl.w	r0, r0, r9
 800a5d0:	4310      	orrs	r0, r2
 800a5d2:	f84a 0b04 	str.w	r0, [sl], #4
 800a5d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5da:	459c      	cmp	ip, r3
 800a5dc:	fa22 f20e 	lsr.w	r2, r2, lr
 800a5e0:	d8f3      	bhi.n	800a5ca <__lshift+0x6e>
 800a5e2:	ebac 0304 	sub.w	r3, ip, r4
 800a5e6:	3b15      	subs	r3, #21
 800a5e8:	f023 0303 	bic.w	r3, r3, #3
 800a5ec:	3304      	adds	r3, #4
 800a5ee:	f104 0015 	add.w	r0, r4, #21
 800a5f2:	4584      	cmp	ip, r0
 800a5f4:	bf38      	it	cc
 800a5f6:	2304      	movcc	r3, #4
 800a5f8:	50ca      	str	r2, [r1, r3]
 800a5fa:	b10a      	cbz	r2, 800a600 <__lshift+0xa4>
 800a5fc:	f108 0602 	add.w	r6, r8, #2
 800a600:	3e01      	subs	r6, #1
 800a602:	4638      	mov	r0, r7
 800a604:	612e      	str	r6, [r5, #16]
 800a606:	4621      	mov	r1, r4
 800a608:	f7ff fd90 	bl	800a12c <_Bfree>
 800a60c:	4628      	mov	r0, r5
 800a60e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a612:	f842 0f04 	str.w	r0, [r2, #4]!
 800a616:	3301      	adds	r3, #1
 800a618:	e7c5      	b.n	800a5a6 <__lshift+0x4a>
 800a61a:	3904      	subs	r1, #4
 800a61c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a620:	f841 2f04 	str.w	r2, [r1, #4]!
 800a624:	459c      	cmp	ip, r3
 800a626:	d8f9      	bhi.n	800a61c <__lshift+0xc0>
 800a628:	e7ea      	b.n	800a600 <__lshift+0xa4>
 800a62a:	bf00      	nop
 800a62c:	0800b5ed 	.word	0x0800b5ed
 800a630:	0800b65e 	.word	0x0800b65e

0800a634 <__mcmp>:
 800a634:	690a      	ldr	r2, [r1, #16]
 800a636:	4603      	mov	r3, r0
 800a638:	6900      	ldr	r0, [r0, #16]
 800a63a:	1a80      	subs	r0, r0, r2
 800a63c:	b530      	push	{r4, r5, lr}
 800a63e:	d10e      	bne.n	800a65e <__mcmp+0x2a>
 800a640:	3314      	adds	r3, #20
 800a642:	3114      	adds	r1, #20
 800a644:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a648:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a64c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a650:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a654:	4295      	cmp	r5, r2
 800a656:	d003      	beq.n	800a660 <__mcmp+0x2c>
 800a658:	d205      	bcs.n	800a666 <__mcmp+0x32>
 800a65a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a65e:	bd30      	pop	{r4, r5, pc}
 800a660:	42a3      	cmp	r3, r4
 800a662:	d3f3      	bcc.n	800a64c <__mcmp+0x18>
 800a664:	e7fb      	b.n	800a65e <__mcmp+0x2a>
 800a666:	2001      	movs	r0, #1
 800a668:	e7f9      	b.n	800a65e <__mcmp+0x2a>
	...

0800a66c <__mdiff>:
 800a66c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a670:	4689      	mov	r9, r1
 800a672:	4606      	mov	r6, r0
 800a674:	4611      	mov	r1, r2
 800a676:	4648      	mov	r0, r9
 800a678:	4614      	mov	r4, r2
 800a67a:	f7ff ffdb 	bl	800a634 <__mcmp>
 800a67e:	1e05      	subs	r5, r0, #0
 800a680:	d112      	bne.n	800a6a8 <__mdiff+0x3c>
 800a682:	4629      	mov	r1, r5
 800a684:	4630      	mov	r0, r6
 800a686:	f7ff fd11 	bl	800a0ac <_Balloc>
 800a68a:	4602      	mov	r2, r0
 800a68c:	b928      	cbnz	r0, 800a69a <__mdiff+0x2e>
 800a68e:	4b3f      	ldr	r3, [pc, #252]	@ (800a78c <__mdiff+0x120>)
 800a690:	f240 2137 	movw	r1, #567	@ 0x237
 800a694:	483e      	ldr	r0, [pc, #248]	@ (800a790 <__mdiff+0x124>)
 800a696:	f7ff f89f 	bl	80097d8 <__assert_func>
 800a69a:	2301      	movs	r3, #1
 800a69c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a6a0:	4610      	mov	r0, r2
 800a6a2:	b003      	add	sp, #12
 800a6a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6a8:	bfbc      	itt	lt
 800a6aa:	464b      	movlt	r3, r9
 800a6ac:	46a1      	movlt	r9, r4
 800a6ae:	4630      	mov	r0, r6
 800a6b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a6b4:	bfba      	itte	lt
 800a6b6:	461c      	movlt	r4, r3
 800a6b8:	2501      	movlt	r5, #1
 800a6ba:	2500      	movge	r5, #0
 800a6bc:	f7ff fcf6 	bl	800a0ac <_Balloc>
 800a6c0:	4602      	mov	r2, r0
 800a6c2:	b918      	cbnz	r0, 800a6cc <__mdiff+0x60>
 800a6c4:	4b31      	ldr	r3, [pc, #196]	@ (800a78c <__mdiff+0x120>)
 800a6c6:	f240 2145 	movw	r1, #581	@ 0x245
 800a6ca:	e7e3      	b.n	800a694 <__mdiff+0x28>
 800a6cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a6d0:	6926      	ldr	r6, [r4, #16]
 800a6d2:	60c5      	str	r5, [r0, #12]
 800a6d4:	f109 0310 	add.w	r3, r9, #16
 800a6d8:	f109 0514 	add.w	r5, r9, #20
 800a6dc:	f104 0e14 	add.w	lr, r4, #20
 800a6e0:	f100 0b14 	add.w	fp, r0, #20
 800a6e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a6e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a6ec:	9301      	str	r3, [sp, #4]
 800a6ee:	46d9      	mov	r9, fp
 800a6f0:	f04f 0c00 	mov.w	ip, #0
 800a6f4:	9b01      	ldr	r3, [sp, #4]
 800a6f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a6fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a6fe:	9301      	str	r3, [sp, #4]
 800a700:	fa1f f38a 	uxth.w	r3, sl
 800a704:	4619      	mov	r1, r3
 800a706:	b283      	uxth	r3, r0
 800a708:	1acb      	subs	r3, r1, r3
 800a70a:	0c00      	lsrs	r0, r0, #16
 800a70c:	4463      	add	r3, ip
 800a70e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a712:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a716:	b29b      	uxth	r3, r3
 800a718:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a71c:	4576      	cmp	r6, lr
 800a71e:	f849 3b04 	str.w	r3, [r9], #4
 800a722:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a726:	d8e5      	bhi.n	800a6f4 <__mdiff+0x88>
 800a728:	1b33      	subs	r3, r6, r4
 800a72a:	3b15      	subs	r3, #21
 800a72c:	f023 0303 	bic.w	r3, r3, #3
 800a730:	3415      	adds	r4, #21
 800a732:	3304      	adds	r3, #4
 800a734:	42a6      	cmp	r6, r4
 800a736:	bf38      	it	cc
 800a738:	2304      	movcc	r3, #4
 800a73a:	441d      	add	r5, r3
 800a73c:	445b      	add	r3, fp
 800a73e:	461e      	mov	r6, r3
 800a740:	462c      	mov	r4, r5
 800a742:	4544      	cmp	r4, r8
 800a744:	d30e      	bcc.n	800a764 <__mdiff+0xf8>
 800a746:	f108 0103 	add.w	r1, r8, #3
 800a74a:	1b49      	subs	r1, r1, r5
 800a74c:	f021 0103 	bic.w	r1, r1, #3
 800a750:	3d03      	subs	r5, #3
 800a752:	45a8      	cmp	r8, r5
 800a754:	bf38      	it	cc
 800a756:	2100      	movcc	r1, #0
 800a758:	440b      	add	r3, r1
 800a75a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a75e:	b191      	cbz	r1, 800a786 <__mdiff+0x11a>
 800a760:	6117      	str	r7, [r2, #16]
 800a762:	e79d      	b.n	800a6a0 <__mdiff+0x34>
 800a764:	f854 1b04 	ldr.w	r1, [r4], #4
 800a768:	46e6      	mov	lr, ip
 800a76a:	0c08      	lsrs	r0, r1, #16
 800a76c:	fa1c fc81 	uxtah	ip, ip, r1
 800a770:	4471      	add	r1, lr
 800a772:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a776:	b289      	uxth	r1, r1
 800a778:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a77c:	f846 1b04 	str.w	r1, [r6], #4
 800a780:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a784:	e7dd      	b.n	800a742 <__mdiff+0xd6>
 800a786:	3f01      	subs	r7, #1
 800a788:	e7e7      	b.n	800a75a <__mdiff+0xee>
 800a78a:	bf00      	nop
 800a78c:	0800b5ed 	.word	0x0800b5ed
 800a790:	0800b65e 	.word	0x0800b65e

0800a794 <__ulp>:
 800a794:	b082      	sub	sp, #8
 800a796:	ed8d 0b00 	vstr	d0, [sp]
 800a79a:	9a01      	ldr	r2, [sp, #4]
 800a79c:	4b0f      	ldr	r3, [pc, #60]	@ (800a7dc <__ulp+0x48>)
 800a79e:	4013      	ands	r3, r2
 800a7a0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	dc08      	bgt.n	800a7ba <__ulp+0x26>
 800a7a8:	425b      	negs	r3, r3
 800a7aa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a7ae:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a7b2:	da04      	bge.n	800a7be <__ulp+0x2a>
 800a7b4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a7b8:	4113      	asrs	r3, r2
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	e008      	b.n	800a7d0 <__ulp+0x3c>
 800a7be:	f1a2 0314 	sub.w	r3, r2, #20
 800a7c2:	2b1e      	cmp	r3, #30
 800a7c4:	bfda      	itte	le
 800a7c6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a7ca:	40da      	lsrle	r2, r3
 800a7cc:	2201      	movgt	r2, #1
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	4619      	mov	r1, r3
 800a7d2:	4610      	mov	r0, r2
 800a7d4:	ec41 0b10 	vmov	d0, r0, r1
 800a7d8:	b002      	add	sp, #8
 800a7da:	4770      	bx	lr
 800a7dc:	7ff00000 	.word	0x7ff00000

0800a7e0 <__b2d>:
 800a7e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7e4:	6906      	ldr	r6, [r0, #16]
 800a7e6:	f100 0814 	add.w	r8, r0, #20
 800a7ea:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a7ee:	1f37      	subs	r7, r6, #4
 800a7f0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a7f4:	4610      	mov	r0, r2
 800a7f6:	f7ff fd4b 	bl	800a290 <__hi0bits>
 800a7fa:	f1c0 0320 	rsb	r3, r0, #32
 800a7fe:	280a      	cmp	r0, #10
 800a800:	600b      	str	r3, [r1, #0]
 800a802:	491b      	ldr	r1, [pc, #108]	@ (800a870 <__b2d+0x90>)
 800a804:	dc15      	bgt.n	800a832 <__b2d+0x52>
 800a806:	f1c0 0c0b 	rsb	ip, r0, #11
 800a80a:	fa22 f30c 	lsr.w	r3, r2, ip
 800a80e:	45b8      	cmp	r8, r7
 800a810:	ea43 0501 	orr.w	r5, r3, r1
 800a814:	bf34      	ite	cc
 800a816:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a81a:	2300      	movcs	r3, #0
 800a81c:	3015      	adds	r0, #21
 800a81e:	fa02 f000 	lsl.w	r0, r2, r0
 800a822:	fa23 f30c 	lsr.w	r3, r3, ip
 800a826:	4303      	orrs	r3, r0
 800a828:	461c      	mov	r4, r3
 800a82a:	ec45 4b10 	vmov	d0, r4, r5
 800a82e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a832:	45b8      	cmp	r8, r7
 800a834:	bf3a      	itte	cc
 800a836:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a83a:	f1a6 0708 	subcc.w	r7, r6, #8
 800a83e:	2300      	movcs	r3, #0
 800a840:	380b      	subs	r0, #11
 800a842:	d012      	beq.n	800a86a <__b2d+0x8a>
 800a844:	f1c0 0120 	rsb	r1, r0, #32
 800a848:	fa23 f401 	lsr.w	r4, r3, r1
 800a84c:	4082      	lsls	r2, r0
 800a84e:	4322      	orrs	r2, r4
 800a850:	4547      	cmp	r7, r8
 800a852:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a856:	bf8c      	ite	hi
 800a858:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a85c:	2200      	movls	r2, #0
 800a85e:	4083      	lsls	r3, r0
 800a860:	40ca      	lsrs	r2, r1
 800a862:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a866:	4313      	orrs	r3, r2
 800a868:	e7de      	b.n	800a828 <__b2d+0x48>
 800a86a:	ea42 0501 	orr.w	r5, r2, r1
 800a86e:	e7db      	b.n	800a828 <__b2d+0x48>
 800a870:	3ff00000 	.word	0x3ff00000

0800a874 <__d2b>:
 800a874:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a878:	460f      	mov	r7, r1
 800a87a:	2101      	movs	r1, #1
 800a87c:	ec59 8b10 	vmov	r8, r9, d0
 800a880:	4616      	mov	r6, r2
 800a882:	f7ff fc13 	bl	800a0ac <_Balloc>
 800a886:	4604      	mov	r4, r0
 800a888:	b930      	cbnz	r0, 800a898 <__d2b+0x24>
 800a88a:	4602      	mov	r2, r0
 800a88c:	4b23      	ldr	r3, [pc, #140]	@ (800a91c <__d2b+0xa8>)
 800a88e:	4824      	ldr	r0, [pc, #144]	@ (800a920 <__d2b+0xac>)
 800a890:	f240 310f 	movw	r1, #783	@ 0x30f
 800a894:	f7fe ffa0 	bl	80097d8 <__assert_func>
 800a898:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a89c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a8a0:	b10d      	cbz	r5, 800a8a6 <__d2b+0x32>
 800a8a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a8a6:	9301      	str	r3, [sp, #4]
 800a8a8:	f1b8 0300 	subs.w	r3, r8, #0
 800a8ac:	d023      	beq.n	800a8f6 <__d2b+0x82>
 800a8ae:	4668      	mov	r0, sp
 800a8b0:	9300      	str	r3, [sp, #0]
 800a8b2:	f7ff fd0c 	bl	800a2ce <__lo0bits>
 800a8b6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a8ba:	b1d0      	cbz	r0, 800a8f2 <__d2b+0x7e>
 800a8bc:	f1c0 0320 	rsb	r3, r0, #32
 800a8c0:	fa02 f303 	lsl.w	r3, r2, r3
 800a8c4:	430b      	orrs	r3, r1
 800a8c6:	40c2      	lsrs	r2, r0
 800a8c8:	6163      	str	r3, [r4, #20]
 800a8ca:	9201      	str	r2, [sp, #4]
 800a8cc:	9b01      	ldr	r3, [sp, #4]
 800a8ce:	61a3      	str	r3, [r4, #24]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	bf0c      	ite	eq
 800a8d4:	2201      	moveq	r2, #1
 800a8d6:	2202      	movne	r2, #2
 800a8d8:	6122      	str	r2, [r4, #16]
 800a8da:	b1a5      	cbz	r5, 800a906 <__d2b+0x92>
 800a8dc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a8e0:	4405      	add	r5, r0
 800a8e2:	603d      	str	r5, [r7, #0]
 800a8e4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a8e8:	6030      	str	r0, [r6, #0]
 800a8ea:	4620      	mov	r0, r4
 800a8ec:	b003      	add	sp, #12
 800a8ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8f2:	6161      	str	r1, [r4, #20]
 800a8f4:	e7ea      	b.n	800a8cc <__d2b+0x58>
 800a8f6:	a801      	add	r0, sp, #4
 800a8f8:	f7ff fce9 	bl	800a2ce <__lo0bits>
 800a8fc:	9b01      	ldr	r3, [sp, #4]
 800a8fe:	6163      	str	r3, [r4, #20]
 800a900:	3020      	adds	r0, #32
 800a902:	2201      	movs	r2, #1
 800a904:	e7e8      	b.n	800a8d8 <__d2b+0x64>
 800a906:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a90a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a90e:	6038      	str	r0, [r7, #0]
 800a910:	6918      	ldr	r0, [r3, #16]
 800a912:	f7ff fcbd 	bl	800a290 <__hi0bits>
 800a916:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a91a:	e7e5      	b.n	800a8e8 <__d2b+0x74>
 800a91c:	0800b5ed 	.word	0x0800b5ed
 800a920:	0800b65e 	.word	0x0800b65e

0800a924 <__ratio>:
 800a924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a928:	b085      	sub	sp, #20
 800a92a:	e9cd 1000 	strd	r1, r0, [sp]
 800a92e:	a902      	add	r1, sp, #8
 800a930:	f7ff ff56 	bl	800a7e0 <__b2d>
 800a934:	9800      	ldr	r0, [sp, #0]
 800a936:	a903      	add	r1, sp, #12
 800a938:	ec55 4b10 	vmov	r4, r5, d0
 800a93c:	f7ff ff50 	bl	800a7e0 <__b2d>
 800a940:	9b01      	ldr	r3, [sp, #4]
 800a942:	6919      	ldr	r1, [r3, #16]
 800a944:	9b00      	ldr	r3, [sp, #0]
 800a946:	691b      	ldr	r3, [r3, #16]
 800a948:	1ac9      	subs	r1, r1, r3
 800a94a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a94e:	1a9b      	subs	r3, r3, r2
 800a950:	ec5b ab10 	vmov	sl, fp, d0
 800a954:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a958:	2b00      	cmp	r3, #0
 800a95a:	bfce      	itee	gt
 800a95c:	462a      	movgt	r2, r5
 800a95e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a962:	465a      	movle	r2, fp
 800a964:	462f      	mov	r7, r5
 800a966:	46d9      	mov	r9, fp
 800a968:	bfcc      	ite	gt
 800a96a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a96e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a972:	464b      	mov	r3, r9
 800a974:	4652      	mov	r2, sl
 800a976:	4620      	mov	r0, r4
 800a978:	4639      	mov	r1, r7
 800a97a:	f7f5 ff9f 	bl	80008bc <__aeabi_ddiv>
 800a97e:	ec41 0b10 	vmov	d0, r0, r1
 800a982:	b005      	add	sp, #20
 800a984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a988 <__copybits>:
 800a988:	3901      	subs	r1, #1
 800a98a:	b570      	push	{r4, r5, r6, lr}
 800a98c:	1149      	asrs	r1, r1, #5
 800a98e:	6914      	ldr	r4, [r2, #16]
 800a990:	3101      	adds	r1, #1
 800a992:	f102 0314 	add.w	r3, r2, #20
 800a996:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a99a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a99e:	1f05      	subs	r5, r0, #4
 800a9a0:	42a3      	cmp	r3, r4
 800a9a2:	d30c      	bcc.n	800a9be <__copybits+0x36>
 800a9a4:	1aa3      	subs	r3, r4, r2
 800a9a6:	3b11      	subs	r3, #17
 800a9a8:	f023 0303 	bic.w	r3, r3, #3
 800a9ac:	3211      	adds	r2, #17
 800a9ae:	42a2      	cmp	r2, r4
 800a9b0:	bf88      	it	hi
 800a9b2:	2300      	movhi	r3, #0
 800a9b4:	4418      	add	r0, r3
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	4288      	cmp	r0, r1
 800a9ba:	d305      	bcc.n	800a9c8 <__copybits+0x40>
 800a9bc:	bd70      	pop	{r4, r5, r6, pc}
 800a9be:	f853 6b04 	ldr.w	r6, [r3], #4
 800a9c2:	f845 6f04 	str.w	r6, [r5, #4]!
 800a9c6:	e7eb      	b.n	800a9a0 <__copybits+0x18>
 800a9c8:	f840 3b04 	str.w	r3, [r0], #4
 800a9cc:	e7f4      	b.n	800a9b8 <__copybits+0x30>

0800a9ce <__any_on>:
 800a9ce:	f100 0214 	add.w	r2, r0, #20
 800a9d2:	6900      	ldr	r0, [r0, #16]
 800a9d4:	114b      	asrs	r3, r1, #5
 800a9d6:	4298      	cmp	r0, r3
 800a9d8:	b510      	push	{r4, lr}
 800a9da:	db11      	blt.n	800aa00 <__any_on+0x32>
 800a9dc:	dd0a      	ble.n	800a9f4 <__any_on+0x26>
 800a9de:	f011 011f 	ands.w	r1, r1, #31
 800a9e2:	d007      	beq.n	800a9f4 <__any_on+0x26>
 800a9e4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a9e8:	fa24 f001 	lsr.w	r0, r4, r1
 800a9ec:	fa00 f101 	lsl.w	r1, r0, r1
 800a9f0:	428c      	cmp	r4, r1
 800a9f2:	d10b      	bne.n	800aa0c <__any_on+0x3e>
 800a9f4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a9f8:	4293      	cmp	r3, r2
 800a9fa:	d803      	bhi.n	800aa04 <__any_on+0x36>
 800a9fc:	2000      	movs	r0, #0
 800a9fe:	bd10      	pop	{r4, pc}
 800aa00:	4603      	mov	r3, r0
 800aa02:	e7f7      	b.n	800a9f4 <__any_on+0x26>
 800aa04:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aa08:	2900      	cmp	r1, #0
 800aa0a:	d0f5      	beq.n	800a9f8 <__any_on+0x2a>
 800aa0c:	2001      	movs	r0, #1
 800aa0e:	e7f6      	b.n	800a9fe <__any_on+0x30>

0800aa10 <__ascii_wctomb>:
 800aa10:	4603      	mov	r3, r0
 800aa12:	4608      	mov	r0, r1
 800aa14:	b141      	cbz	r1, 800aa28 <__ascii_wctomb+0x18>
 800aa16:	2aff      	cmp	r2, #255	@ 0xff
 800aa18:	d904      	bls.n	800aa24 <__ascii_wctomb+0x14>
 800aa1a:	228a      	movs	r2, #138	@ 0x8a
 800aa1c:	601a      	str	r2, [r3, #0]
 800aa1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aa22:	4770      	bx	lr
 800aa24:	700a      	strb	r2, [r1, #0]
 800aa26:	2001      	movs	r0, #1
 800aa28:	4770      	bx	lr
	...

0800aa2c <__sflush_r>:
 800aa2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa34:	0716      	lsls	r6, r2, #28
 800aa36:	4605      	mov	r5, r0
 800aa38:	460c      	mov	r4, r1
 800aa3a:	d454      	bmi.n	800aae6 <__sflush_r+0xba>
 800aa3c:	684b      	ldr	r3, [r1, #4]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	dc02      	bgt.n	800aa48 <__sflush_r+0x1c>
 800aa42:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	dd48      	ble.n	800aada <__sflush_r+0xae>
 800aa48:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aa4a:	2e00      	cmp	r6, #0
 800aa4c:	d045      	beq.n	800aada <__sflush_r+0xae>
 800aa4e:	2300      	movs	r3, #0
 800aa50:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800aa54:	682f      	ldr	r7, [r5, #0]
 800aa56:	6a21      	ldr	r1, [r4, #32]
 800aa58:	602b      	str	r3, [r5, #0]
 800aa5a:	d030      	beq.n	800aabe <__sflush_r+0x92>
 800aa5c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800aa5e:	89a3      	ldrh	r3, [r4, #12]
 800aa60:	0759      	lsls	r1, r3, #29
 800aa62:	d505      	bpl.n	800aa70 <__sflush_r+0x44>
 800aa64:	6863      	ldr	r3, [r4, #4]
 800aa66:	1ad2      	subs	r2, r2, r3
 800aa68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aa6a:	b10b      	cbz	r3, 800aa70 <__sflush_r+0x44>
 800aa6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aa6e:	1ad2      	subs	r2, r2, r3
 800aa70:	2300      	movs	r3, #0
 800aa72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aa74:	6a21      	ldr	r1, [r4, #32]
 800aa76:	4628      	mov	r0, r5
 800aa78:	47b0      	blx	r6
 800aa7a:	1c43      	adds	r3, r0, #1
 800aa7c:	89a3      	ldrh	r3, [r4, #12]
 800aa7e:	d106      	bne.n	800aa8e <__sflush_r+0x62>
 800aa80:	6829      	ldr	r1, [r5, #0]
 800aa82:	291d      	cmp	r1, #29
 800aa84:	d82b      	bhi.n	800aade <__sflush_r+0xb2>
 800aa86:	4a2a      	ldr	r2, [pc, #168]	@ (800ab30 <__sflush_r+0x104>)
 800aa88:	410a      	asrs	r2, r1
 800aa8a:	07d6      	lsls	r6, r2, #31
 800aa8c:	d427      	bmi.n	800aade <__sflush_r+0xb2>
 800aa8e:	2200      	movs	r2, #0
 800aa90:	6062      	str	r2, [r4, #4]
 800aa92:	04d9      	lsls	r1, r3, #19
 800aa94:	6922      	ldr	r2, [r4, #16]
 800aa96:	6022      	str	r2, [r4, #0]
 800aa98:	d504      	bpl.n	800aaa4 <__sflush_r+0x78>
 800aa9a:	1c42      	adds	r2, r0, #1
 800aa9c:	d101      	bne.n	800aaa2 <__sflush_r+0x76>
 800aa9e:	682b      	ldr	r3, [r5, #0]
 800aaa0:	b903      	cbnz	r3, 800aaa4 <__sflush_r+0x78>
 800aaa2:	6560      	str	r0, [r4, #84]	@ 0x54
 800aaa4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aaa6:	602f      	str	r7, [r5, #0]
 800aaa8:	b1b9      	cbz	r1, 800aada <__sflush_r+0xae>
 800aaaa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aaae:	4299      	cmp	r1, r3
 800aab0:	d002      	beq.n	800aab8 <__sflush_r+0x8c>
 800aab2:	4628      	mov	r0, r5
 800aab4:	f7fe feae 	bl	8009814 <_free_r>
 800aab8:	2300      	movs	r3, #0
 800aaba:	6363      	str	r3, [r4, #52]	@ 0x34
 800aabc:	e00d      	b.n	800aada <__sflush_r+0xae>
 800aabe:	2301      	movs	r3, #1
 800aac0:	4628      	mov	r0, r5
 800aac2:	47b0      	blx	r6
 800aac4:	4602      	mov	r2, r0
 800aac6:	1c50      	adds	r0, r2, #1
 800aac8:	d1c9      	bne.n	800aa5e <__sflush_r+0x32>
 800aaca:	682b      	ldr	r3, [r5, #0]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d0c6      	beq.n	800aa5e <__sflush_r+0x32>
 800aad0:	2b1d      	cmp	r3, #29
 800aad2:	d001      	beq.n	800aad8 <__sflush_r+0xac>
 800aad4:	2b16      	cmp	r3, #22
 800aad6:	d11e      	bne.n	800ab16 <__sflush_r+0xea>
 800aad8:	602f      	str	r7, [r5, #0]
 800aada:	2000      	movs	r0, #0
 800aadc:	e022      	b.n	800ab24 <__sflush_r+0xf8>
 800aade:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aae2:	b21b      	sxth	r3, r3
 800aae4:	e01b      	b.n	800ab1e <__sflush_r+0xf2>
 800aae6:	690f      	ldr	r7, [r1, #16]
 800aae8:	2f00      	cmp	r7, #0
 800aaea:	d0f6      	beq.n	800aada <__sflush_r+0xae>
 800aaec:	0793      	lsls	r3, r2, #30
 800aaee:	680e      	ldr	r6, [r1, #0]
 800aaf0:	bf08      	it	eq
 800aaf2:	694b      	ldreq	r3, [r1, #20]
 800aaf4:	600f      	str	r7, [r1, #0]
 800aaf6:	bf18      	it	ne
 800aaf8:	2300      	movne	r3, #0
 800aafa:	eba6 0807 	sub.w	r8, r6, r7
 800aafe:	608b      	str	r3, [r1, #8]
 800ab00:	f1b8 0f00 	cmp.w	r8, #0
 800ab04:	dde9      	ble.n	800aada <__sflush_r+0xae>
 800ab06:	6a21      	ldr	r1, [r4, #32]
 800ab08:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ab0a:	4643      	mov	r3, r8
 800ab0c:	463a      	mov	r2, r7
 800ab0e:	4628      	mov	r0, r5
 800ab10:	47b0      	blx	r6
 800ab12:	2800      	cmp	r0, #0
 800ab14:	dc08      	bgt.n	800ab28 <__sflush_r+0xfc>
 800ab16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab1e:	81a3      	strh	r3, [r4, #12]
 800ab20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab28:	4407      	add	r7, r0
 800ab2a:	eba8 0800 	sub.w	r8, r8, r0
 800ab2e:	e7e7      	b.n	800ab00 <__sflush_r+0xd4>
 800ab30:	dfbffffe 	.word	0xdfbffffe

0800ab34 <_fflush_r>:
 800ab34:	b538      	push	{r3, r4, r5, lr}
 800ab36:	690b      	ldr	r3, [r1, #16]
 800ab38:	4605      	mov	r5, r0
 800ab3a:	460c      	mov	r4, r1
 800ab3c:	b913      	cbnz	r3, 800ab44 <_fflush_r+0x10>
 800ab3e:	2500      	movs	r5, #0
 800ab40:	4628      	mov	r0, r5
 800ab42:	bd38      	pop	{r3, r4, r5, pc}
 800ab44:	b118      	cbz	r0, 800ab4e <_fflush_r+0x1a>
 800ab46:	6a03      	ldr	r3, [r0, #32]
 800ab48:	b90b      	cbnz	r3, 800ab4e <_fflush_r+0x1a>
 800ab4a:	f7fe fcc9 	bl	80094e0 <__sinit>
 800ab4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d0f3      	beq.n	800ab3e <_fflush_r+0xa>
 800ab56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ab58:	07d0      	lsls	r0, r2, #31
 800ab5a:	d404      	bmi.n	800ab66 <_fflush_r+0x32>
 800ab5c:	0599      	lsls	r1, r3, #22
 800ab5e:	d402      	bmi.n	800ab66 <_fflush_r+0x32>
 800ab60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab62:	f7fe fe1e 	bl	80097a2 <__retarget_lock_acquire_recursive>
 800ab66:	4628      	mov	r0, r5
 800ab68:	4621      	mov	r1, r4
 800ab6a:	f7ff ff5f 	bl	800aa2c <__sflush_r>
 800ab6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab70:	07da      	lsls	r2, r3, #31
 800ab72:	4605      	mov	r5, r0
 800ab74:	d4e4      	bmi.n	800ab40 <_fflush_r+0xc>
 800ab76:	89a3      	ldrh	r3, [r4, #12]
 800ab78:	059b      	lsls	r3, r3, #22
 800ab7a:	d4e1      	bmi.n	800ab40 <_fflush_r+0xc>
 800ab7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab7e:	f7fe fe11 	bl	80097a4 <__retarget_lock_release_recursive>
 800ab82:	e7dd      	b.n	800ab40 <_fflush_r+0xc>

0800ab84 <fiprintf>:
 800ab84:	b40e      	push	{r1, r2, r3}
 800ab86:	b503      	push	{r0, r1, lr}
 800ab88:	4601      	mov	r1, r0
 800ab8a:	ab03      	add	r3, sp, #12
 800ab8c:	4805      	ldr	r0, [pc, #20]	@ (800aba4 <fiprintf+0x20>)
 800ab8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab92:	6800      	ldr	r0, [r0, #0]
 800ab94:	9301      	str	r3, [sp, #4]
 800ab96:	f000 f85b 	bl	800ac50 <_vfiprintf_r>
 800ab9a:	b002      	add	sp, #8
 800ab9c:	f85d eb04 	ldr.w	lr, [sp], #4
 800aba0:	b003      	add	sp, #12
 800aba2:	4770      	bx	lr
 800aba4:	200002a0 	.word	0x200002a0

0800aba8 <_sbrk_r>:
 800aba8:	b538      	push	{r3, r4, r5, lr}
 800abaa:	4d06      	ldr	r5, [pc, #24]	@ (800abc4 <_sbrk_r+0x1c>)
 800abac:	2300      	movs	r3, #0
 800abae:	4604      	mov	r4, r0
 800abb0:	4608      	mov	r0, r1
 800abb2:	602b      	str	r3, [r5, #0]
 800abb4:	f7f6 ff0a 	bl	80019cc <_sbrk>
 800abb8:	1c43      	adds	r3, r0, #1
 800abba:	d102      	bne.n	800abc2 <_sbrk_r+0x1a>
 800abbc:	682b      	ldr	r3, [r5, #0]
 800abbe:	b103      	cbz	r3, 800abc2 <_sbrk_r+0x1a>
 800abc0:	6023      	str	r3, [r4, #0]
 800abc2:	bd38      	pop	{r3, r4, r5, pc}
 800abc4:	200007ec 	.word	0x200007ec

0800abc8 <abort>:
 800abc8:	b508      	push	{r3, lr}
 800abca:	2006      	movs	r0, #6
 800abcc:	f000 fba2 	bl	800b314 <raise>
 800abd0:	2001      	movs	r0, #1
 800abd2:	f7f6 fe83 	bl	80018dc <_exit>

0800abd6 <_calloc_r>:
 800abd6:	b570      	push	{r4, r5, r6, lr}
 800abd8:	fba1 5402 	umull	r5, r4, r1, r2
 800abdc:	b93c      	cbnz	r4, 800abee <_calloc_r+0x18>
 800abde:	4629      	mov	r1, r5
 800abe0:	f7ff f9c6 	bl	8009f70 <_malloc_r>
 800abe4:	4606      	mov	r6, r0
 800abe6:	b928      	cbnz	r0, 800abf4 <_calloc_r+0x1e>
 800abe8:	2600      	movs	r6, #0
 800abea:	4630      	mov	r0, r6
 800abec:	bd70      	pop	{r4, r5, r6, pc}
 800abee:	220c      	movs	r2, #12
 800abf0:	6002      	str	r2, [r0, #0]
 800abf2:	e7f9      	b.n	800abe8 <_calloc_r+0x12>
 800abf4:	462a      	mov	r2, r5
 800abf6:	4621      	mov	r1, r4
 800abf8:	f7fe fceb 	bl	80095d2 <memset>
 800abfc:	e7f5      	b.n	800abea <_calloc_r+0x14>

0800abfe <__sfputc_r>:
 800abfe:	6893      	ldr	r3, [r2, #8]
 800ac00:	3b01      	subs	r3, #1
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	b410      	push	{r4}
 800ac06:	6093      	str	r3, [r2, #8]
 800ac08:	da08      	bge.n	800ac1c <__sfputc_r+0x1e>
 800ac0a:	6994      	ldr	r4, [r2, #24]
 800ac0c:	42a3      	cmp	r3, r4
 800ac0e:	db01      	blt.n	800ac14 <__sfputc_r+0x16>
 800ac10:	290a      	cmp	r1, #10
 800ac12:	d103      	bne.n	800ac1c <__sfputc_r+0x1e>
 800ac14:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac18:	f000 bac0 	b.w	800b19c <__swbuf_r>
 800ac1c:	6813      	ldr	r3, [r2, #0]
 800ac1e:	1c58      	adds	r0, r3, #1
 800ac20:	6010      	str	r0, [r2, #0]
 800ac22:	7019      	strb	r1, [r3, #0]
 800ac24:	4608      	mov	r0, r1
 800ac26:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac2a:	4770      	bx	lr

0800ac2c <__sfputs_r>:
 800ac2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac2e:	4606      	mov	r6, r0
 800ac30:	460f      	mov	r7, r1
 800ac32:	4614      	mov	r4, r2
 800ac34:	18d5      	adds	r5, r2, r3
 800ac36:	42ac      	cmp	r4, r5
 800ac38:	d101      	bne.n	800ac3e <__sfputs_r+0x12>
 800ac3a:	2000      	movs	r0, #0
 800ac3c:	e007      	b.n	800ac4e <__sfputs_r+0x22>
 800ac3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac42:	463a      	mov	r2, r7
 800ac44:	4630      	mov	r0, r6
 800ac46:	f7ff ffda 	bl	800abfe <__sfputc_r>
 800ac4a:	1c43      	adds	r3, r0, #1
 800ac4c:	d1f3      	bne.n	800ac36 <__sfputs_r+0xa>
 800ac4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ac50 <_vfiprintf_r>:
 800ac50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac54:	460d      	mov	r5, r1
 800ac56:	b09d      	sub	sp, #116	@ 0x74
 800ac58:	4614      	mov	r4, r2
 800ac5a:	4698      	mov	r8, r3
 800ac5c:	4606      	mov	r6, r0
 800ac5e:	b118      	cbz	r0, 800ac68 <_vfiprintf_r+0x18>
 800ac60:	6a03      	ldr	r3, [r0, #32]
 800ac62:	b90b      	cbnz	r3, 800ac68 <_vfiprintf_r+0x18>
 800ac64:	f7fe fc3c 	bl	80094e0 <__sinit>
 800ac68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac6a:	07d9      	lsls	r1, r3, #31
 800ac6c:	d405      	bmi.n	800ac7a <_vfiprintf_r+0x2a>
 800ac6e:	89ab      	ldrh	r3, [r5, #12]
 800ac70:	059a      	lsls	r2, r3, #22
 800ac72:	d402      	bmi.n	800ac7a <_vfiprintf_r+0x2a>
 800ac74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac76:	f7fe fd94 	bl	80097a2 <__retarget_lock_acquire_recursive>
 800ac7a:	89ab      	ldrh	r3, [r5, #12]
 800ac7c:	071b      	lsls	r3, r3, #28
 800ac7e:	d501      	bpl.n	800ac84 <_vfiprintf_r+0x34>
 800ac80:	692b      	ldr	r3, [r5, #16]
 800ac82:	b99b      	cbnz	r3, 800acac <_vfiprintf_r+0x5c>
 800ac84:	4629      	mov	r1, r5
 800ac86:	4630      	mov	r0, r6
 800ac88:	f000 fac6 	bl	800b218 <__swsetup_r>
 800ac8c:	b170      	cbz	r0, 800acac <_vfiprintf_r+0x5c>
 800ac8e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac90:	07dc      	lsls	r4, r3, #31
 800ac92:	d504      	bpl.n	800ac9e <_vfiprintf_r+0x4e>
 800ac94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ac98:	b01d      	add	sp, #116	@ 0x74
 800ac9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac9e:	89ab      	ldrh	r3, [r5, #12]
 800aca0:	0598      	lsls	r0, r3, #22
 800aca2:	d4f7      	bmi.n	800ac94 <_vfiprintf_r+0x44>
 800aca4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aca6:	f7fe fd7d 	bl	80097a4 <__retarget_lock_release_recursive>
 800acaa:	e7f3      	b.n	800ac94 <_vfiprintf_r+0x44>
 800acac:	2300      	movs	r3, #0
 800acae:	9309      	str	r3, [sp, #36]	@ 0x24
 800acb0:	2320      	movs	r3, #32
 800acb2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800acb6:	f8cd 800c 	str.w	r8, [sp, #12]
 800acba:	2330      	movs	r3, #48	@ 0x30
 800acbc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ae6c <_vfiprintf_r+0x21c>
 800acc0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800acc4:	f04f 0901 	mov.w	r9, #1
 800acc8:	4623      	mov	r3, r4
 800acca:	469a      	mov	sl, r3
 800accc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acd0:	b10a      	cbz	r2, 800acd6 <_vfiprintf_r+0x86>
 800acd2:	2a25      	cmp	r2, #37	@ 0x25
 800acd4:	d1f9      	bne.n	800acca <_vfiprintf_r+0x7a>
 800acd6:	ebba 0b04 	subs.w	fp, sl, r4
 800acda:	d00b      	beq.n	800acf4 <_vfiprintf_r+0xa4>
 800acdc:	465b      	mov	r3, fp
 800acde:	4622      	mov	r2, r4
 800ace0:	4629      	mov	r1, r5
 800ace2:	4630      	mov	r0, r6
 800ace4:	f7ff ffa2 	bl	800ac2c <__sfputs_r>
 800ace8:	3001      	adds	r0, #1
 800acea:	f000 80a7 	beq.w	800ae3c <_vfiprintf_r+0x1ec>
 800acee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800acf0:	445a      	add	r2, fp
 800acf2:	9209      	str	r2, [sp, #36]	@ 0x24
 800acf4:	f89a 3000 	ldrb.w	r3, [sl]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	f000 809f 	beq.w	800ae3c <_vfiprintf_r+0x1ec>
 800acfe:	2300      	movs	r3, #0
 800ad00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ad04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad08:	f10a 0a01 	add.w	sl, sl, #1
 800ad0c:	9304      	str	r3, [sp, #16]
 800ad0e:	9307      	str	r3, [sp, #28]
 800ad10:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ad14:	931a      	str	r3, [sp, #104]	@ 0x68
 800ad16:	4654      	mov	r4, sl
 800ad18:	2205      	movs	r2, #5
 800ad1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad1e:	4853      	ldr	r0, [pc, #332]	@ (800ae6c <_vfiprintf_r+0x21c>)
 800ad20:	f7f5 fa96 	bl	8000250 <memchr>
 800ad24:	9a04      	ldr	r2, [sp, #16]
 800ad26:	b9d8      	cbnz	r0, 800ad60 <_vfiprintf_r+0x110>
 800ad28:	06d1      	lsls	r1, r2, #27
 800ad2a:	bf44      	itt	mi
 800ad2c:	2320      	movmi	r3, #32
 800ad2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad32:	0713      	lsls	r3, r2, #28
 800ad34:	bf44      	itt	mi
 800ad36:	232b      	movmi	r3, #43	@ 0x2b
 800ad38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ad3c:	f89a 3000 	ldrb.w	r3, [sl]
 800ad40:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad42:	d015      	beq.n	800ad70 <_vfiprintf_r+0x120>
 800ad44:	9a07      	ldr	r2, [sp, #28]
 800ad46:	4654      	mov	r4, sl
 800ad48:	2000      	movs	r0, #0
 800ad4a:	f04f 0c0a 	mov.w	ip, #10
 800ad4e:	4621      	mov	r1, r4
 800ad50:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad54:	3b30      	subs	r3, #48	@ 0x30
 800ad56:	2b09      	cmp	r3, #9
 800ad58:	d94b      	bls.n	800adf2 <_vfiprintf_r+0x1a2>
 800ad5a:	b1b0      	cbz	r0, 800ad8a <_vfiprintf_r+0x13a>
 800ad5c:	9207      	str	r2, [sp, #28]
 800ad5e:	e014      	b.n	800ad8a <_vfiprintf_r+0x13a>
 800ad60:	eba0 0308 	sub.w	r3, r0, r8
 800ad64:	fa09 f303 	lsl.w	r3, r9, r3
 800ad68:	4313      	orrs	r3, r2
 800ad6a:	9304      	str	r3, [sp, #16]
 800ad6c:	46a2      	mov	sl, r4
 800ad6e:	e7d2      	b.n	800ad16 <_vfiprintf_r+0xc6>
 800ad70:	9b03      	ldr	r3, [sp, #12]
 800ad72:	1d19      	adds	r1, r3, #4
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	9103      	str	r1, [sp, #12]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	bfbb      	ittet	lt
 800ad7c:	425b      	neglt	r3, r3
 800ad7e:	f042 0202 	orrlt.w	r2, r2, #2
 800ad82:	9307      	strge	r3, [sp, #28]
 800ad84:	9307      	strlt	r3, [sp, #28]
 800ad86:	bfb8      	it	lt
 800ad88:	9204      	strlt	r2, [sp, #16]
 800ad8a:	7823      	ldrb	r3, [r4, #0]
 800ad8c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ad8e:	d10a      	bne.n	800ada6 <_vfiprintf_r+0x156>
 800ad90:	7863      	ldrb	r3, [r4, #1]
 800ad92:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad94:	d132      	bne.n	800adfc <_vfiprintf_r+0x1ac>
 800ad96:	9b03      	ldr	r3, [sp, #12]
 800ad98:	1d1a      	adds	r2, r3, #4
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	9203      	str	r2, [sp, #12]
 800ad9e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ada2:	3402      	adds	r4, #2
 800ada4:	9305      	str	r3, [sp, #20]
 800ada6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ae7c <_vfiprintf_r+0x22c>
 800adaa:	7821      	ldrb	r1, [r4, #0]
 800adac:	2203      	movs	r2, #3
 800adae:	4650      	mov	r0, sl
 800adb0:	f7f5 fa4e 	bl	8000250 <memchr>
 800adb4:	b138      	cbz	r0, 800adc6 <_vfiprintf_r+0x176>
 800adb6:	9b04      	ldr	r3, [sp, #16]
 800adb8:	eba0 000a 	sub.w	r0, r0, sl
 800adbc:	2240      	movs	r2, #64	@ 0x40
 800adbe:	4082      	lsls	r2, r0
 800adc0:	4313      	orrs	r3, r2
 800adc2:	3401      	adds	r4, #1
 800adc4:	9304      	str	r3, [sp, #16]
 800adc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adca:	4829      	ldr	r0, [pc, #164]	@ (800ae70 <_vfiprintf_r+0x220>)
 800adcc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800add0:	2206      	movs	r2, #6
 800add2:	f7f5 fa3d 	bl	8000250 <memchr>
 800add6:	2800      	cmp	r0, #0
 800add8:	d03f      	beq.n	800ae5a <_vfiprintf_r+0x20a>
 800adda:	4b26      	ldr	r3, [pc, #152]	@ (800ae74 <_vfiprintf_r+0x224>)
 800addc:	bb1b      	cbnz	r3, 800ae26 <_vfiprintf_r+0x1d6>
 800adde:	9b03      	ldr	r3, [sp, #12]
 800ade0:	3307      	adds	r3, #7
 800ade2:	f023 0307 	bic.w	r3, r3, #7
 800ade6:	3308      	adds	r3, #8
 800ade8:	9303      	str	r3, [sp, #12]
 800adea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adec:	443b      	add	r3, r7
 800adee:	9309      	str	r3, [sp, #36]	@ 0x24
 800adf0:	e76a      	b.n	800acc8 <_vfiprintf_r+0x78>
 800adf2:	fb0c 3202 	mla	r2, ip, r2, r3
 800adf6:	460c      	mov	r4, r1
 800adf8:	2001      	movs	r0, #1
 800adfa:	e7a8      	b.n	800ad4e <_vfiprintf_r+0xfe>
 800adfc:	2300      	movs	r3, #0
 800adfe:	3401      	adds	r4, #1
 800ae00:	9305      	str	r3, [sp, #20]
 800ae02:	4619      	mov	r1, r3
 800ae04:	f04f 0c0a 	mov.w	ip, #10
 800ae08:	4620      	mov	r0, r4
 800ae0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae0e:	3a30      	subs	r2, #48	@ 0x30
 800ae10:	2a09      	cmp	r2, #9
 800ae12:	d903      	bls.n	800ae1c <_vfiprintf_r+0x1cc>
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d0c6      	beq.n	800ada6 <_vfiprintf_r+0x156>
 800ae18:	9105      	str	r1, [sp, #20]
 800ae1a:	e7c4      	b.n	800ada6 <_vfiprintf_r+0x156>
 800ae1c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae20:	4604      	mov	r4, r0
 800ae22:	2301      	movs	r3, #1
 800ae24:	e7f0      	b.n	800ae08 <_vfiprintf_r+0x1b8>
 800ae26:	ab03      	add	r3, sp, #12
 800ae28:	9300      	str	r3, [sp, #0]
 800ae2a:	462a      	mov	r2, r5
 800ae2c:	4b12      	ldr	r3, [pc, #72]	@ (800ae78 <_vfiprintf_r+0x228>)
 800ae2e:	a904      	add	r1, sp, #16
 800ae30:	4630      	mov	r0, r6
 800ae32:	f3af 8000 	nop.w
 800ae36:	4607      	mov	r7, r0
 800ae38:	1c78      	adds	r0, r7, #1
 800ae3a:	d1d6      	bne.n	800adea <_vfiprintf_r+0x19a>
 800ae3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae3e:	07d9      	lsls	r1, r3, #31
 800ae40:	d405      	bmi.n	800ae4e <_vfiprintf_r+0x1fe>
 800ae42:	89ab      	ldrh	r3, [r5, #12]
 800ae44:	059a      	lsls	r2, r3, #22
 800ae46:	d402      	bmi.n	800ae4e <_vfiprintf_r+0x1fe>
 800ae48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae4a:	f7fe fcab 	bl	80097a4 <__retarget_lock_release_recursive>
 800ae4e:	89ab      	ldrh	r3, [r5, #12]
 800ae50:	065b      	lsls	r3, r3, #25
 800ae52:	f53f af1f 	bmi.w	800ac94 <_vfiprintf_r+0x44>
 800ae56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ae58:	e71e      	b.n	800ac98 <_vfiprintf_r+0x48>
 800ae5a:	ab03      	add	r3, sp, #12
 800ae5c:	9300      	str	r3, [sp, #0]
 800ae5e:	462a      	mov	r2, r5
 800ae60:	4b05      	ldr	r3, [pc, #20]	@ (800ae78 <_vfiprintf_r+0x228>)
 800ae62:	a904      	add	r1, sp, #16
 800ae64:	4630      	mov	r0, r6
 800ae66:	f000 f879 	bl	800af5c <_printf_i>
 800ae6a:	e7e4      	b.n	800ae36 <_vfiprintf_r+0x1e6>
 800ae6c:	0800b8b9 	.word	0x0800b8b9
 800ae70:	0800b8c3 	.word	0x0800b8c3
 800ae74:	00000000 	.word	0x00000000
 800ae78:	0800ac2d 	.word	0x0800ac2d
 800ae7c:	0800b8bf 	.word	0x0800b8bf

0800ae80 <_printf_common>:
 800ae80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae84:	4616      	mov	r6, r2
 800ae86:	4698      	mov	r8, r3
 800ae88:	688a      	ldr	r2, [r1, #8]
 800ae8a:	690b      	ldr	r3, [r1, #16]
 800ae8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ae90:	4293      	cmp	r3, r2
 800ae92:	bfb8      	it	lt
 800ae94:	4613      	movlt	r3, r2
 800ae96:	6033      	str	r3, [r6, #0]
 800ae98:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ae9c:	4607      	mov	r7, r0
 800ae9e:	460c      	mov	r4, r1
 800aea0:	b10a      	cbz	r2, 800aea6 <_printf_common+0x26>
 800aea2:	3301      	adds	r3, #1
 800aea4:	6033      	str	r3, [r6, #0]
 800aea6:	6823      	ldr	r3, [r4, #0]
 800aea8:	0699      	lsls	r1, r3, #26
 800aeaa:	bf42      	ittt	mi
 800aeac:	6833      	ldrmi	r3, [r6, #0]
 800aeae:	3302      	addmi	r3, #2
 800aeb0:	6033      	strmi	r3, [r6, #0]
 800aeb2:	6825      	ldr	r5, [r4, #0]
 800aeb4:	f015 0506 	ands.w	r5, r5, #6
 800aeb8:	d106      	bne.n	800aec8 <_printf_common+0x48>
 800aeba:	f104 0a19 	add.w	sl, r4, #25
 800aebe:	68e3      	ldr	r3, [r4, #12]
 800aec0:	6832      	ldr	r2, [r6, #0]
 800aec2:	1a9b      	subs	r3, r3, r2
 800aec4:	42ab      	cmp	r3, r5
 800aec6:	dc26      	bgt.n	800af16 <_printf_common+0x96>
 800aec8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aecc:	6822      	ldr	r2, [r4, #0]
 800aece:	3b00      	subs	r3, #0
 800aed0:	bf18      	it	ne
 800aed2:	2301      	movne	r3, #1
 800aed4:	0692      	lsls	r2, r2, #26
 800aed6:	d42b      	bmi.n	800af30 <_printf_common+0xb0>
 800aed8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aedc:	4641      	mov	r1, r8
 800aede:	4638      	mov	r0, r7
 800aee0:	47c8      	blx	r9
 800aee2:	3001      	adds	r0, #1
 800aee4:	d01e      	beq.n	800af24 <_printf_common+0xa4>
 800aee6:	6823      	ldr	r3, [r4, #0]
 800aee8:	6922      	ldr	r2, [r4, #16]
 800aeea:	f003 0306 	and.w	r3, r3, #6
 800aeee:	2b04      	cmp	r3, #4
 800aef0:	bf02      	ittt	eq
 800aef2:	68e5      	ldreq	r5, [r4, #12]
 800aef4:	6833      	ldreq	r3, [r6, #0]
 800aef6:	1aed      	subeq	r5, r5, r3
 800aef8:	68a3      	ldr	r3, [r4, #8]
 800aefa:	bf0c      	ite	eq
 800aefc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800af00:	2500      	movne	r5, #0
 800af02:	4293      	cmp	r3, r2
 800af04:	bfc4      	itt	gt
 800af06:	1a9b      	subgt	r3, r3, r2
 800af08:	18ed      	addgt	r5, r5, r3
 800af0a:	2600      	movs	r6, #0
 800af0c:	341a      	adds	r4, #26
 800af0e:	42b5      	cmp	r5, r6
 800af10:	d11a      	bne.n	800af48 <_printf_common+0xc8>
 800af12:	2000      	movs	r0, #0
 800af14:	e008      	b.n	800af28 <_printf_common+0xa8>
 800af16:	2301      	movs	r3, #1
 800af18:	4652      	mov	r2, sl
 800af1a:	4641      	mov	r1, r8
 800af1c:	4638      	mov	r0, r7
 800af1e:	47c8      	blx	r9
 800af20:	3001      	adds	r0, #1
 800af22:	d103      	bne.n	800af2c <_printf_common+0xac>
 800af24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800af28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af2c:	3501      	adds	r5, #1
 800af2e:	e7c6      	b.n	800aebe <_printf_common+0x3e>
 800af30:	18e1      	adds	r1, r4, r3
 800af32:	1c5a      	adds	r2, r3, #1
 800af34:	2030      	movs	r0, #48	@ 0x30
 800af36:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800af3a:	4422      	add	r2, r4
 800af3c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800af40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800af44:	3302      	adds	r3, #2
 800af46:	e7c7      	b.n	800aed8 <_printf_common+0x58>
 800af48:	2301      	movs	r3, #1
 800af4a:	4622      	mov	r2, r4
 800af4c:	4641      	mov	r1, r8
 800af4e:	4638      	mov	r0, r7
 800af50:	47c8      	blx	r9
 800af52:	3001      	adds	r0, #1
 800af54:	d0e6      	beq.n	800af24 <_printf_common+0xa4>
 800af56:	3601      	adds	r6, #1
 800af58:	e7d9      	b.n	800af0e <_printf_common+0x8e>
	...

0800af5c <_printf_i>:
 800af5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af60:	7e0f      	ldrb	r7, [r1, #24]
 800af62:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800af64:	2f78      	cmp	r7, #120	@ 0x78
 800af66:	4691      	mov	r9, r2
 800af68:	4680      	mov	r8, r0
 800af6a:	460c      	mov	r4, r1
 800af6c:	469a      	mov	sl, r3
 800af6e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800af72:	d807      	bhi.n	800af84 <_printf_i+0x28>
 800af74:	2f62      	cmp	r7, #98	@ 0x62
 800af76:	d80a      	bhi.n	800af8e <_printf_i+0x32>
 800af78:	2f00      	cmp	r7, #0
 800af7a:	f000 80d2 	beq.w	800b122 <_printf_i+0x1c6>
 800af7e:	2f58      	cmp	r7, #88	@ 0x58
 800af80:	f000 80b9 	beq.w	800b0f6 <_printf_i+0x19a>
 800af84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800af88:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800af8c:	e03a      	b.n	800b004 <_printf_i+0xa8>
 800af8e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800af92:	2b15      	cmp	r3, #21
 800af94:	d8f6      	bhi.n	800af84 <_printf_i+0x28>
 800af96:	a101      	add	r1, pc, #4	@ (adr r1, 800af9c <_printf_i+0x40>)
 800af98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800af9c:	0800aff5 	.word	0x0800aff5
 800afa0:	0800b009 	.word	0x0800b009
 800afa4:	0800af85 	.word	0x0800af85
 800afa8:	0800af85 	.word	0x0800af85
 800afac:	0800af85 	.word	0x0800af85
 800afb0:	0800af85 	.word	0x0800af85
 800afb4:	0800b009 	.word	0x0800b009
 800afb8:	0800af85 	.word	0x0800af85
 800afbc:	0800af85 	.word	0x0800af85
 800afc0:	0800af85 	.word	0x0800af85
 800afc4:	0800af85 	.word	0x0800af85
 800afc8:	0800b109 	.word	0x0800b109
 800afcc:	0800b033 	.word	0x0800b033
 800afd0:	0800b0c3 	.word	0x0800b0c3
 800afd4:	0800af85 	.word	0x0800af85
 800afd8:	0800af85 	.word	0x0800af85
 800afdc:	0800b12b 	.word	0x0800b12b
 800afe0:	0800af85 	.word	0x0800af85
 800afe4:	0800b033 	.word	0x0800b033
 800afe8:	0800af85 	.word	0x0800af85
 800afec:	0800af85 	.word	0x0800af85
 800aff0:	0800b0cb 	.word	0x0800b0cb
 800aff4:	6833      	ldr	r3, [r6, #0]
 800aff6:	1d1a      	adds	r2, r3, #4
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	6032      	str	r2, [r6, #0]
 800affc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b000:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b004:	2301      	movs	r3, #1
 800b006:	e09d      	b.n	800b144 <_printf_i+0x1e8>
 800b008:	6833      	ldr	r3, [r6, #0]
 800b00a:	6820      	ldr	r0, [r4, #0]
 800b00c:	1d19      	adds	r1, r3, #4
 800b00e:	6031      	str	r1, [r6, #0]
 800b010:	0606      	lsls	r6, r0, #24
 800b012:	d501      	bpl.n	800b018 <_printf_i+0xbc>
 800b014:	681d      	ldr	r5, [r3, #0]
 800b016:	e003      	b.n	800b020 <_printf_i+0xc4>
 800b018:	0645      	lsls	r5, r0, #25
 800b01a:	d5fb      	bpl.n	800b014 <_printf_i+0xb8>
 800b01c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b020:	2d00      	cmp	r5, #0
 800b022:	da03      	bge.n	800b02c <_printf_i+0xd0>
 800b024:	232d      	movs	r3, #45	@ 0x2d
 800b026:	426d      	negs	r5, r5
 800b028:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b02c:	4859      	ldr	r0, [pc, #356]	@ (800b194 <_printf_i+0x238>)
 800b02e:	230a      	movs	r3, #10
 800b030:	e011      	b.n	800b056 <_printf_i+0xfa>
 800b032:	6821      	ldr	r1, [r4, #0]
 800b034:	6833      	ldr	r3, [r6, #0]
 800b036:	0608      	lsls	r0, r1, #24
 800b038:	f853 5b04 	ldr.w	r5, [r3], #4
 800b03c:	d402      	bmi.n	800b044 <_printf_i+0xe8>
 800b03e:	0649      	lsls	r1, r1, #25
 800b040:	bf48      	it	mi
 800b042:	b2ad      	uxthmi	r5, r5
 800b044:	2f6f      	cmp	r7, #111	@ 0x6f
 800b046:	4853      	ldr	r0, [pc, #332]	@ (800b194 <_printf_i+0x238>)
 800b048:	6033      	str	r3, [r6, #0]
 800b04a:	bf14      	ite	ne
 800b04c:	230a      	movne	r3, #10
 800b04e:	2308      	moveq	r3, #8
 800b050:	2100      	movs	r1, #0
 800b052:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b056:	6866      	ldr	r6, [r4, #4]
 800b058:	60a6      	str	r6, [r4, #8]
 800b05a:	2e00      	cmp	r6, #0
 800b05c:	bfa2      	ittt	ge
 800b05e:	6821      	ldrge	r1, [r4, #0]
 800b060:	f021 0104 	bicge.w	r1, r1, #4
 800b064:	6021      	strge	r1, [r4, #0]
 800b066:	b90d      	cbnz	r5, 800b06c <_printf_i+0x110>
 800b068:	2e00      	cmp	r6, #0
 800b06a:	d04b      	beq.n	800b104 <_printf_i+0x1a8>
 800b06c:	4616      	mov	r6, r2
 800b06e:	fbb5 f1f3 	udiv	r1, r5, r3
 800b072:	fb03 5711 	mls	r7, r3, r1, r5
 800b076:	5dc7      	ldrb	r7, [r0, r7]
 800b078:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b07c:	462f      	mov	r7, r5
 800b07e:	42bb      	cmp	r3, r7
 800b080:	460d      	mov	r5, r1
 800b082:	d9f4      	bls.n	800b06e <_printf_i+0x112>
 800b084:	2b08      	cmp	r3, #8
 800b086:	d10b      	bne.n	800b0a0 <_printf_i+0x144>
 800b088:	6823      	ldr	r3, [r4, #0]
 800b08a:	07df      	lsls	r7, r3, #31
 800b08c:	d508      	bpl.n	800b0a0 <_printf_i+0x144>
 800b08e:	6923      	ldr	r3, [r4, #16]
 800b090:	6861      	ldr	r1, [r4, #4]
 800b092:	4299      	cmp	r1, r3
 800b094:	bfde      	ittt	le
 800b096:	2330      	movle	r3, #48	@ 0x30
 800b098:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b09c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b0a0:	1b92      	subs	r2, r2, r6
 800b0a2:	6122      	str	r2, [r4, #16]
 800b0a4:	f8cd a000 	str.w	sl, [sp]
 800b0a8:	464b      	mov	r3, r9
 800b0aa:	aa03      	add	r2, sp, #12
 800b0ac:	4621      	mov	r1, r4
 800b0ae:	4640      	mov	r0, r8
 800b0b0:	f7ff fee6 	bl	800ae80 <_printf_common>
 800b0b4:	3001      	adds	r0, #1
 800b0b6:	d14a      	bne.n	800b14e <_printf_i+0x1f2>
 800b0b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b0bc:	b004      	add	sp, #16
 800b0be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0c2:	6823      	ldr	r3, [r4, #0]
 800b0c4:	f043 0320 	orr.w	r3, r3, #32
 800b0c8:	6023      	str	r3, [r4, #0]
 800b0ca:	4833      	ldr	r0, [pc, #204]	@ (800b198 <_printf_i+0x23c>)
 800b0cc:	2778      	movs	r7, #120	@ 0x78
 800b0ce:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b0d2:	6823      	ldr	r3, [r4, #0]
 800b0d4:	6831      	ldr	r1, [r6, #0]
 800b0d6:	061f      	lsls	r7, r3, #24
 800b0d8:	f851 5b04 	ldr.w	r5, [r1], #4
 800b0dc:	d402      	bmi.n	800b0e4 <_printf_i+0x188>
 800b0de:	065f      	lsls	r7, r3, #25
 800b0e0:	bf48      	it	mi
 800b0e2:	b2ad      	uxthmi	r5, r5
 800b0e4:	6031      	str	r1, [r6, #0]
 800b0e6:	07d9      	lsls	r1, r3, #31
 800b0e8:	bf44      	itt	mi
 800b0ea:	f043 0320 	orrmi.w	r3, r3, #32
 800b0ee:	6023      	strmi	r3, [r4, #0]
 800b0f0:	b11d      	cbz	r5, 800b0fa <_printf_i+0x19e>
 800b0f2:	2310      	movs	r3, #16
 800b0f4:	e7ac      	b.n	800b050 <_printf_i+0xf4>
 800b0f6:	4827      	ldr	r0, [pc, #156]	@ (800b194 <_printf_i+0x238>)
 800b0f8:	e7e9      	b.n	800b0ce <_printf_i+0x172>
 800b0fa:	6823      	ldr	r3, [r4, #0]
 800b0fc:	f023 0320 	bic.w	r3, r3, #32
 800b100:	6023      	str	r3, [r4, #0]
 800b102:	e7f6      	b.n	800b0f2 <_printf_i+0x196>
 800b104:	4616      	mov	r6, r2
 800b106:	e7bd      	b.n	800b084 <_printf_i+0x128>
 800b108:	6833      	ldr	r3, [r6, #0]
 800b10a:	6825      	ldr	r5, [r4, #0]
 800b10c:	6961      	ldr	r1, [r4, #20]
 800b10e:	1d18      	adds	r0, r3, #4
 800b110:	6030      	str	r0, [r6, #0]
 800b112:	062e      	lsls	r6, r5, #24
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	d501      	bpl.n	800b11c <_printf_i+0x1c0>
 800b118:	6019      	str	r1, [r3, #0]
 800b11a:	e002      	b.n	800b122 <_printf_i+0x1c6>
 800b11c:	0668      	lsls	r0, r5, #25
 800b11e:	d5fb      	bpl.n	800b118 <_printf_i+0x1bc>
 800b120:	8019      	strh	r1, [r3, #0]
 800b122:	2300      	movs	r3, #0
 800b124:	6123      	str	r3, [r4, #16]
 800b126:	4616      	mov	r6, r2
 800b128:	e7bc      	b.n	800b0a4 <_printf_i+0x148>
 800b12a:	6833      	ldr	r3, [r6, #0]
 800b12c:	1d1a      	adds	r2, r3, #4
 800b12e:	6032      	str	r2, [r6, #0]
 800b130:	681e      	ldr	r6, [r3, #0]
 800b132:	6862      	ldr	r2, [r4, #4]
 800b134:	2100      	movs	r1, #0
 800b136:	4630      	mov	r0, r6
 800b138:	f7f5 f88a 	bl	8000250 <memchr>
 800b13c:	b108      	cbz	r0, 800b142 <_printf_i+0x1e6>
 800b13e:	1b80      	subs	r0, r0, r6
 800b140:	6060      	str	r0, [r4, #4]
 800b142:	6863      	ldr	r3, [r4, #4]
 800b144:	6123      	str	r3, [r4, #16]
 800b146:	2300      	movs	r3, #0
 800b148:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b14c:	e7aa      	b.n	800b0a4 <_printf_i+0x148>
 800b14e:	6923      	ldr	r3, [r4, #16]
 800b150:	4632      	mov	r2, r6
 800b152:	4649      	mov	r1, r9
 800b154:	4640      	mov	r0, r8
 800b156:	47d0      	blx	sl
 800b158:	3001      	adds	r0, #1
 800b15a:	d0ad      	beq.n	800b0b8 <_printf_i+0x15c>
 800b15c:	6823      	ldr	r3, [r4, #0]
 800b15e:	079b      	lsls	r3, r3, #30
 800b160:	d413      	bmi.n	800b18a <_printf_i+0x22e>
 800b162:	68e0      	ldr	r0, [r4, #12]
 800b164:	9b03      	ldr	r3, [sp, #12]
 800b166:	4298      	cmp	r0, r3
 800b168:	bfb8      	it	lt
 800b16a:	4618      	movlt	r0, r3
 800b16c:	e7a6      	b.n	800b0bc <_printf_i+0x160>
 800b16e:	2301      	movs	r3, #1
 800b170:	4632      	mov	r2, r6
 800b172:	4649      	mov	r1, r9
 800b174:	4640      	mov	r0, r8
 800b176:	47d0      	blx	sl
 800b178:	3001      	adds	r0, #1
 800b17a:	d09d      	beq.n	800b0b8 <_printf_i+0x15c>
 800b17c:	3501      	adds	r5, #1
 800b17e:	68e3      	ldr	r3, [r4, #12]
 800b180:	9903      	ldr	r1, [sp, #12]
 800b182:	1a5b      	subs	r3, r3, r1
 800b184:	42ab      	cmp	r3, r5
 800b186:	dcf2      	bgt.n	800b16e <_printf_i+0x212>
 800b188:	e7eb      	b.n	800b162 <_printf_i+0x206>
 800b18a:	2500      	movs	r5, #0
 800b18c:	f104 0619 	add.w	r6, r4, #25
 800b190:	e7f5      	b.n	800b17e <_printf_i+0x222>
 800b192:	bf00      	nop
 800b194:	0800b8ca 	.word	0x0800b8ca
 800b198:	0800b8db 	.word	0x0800b8db

0800b19c <__swbuf_r>:
 800b19c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b19e:	460e      	mov	r6, r1
 800b1a0:	4614      	mov	r4, r2
 800b1a2:	4605      	mov	r5, r0
 800b1a4:	b118      	cbz	r0, 800b1ae <__swbuf_r+0x12>
 800b1a6:	6a03      	ldr	r3, [r0, #32]
 800b1a8:	b90b      	cbnz	r3, 800b1ae <__swbuf_r+0x12>
 800b1aa:	f7fe f999 	bl	80094e0 <__sinit>
 800b1ae:	69a3      	ldr	r3, [r4, #24]
 800b1b0:	60a3      	str	r3, [r4, #8]
 800b1b2:	89a3      	ldrh	r3, [r4, #12]
 800b1b4:	071a      	lsls	r2, r3, #28
 800b1b6:	d501      	bpl.n	800b1bc <__swbuf_r+0x20>
 800b1b8:	6923      	ldr	r3, [r4, #16]
 800b1ba:	b943      	cbnz	r3, 800b1ce <__swbuf_r+0x32>
 800b1bc:	4621      	mov	r1, r4
 800b1be:	4628      	mov	r0, r5
 800b1c0:	f000 f82a 	bl	800b218 <__swsetup_r>
 800b1c4:	b118      	cbz	r0, 800b1ce <__swbuf_r+0x32>
 800b1c6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800b1ca:	4638      	mov	r0, r7
 800b1cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1ce:	6823      	ldr	r3, [r4, #0]
 800b1d0:	6922      	ldr	r2, [r4, #16]
 800b1d2:	1a98      	subs	r0, r3, r2
 800b1d4:	6963      	ldr	r3, [r4, #20]
 800b1d6:	b2f6      	uxtb	r6, r6
 800b1d8:	4283      	cmp	r3, r0
 800b1da:	4637      	mov	r7, r6
 800b1dc:	dc05      	bgt.n	800b1ea <__swbuf_r+0x4e>
 800b1de:	4621      	mov	r1, r4
 800b1e0:	4628      	mov	r0, r5
 800b1e2:	f7ff fca7 	bl	800ab34 <_fflush_r>
 800b1e6:	2800      	cmp	r0, #0
 800b1e8:	d1ed      	bne.n	800b1c6 <__swbuf_r+0x2a>
 800b1ea:	68a3      	ldr	r3, [r4, #8]
 800b1ec:	3b01      	subs	r3, #1
 800b1ee:	60a3      	str	r3, [r4, #8]
 800b1f0:	6823      	ldr	r3, [r4, #0]
 800b1f2:	1c5a      	adds	r2, r3, #1
 800b1f4:	6022      	str	r2, [r4, #0]
 800b1f6:	701e      	strb	r6, [r3, #0]
 800b1f8:	6962      	ldr	r2, [r4, #20]
 800b1fa:	1c43      	adds	r3, r0, #1
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	d004      	beq.n	800b20a <__swbuf_r+0x6e>
 800b200:	89a3      	ldrh	r3, [r4, #12]
 800b202:	07db      	lsls	r3, r3, #31
 800b204:	d5e1      	bpl.n	800b1ca <__swbuf_r+0x2e>
 800b206:	2e0a      	cmp	r6, #10
 800b208:	d1df      	bne.n	800b1ca <__swbuf_r+0x2e>
 800b20a:	4621      	mov	r1, r4
 800b20c:	4628      	mov	r0, r5
 800b20e:	f7ff fc91 	bl	800ab34 <_fflush_r>
 800b212:	2800      	cmp	r0, #0
 800b214:	d0d9      	beq.n	800b1ca <__swbuf_r+0x2e>
 800b216:	e7d6      	b.n	800b1c6 <__swbuf_r+0x2a>

0800b218 <__swsetup_r>:
 800b218:	b538      	push	{r3, r4, r5, lr}
 800b21a:	4b29      	ldr	r3, [pc, #164]	@ (800b2c0 <__swsetup_r+0xa8>)
 800b21c:	4605      	mov	r5, r0
 800b21e:	6818      	ldr	r0, [r3, #0]
 800b220:	460c      	mov	r4, r1
 800b222:	b118      	cbz	r0, 800b22c <__swsetup_r+0x14>
 800b224:	6a03      	ldr	r3, [r0, #32]
 800b226:	b90b      	cbnz	r3, 800b22c <__swsetup_r+0x14>
 800b228:	f7fe f95a 	bl	80094e0 <__sinit>
 800b22c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b230:	0719      	lsls	r1, r3, #28
 800b232:	d422      	bmi.n	800b27a <__swsetup_r+0x62>
 800b234:	06da      	lsls	r2, r3, #27
 800b236:	d407      	bmi.n	800b248 <__swsetup_r+0x30>
 800b238:	2209      	movs	r2, #9
 800b23a:	602a      	str	r2, [r5, #0]
 800b23c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b240:	81a3      	strh	r3, [r4, #12]
 800b242:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b246:	e033      	b.n	800b2b0 <__swsetup_r+0x98>
 800b248:	0758      	lsls	r0, r3, #29
 800b24a:	d512      	bpl.n	800b272 <__swsetup_r+0x5a>
 800b24c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b24e:	b141      	cbz	r1, 800b262 <__swsetup_r+0x4a>
 800b250:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b254:	4299      	cmp	r1, r3
 800b256:	d002      	beq.n	800b25e <__swsetup_r+0x46>
 800b258:	4628      	mov	r0, r5
 800b25a:	f7fe fadb 	bl	8009814 <_free_r>
 800b25e:	2300      	movs	r3, #0
 800b260:	6363      	str	r3, [r4, #52]	@ 0x34
 800b262:	89a3      	ldrh	r3, [r4, #12]
 800b264:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b268:	81a3      	strh	r3, [r4, #12]
 800b26a:	2300      	movs	r3, #0
 800b26c:	6063      	str	r3, [r4, #4]
 800b26e:	6923      	ldr	r3, [r4, #16]
 800b270:	6023      	str	r3, [r4, #0]
 800b272:	89a3      	ldrh	r3, [r4, #12]
 800b274:	f043 0308 	orr.w	r3, r3, #8
 800b278:	81a3      	strh	r3, [r4, #12]
 800b27a:	6923      	ldr	r3, [r4, #16]
 800b27c:	b94b      	cbnz	r3, 800b292 <__swsetup_r+0x7a>
 800b27e:	89a3      	ldrh	r3, [r4, #12]
 800b280:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b284:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b288:	d003      	beq.n	800b292 <__swsetup_r+0x7a>
 800b28a:	4621      	mov	r1, r4
 800b28c:	4628      	mov	r0, r5
 800b28e:	f000 f883 	bl	800b398 <__smakebuf_r>
 800b292:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b296:	f013 0201 	ands.w	r2, r3, #1
 800b29a:	d00a      	beq.n	800b2b2 <__swsetup_r+0x9a>
 800b29c:	2200      	movs	r2, #0
 800b29e:	60a2      	str	r2, [r4, #8]
 800b2a0:	6962      	ldr	r2, [r4, #20]
 800b2a2:	4252      	negs	r2, r2
 800b2a4:	61a2      	str	r2, [r4, #24]
 800b2a6:	6922      	ldr	r2, [r4, #16]
 800b2a8:	b942      	cbnz	r2, 800b2bc <__swsetup_r+0xa4>
 800b2aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b2ae:	d1c5      	bne.n	800b23c <__swsetup_r+0x24>
 800b2b0:	bd38      	pop	{r3, r4, r5, pc}
 800b2b2:	0799      	lsls	r1, r3, #30
 800b2b4:	bf58      	it	pl
 800b2b6:	6962      	ldrpl	r2, [r4, #20]
 800b2b8:	60a2      	str	r2, [r4, #8]
 800b2ba:	e7f4      	b.n	800b2a6 <__swsetup_r+0x8e>
 800b2bc:	2000      	movs	r0, #0
 800b2be:	e7f7      	b.n	800b2b0 <__swsetup_r+0x98>
 800b2c0:	200002a0 	.word	0x200002a0

0800b2c4 <_raise_r>:
 800b2c4:	291f      	cmp	r1, #31
 800b2c6:	b538      	push	{r3, r4, r5, lr}
 800b2c8:	4605      	mov	r5, r0
 800b2ca:	460c      	mov	r4, r1
 800b2cc:	d904      	bls.n	800b2d8 <_raise_r+0x14>
 800b2ce:	2316      	movs	r3, #22
 800b2d0:	6003      	str	r3, [r0, #0]
 800b2d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b2d6:	bd38      	pop	{r3, r4, r5, pc}
 800b2d8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b2da:	b112      	cbz	r2, 800b2e2 <_raise_r+0x1e>
 800b2dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b2e0:	b94b      	cbnz	r3, 800b2f6 <_raise_r+0x32>
 800b2e2:	4628      	mov	r0, r5
 800b2e4:	f000 f830 	bl	800b348 <_getpid_r>
 800b2e8:	4622      	mov	r2, r4
 800b2ea:	4601      	mov	r1, r0
 800b2ec:	4628      	mov	r0, r5
 800b2ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2f2:	f000 b817 	b.w	800b324 <_kill_r>
 800b2f6:	2b01      	cmp	r3, #1
 800b2f8:	d00a      	beq.n	800b310 <_raise_r+0x4c>
 800b2fa:	1c59      	adds	r1, r3, #1
 800b2fc:	d103      	bne.n	800b306 <_raise_r+0x42>
 800b2fe:	2316      	movs	r3, #22
 800b300:	6003      	str	r3, [r0, #0]
 800b302:	2001      	movs	r0, #1
 800b304:	e7e7      	b.n	800b2d6 <_raise_r+0x12>
 800b306:	2100      	movs	r1, #0
 800b308:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b30c:	4620      	mov	r0, r4
 800b30e:	4798      	blx	r3
 800b310:	2000      	movs	r0, #0
 800b312:	e7e0      	b.n	800b2d6 <_raise_r+0x12>

0800b314 <raise>:
 800b314:	4b02      	ldr	r3, [pc, #8]	@ (800b320 <raise+0xc>)
 800b316:	4601      	mov	r1, r0
 800b318:	6818      	ldr	r0, [r3, #0]
 800b31a:	f7ff bfd3 	b.w	800b2c4 <_raise_r>
 800b31e:	bf00      	nop
 800b320:	200002a0 	.word	0x200002a0

0800b324 <_kill_r>:
 800b324:	b538      	push	{r3, r4, r5, lr}
 800b326:	4d07      	ldr	r5, [pc, #28]	@ (800b344 <_kill_r+0x20>)
 800b328:	2300      	movs	r3, #0
 800b32a:	4604      	mov	r4, r0
 800b32c:	4608      	mov	r0, r1
 800b32e:	4611      	mov	r1, r2
 800b330:	602b      	str	r3, [r5, #0]
 800b332:	f7f6 fac3 	bl	80018bc <_kill>
 800b336:	1c43      	adds	r3, r0, #1
 800b338:	d102      	bne.n	800b340 <_kill_r+0x1c>
 800b33a:	682b      	ldr	r3, [r5, #0]
 800b33c:	b103      	cbz	r3, 800b340 <_kill_r+0x1c>
 800b33e:	6023      	str	r3, [r4, #0]
 800b340:	bd38      	pop	{r3, r4, r5, pc}
 800b342:	bf00      	nop
 800b344:	200007ec 	.word	0x200007ec

0800b348 <_getpid_r>:
 800b348:	f7f6 bab0 	b.w	80018ac <_getpid>

0800b34c <__swhatbuf_r>:
 800b34c:	b570      	push	{r4, r5, r6, lr}
 800b34e:	460c      	mov	r4, r1
 800b350:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b354:	2900      	cmp	r1, #0
 800b356:	b096      	sub	sp, #88	@ 0x58
 800b358:	4615      	mov	r5, r2
 800b35a:	461e      	mov	r6, r3
 800b35c:	da0d      	bge.n	800b37a <__swhatbuf_r+0x2e>
 800b35e:	89a3      	ldrh	r3, [r4, #12]
 800b360:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b364:	f04f 0100 	mov.w	r1, #0
 800b368:	bf14      	ite	ne
 800b36a:	2340      	movne	r3, #64	@ 0x40
 800b36c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b370:	2000      	movs	r0, #0
 800b372:	6031      	str	r1, [r6, #0]
 800b374:	602b      	str	r3, [r5, #0]
 800b376:	b016      	add	sp, #88	@ 0x58
 800b378:	bd70      	pop	{r4, r5, r6, pc}
 800b37a:	466a      	mov	r2, sp
 800b37c:	f000 f848 	bl	800b410 <_fstat_r>
 800b380:	2800      	cmp	r0, #0
 800b382:	dbec      	blt.n	800b35e <__swhatbuf_r+0x12>
 800b384:	9901      	ldr	r1, [sp, #4]
 800b386:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b38a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b38e:	4259      	negs	r1, r3
 800b390:	4159      	adcs	r1, r3
 800b392:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b396:	e7eb      	b.n	800b370 <__swhatbuf_r+0x24>

0800b398 <__smakebuf_r>:
 800b398:	898b      	ldrh	r3, [r1, #12]
 800b39a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b39c:	079d      	lsls	r5, r3, #30
 800b39e:	4606      	mov	r6, r0
 800b3a0:	460c      	mov	r4, r1
 800b3a2:	d507      	bpl.n	800b3b4 <__smakebuf_r+0x1c>
 800b3a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b3a8:	6023      	str	r3, [r4, #0]
 800b3aa:	6123      	str	r3, [r4, #16]
 800b3ac:	2301      	movs	r3, #1
 800b3ae:	6163      	str	r3, [r4, #20]
 800b3b0:	b003      	add	sp, #12
 800b3b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3b4:	ab01      	add	r3, sp, #4
 800b3b6:	466a      	mov	r2, sp
 800b3b8:	f7ff ffc8 	bl	800b34c <__swhatbuf_r>
 800b3bc:	9f00      	ldr	r7, [sp, #0]
 800b3be:	4605      	mov	r5, r0
 800b3c0:	4639      	mov	r1, r7
 800b3c2:	4630      	mov	r0, r6
 800b3c4:	f7fe fdd4 	bl	8009f70 <_malloc_r>
 800b3c8:	b948      	cbnz	r0, 800b3de <__smakebuf_r+0x46>
 800b3ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3ce:	059a      	lsls	r2, r3, #22
 800b3d0:	d4ee      	bmi.n	800b3b0 <__smakebuf_r+0x18>
 800b3d2:	f023 0303 	bic.w	r3, r3, #3
 800b3d6:	f043 0302 	orr.w	r3, r3, #2
 800b3da:	81a3      	strh	r3, [r4, #12]
 800b3dc:	e7e2      	b.n	800b3a4 <__smakebuf_r+0xc>
 800b3de:	89a3      	ldrh	r3, [r4, #12]
 800b3e0:	6020      	str	r0, [r4, #0]
 800b3e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3e6:	81a3      	strh	r3, [r4, #12]
 800b3e8:	9b01      	ldr	r3, [sp, #4]
 800b3ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b3ee:	b15b      	cbz	r3, 800b408 <__smakebuf_r+0x70>
 800b3f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b3f4:	4630      	mov	r0, r6
 800b3f6:	f000 f81d 	bl	800b434 <_isatty_r>
 800b3fa:	b128      	cbz	r0, 800b408 <__smakebuf_r+0x70>
 800b3fc:	89a3      	ldrh	r3, [r4, #12]
 800b3fe:	f023 0303 	bic.w	r3, r3, #3
 800b402:	f043 0301 	orr.w	r3, r3, #1
 800b406:	81a3      	strh	r3, [r4, #12]
 800b408:	89a3      	ldrh	r3, [r4, #12]
 800b40a:	431d      	orrs	r5, r3
 800b40c:	81a5      	strh	r5, [r4, #12]
 800b40e:	e7cf      	b.n	800b3b0 <__smakebuf_r+0x18>

0800b410 <_fstat_r>:
 800b410:	b538      	push	{r3, r4, r5, lr}
 800b412:	4d07      	ldr	r5, [pc, #28]	@ (800b430 <_fstat_r+0x20>)
 800b414:	2300      	movs	r3, #0
 800b416:	4604      	mov	r4, r0
 800b418:	4608      	mov	r0, r1
 800b41a:	4611      	mov	r1, r2
 800b41c:	602b      	str	r3, [r5, #0]
 800b41e:	f7f6 faad 	bl	800197c <_fstat>
 800b422:	1c43      	adds	r3, r0, #1
 800b424:	d102      	bne.n	800b42c <_fstat_r+0x1c>
 800b426:	682b      	ldr	r3, [r5, #0]
 800b428:	b103      	cbz	r3, 800b42c <_fstat_r+0x1c>
 800b42a:	6023      	str	r3, [r4, #0]
 800b42c:	bd38      	pop	{r3, r4, r5, pc}
 800b42e:	bf00      	nop
 800b430:	200007ec 	.word	0x200007ec

0800b434 <_isatty_r>:
 800b434:	b538      	push	{r3, r4, r5, lr}
 800b436:	4d06      	ldr	r5, [pc, #24]	@ (800b450 <_isatty_r+0x1c>)
 800b438:	2300      	movs	r3, #0
 800b43a:	4604      	mov	r4, r0
 800b43c:	4608      	mov	r0, r1
 800b43e:	602b      	str	r3, [r5, #0]
 800b440:	f7f6 faac 	bl	800199c <_isatty>
 800b444:	1c43      	adds	r3, r0, #1
 800b446:	d102      	bne.n	800b44e <_isatty_r+0x1a>
 800b448:	682b      	ldr	r3, [r5, #0]
 800b44a:	b103      	cbz	r3, 800b44e <_isatty_r+0x1a>
 800b44c:	6023      	str	r3, [r4, #0]
 800b44e:	bd38      	pop	{r3, r4, r5, pc}
 800b450:	200007ec 	.word	0x200007ec

0800b454 <_init>:
 800b454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b456:	bf00      	nop
 800b458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b45a:	bc08      	pop	{r3}
 800b45c:	469e      	mov	lr, r3
 800b45e:	4770      	bx	lr

0800b460 <_fini>:
 800b460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b462:	bf00      	nop
 800b464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b466:	bc08      	pop	{r3}
 800b468:	469e      	mov	lr, r3
 800b46a:	4770      	bx	lr
