$date
	Sun Apr 23 16:58:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TM $end
$scope module mux_4to1 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 2 % sel [1:0] $end
$var wire 1 & out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
b0 %
0$
0#
0"
0!
$end
#10000
1&
1!
#20000
0&
0!
1"
#30000
1&
1!
#40000
0&
0!
0"
1#
#50000
1&
1!
#60000
0&
0!
1"
#70000
1&
1!
#80000
0&
0!
0"
0#
1$
#90000
1&
1!
#100000
0&
0!
1"
#110000
1&
1!
#120000
0&
0!
0"
1#
#130000
1&
1!
#140000
0&
0!
1"
#150000
1&
1!
#160000
0&
0!
0"
0#
0$
b1 %
#170000
1!
#180000
1&
0!
1"
#190000
1!
#200000
0&
0!
0"
1#
#210000
1!
#220000
1&
0!
1"
#230000
1!
#240000
0&
0!
0"
0#
1$
#250000
1!
#260000
1&
0!
1"
#270000
1!
#280000
0&
0!
0"
1#
#290000
1!
#300000
1&
0!
1"
#310000
1!
#320000
0&
0!
0"
0#
0$
b10 %
#330000
1!
#340000
0!
1"
#350000
1!
#360000
1&
0!
0"
1#
#370000
1!
#380000
0!
1"
#390000
1!
#400000
0&
0!
0"
0#
1$
#410000
1!
#420000
0!
1"
#430000
1!
#440000
1&
0!
0"
1#
#450000
1!
#460000
0!
1"
#470000
1!
#480000
0&
0!
0"
0#
0$
b11 %
#490000
1!
#500000
0!
1"
#510000
1!
#520000
0!
0"
1#
#530000
1!
#540000
0!
1"
#550000
1!
#560000
1&
0!
0"
0#
1$
#570000
1!
#580000
0!
1"
#590000
1!
#600000
0!
0"
1#
#610000
1!
#620000
0!
1"
#630000
1!
#640000
