# system info unsaved_tb on 2022.10.29.21:45:11
system_info:
name,value
DEVICE,10CL025YU256I7G
DEVICE_FAMILY,Cyclone 10 LP
GENERATION_ID,1667090703
#
#
# Files generated for unsaved_tb on 2022.10.29.21:45:11
files:
filepath,kind,attributes,module,is_top
unsaved/testbench/unsaved_tb/simulation/unsaved_tb.vhd,VHDL,,unsaved_tb,true
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved.vhd,VHDL,,unsaved,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_rst_controller.vhd,VHDL,,unsaved,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_rst_controller_001.vhd,VHDL,,unsaved,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
unsaved/testbench/unsaved_tb/simulation/submodules/USERHW_NIOS.vhd,VHDL,,USERHW_NIOS,false
unsaved/testbench/unsaved_tb/simulation/submodules/RAM.vhd,VHDL,,USERHW_NIOS,false
unsaved/testbench/unsaved_tb/simulation/submodules/reg_32bit.vhd,VHDL,,USERHW_NIOS,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0.v,VERILOG,,unsaved_nios2_gen2_0,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0.v,VERILOG,,unsaved_mm_interconnect_0,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_irq_mapper.sv,SYSTEM_VERILOG,,unsaved_irq_mapper,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu.sdc,SDC,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu.v,VERILOG,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_bht_ram.dat,DAT,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_bht_ram.hex,HEX,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_bht_ram.mif,MIF,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_dc_tag_ram.dat,DAT,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_dc_tag_ram.hex,HEX,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_dc_tag_ram.mif,MIF,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_ic_tag_ram.dat,DAT,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_ic_tag_ram.hex,HEX,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_ic_tag_ram.mif,MIF,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v,VERILOG,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v,VERILOG,,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/aldec/altera_nios2_gen2_rtl_module.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,unsaved_nios2_gen2_0_cpu,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_router,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_router_002,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_cmd_demux,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_cmd_mux,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_cmd_mux,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_rsp_demux,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_rsp_mux,false
unsaved/testbench/unsaved_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_rsp_mux,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,unsaved_mm_interconnect_0_avalon_st_adapter,false
unsaved/testbench/unsaved_tb/simulation/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
unsaved_tb.unsaved_inst,unsaved
unsaved_tb.unsaved_inst.USERHW_NIOS_0,USERHW_NIOS
unsaved_tb.unsaved_inst.nios2_gen2_0,unsaved_nios2_gen2_0
unsaved_tb.unsaved_inst.nios2_gen2_0.cpu,unsaved_nios2_gen2_0_cpu
unsaved_tb.unsaved_inst.mm_interconnect_0,unsaved_mm_interconnect_0
unsaved_tb.unsaved_inst.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
unsaved_tb.unsaved_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
unsaved_tb.unsaved_inst.mm_interconnect_0.USERHW_NIOS_0_avalon_slave_0_translator,altera_merlin_slave_translator
unsaved_tb.unsaved_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
unsaved_tb.unsaved_inst.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
unsaved_tb.unsaved_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
unsaved_tb.unsaved_inst.mm_interconnect_0.USERHW_NIOS_0_avalon_slave_0_agent,altera_merlin_slave_agent
unsaved_tb.unsaved_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
unsaved_tb.unsaved_inst.mm_interconnect_0.USERHW_NIOS_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
unsaved_tb.unsaved_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
unsaved_tb.unsaved_inst.mm_interconnect_0.router,unsaved_mm_interconnect_0_router
unsaved_tb.unsaved_inst.mm_interconnect_0.router_001,unsaved_mm_interconnect_0_router
unsaved_tb.unsaved_inst.mm_interconnect_0.router_002,unsaved_mm_interconnect_0_router_002
unsaved_tb.unsaved_inst.mm_interconnect_0.router_003,unsaved_mm_interconnect_0_router_002
unsaved_tb.unsaved_inst.mm_interconnect_0.nios2_gen2_0_data_master_limiter,altera_merlin_traffic_limiter
unsaved_tb.unsaved_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_limiter,altera_merlin_traffic_limiter
unsaved_tb.unsaved_inst.mm_interconnect_0.cmd_demux,unsaved_mm_interconnect_0_cmd_demux
unsaved_tb.unsaved_inst.mm_interconnect_0.cmd_demux_001,unsaved_mm_interconnect_0_cmd_demux
unsaved_tb.unsaved_inst.mm_interconnect_0.cmd_mux,unsaved_mm_interconnect_0_cmd_mux
unsaved_tb.unsaved_inst.mm_interconnect_0.cmd_mux_001,unsaved_mm_interconnect_0_cmd_mux
unsaved_tb.unsaved_inst.mm_interconnect_0.rsp_demux,unsaved_mm_interconnect_0_rsp_demux
unsaved_tb.unsaved_inst.mm_interconnect_0.rsp_demux_001,unsaved_mm_interconnect_0_rsp_demux
unsaved_tb.unsaved_inst.mm_interconnect_0.rsp_mux,unsaved_mm_interconnect_0_rsp_mux
unsaved_tb.unsaved_inst.mm_interconnect_0.rsp_mux_001,unsaved_mm_interconnect_0_rsp_mux
unsaved_tb.unsaved_inst.mm_interconnect_0.avalon_st_adapter,unsaved_mm_interconnect_0_avalon_st_adapter
unsaved_tb.unsaved_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0
unsaved_tb.unsaved_inst.mm_interconnect_0.avalon_st_adapter_001,unsaved_mm_interconnect_0_avalon_st_adapter
unsaved_tb.unsaved_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0
unsaved_tb.unsaved_inst.irq_mapper,unsaved_irq_mapper
unsaved_tb.unsaved_inst.rst_controller,altera_reset_controller
unsaved_tb.unsaved_inst.rst_controller_001,altera_reset_controller
unsaved_tb.unsaved_inst.rst_controller,altera_reset_controller
unsaved_tb.unsaved_inst.rst_controller_001,altera_reset_controller
unsaved_tb.unsaved_inst_clk_bfm,altera_avalon_clock_source
unsaved_tb.unsaved_inst_reset_bfm,altera_avalon_reset_source
