INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/penis head/Documents/ENCE373PROJECT/rxnmongroup4/project_1/project_1.sim/sim_1/impl/func/xsim/counter_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplex'
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk'
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk_0'
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk_1'
INFO: [VRFC 10-3107] analyzing entity 'cntr_clk_2'
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-3107] analyzing entity 'dot_control'
INFO: [VRFC 10-3107] analyzing entity 'my_divider'
INFO: [VRFC 10-3107] analyzing entity 'my_divider_3'
INFO: [VRFC 10-3107] analyzing entity 'my_divider_4'
INFO: [VRFC 10-3107] analyzing entity 'state'
INFO: [VRFC 10-3107] analyzing entity 'ctr_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/penis head/Documents/ENCE373PROJECT/rxnmongroup4/project_1/project_1.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'counter' [C:/Users/penis head/Documents/ENCE373PROJECT/rxnmongroup4/project_1/project_1.srcs/sources_1/new/counter.vhd:36]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/penis head/Documents/ENCE373PROJECT/rxnmongroup4/project_1/project_1.srcs/sources_1/new/counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_tb'
