

================================================================
== Vivado HLS Report for 'Block_Mat_exit12454_s'
================================================================
* Date:           Tue Dec  4 10:48:12 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FAST
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     4.520|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     144|
|Register         |        -|      -|       3|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       3|     146|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done                 |   9|          2|    1|          2|
    |cols_blk_n              |   9|          2|    1|          2|
    |cols_out_blk_n          |   9|          2|    1|          2|
    |gray_cols_V_out_blk_n   |   9|          2|    1|          2|
    |gray_rows_V_out_blk_n   |   9|          2|    1|          2|
    |p_dst_cols_V_out_blk_n  |   9|          2|    1|          2|
    |p_dst_rows_V_out_blk_n  |   9|          2|    1|          2|
    |p_src_cols_V_out_blk_n  |   9|          2|    1|          2|
    |p_src_rows_V_out_blk_n  |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    |rows_blk_n              |   9|          2|    1|          2|
    |rows_out_blk_n          |   9|          2|    1|          2|
    |src0_cols_V_out_blk_n   |   9|          2|    1|          2|
    |src0_rows_V_out_blk_n   |   9|          2|    1|          2|
    |src1_cols_V_out_blk_n   |   9|          2|    1|          2|
    |src1_rows_V_out_blk_n   |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 144|         32|   16|         32|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | Block_Mat.exit12454_ | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | Block_Mat.exit12454_ | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | Block_Mat.exit12454_ | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | Block_Mat.exit12454_ | return value |
|ap_done                  | out |    1| ap_ctrl_hs | Block_Mat.exit12454_ | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | Block_Mat.exit12454_ | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | Block_Mat.exit12454_ | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | Block_Mat.exit12454_ | return value |
|start_out                | out |    1| ap_ctrl_hs | Block_Mat.exit12454_ | return value |
|start_write              | out |    1| ap_ctrl_hs | Block_Mat.exit12454_ | return value |
|rows_dout                |  in |   32|   ap_fifo  |         rows         |    pointer   |
|rows_empty_n             |  in |    1|   ap_fifo  |         rows         |    pointer   |
|rows_read                | out |    1|   ap_fifo  |         rows         |    pointer   |
|cols_dout                |  in |   32|   ap_fifo  |         cols         |    pointer   |
|cols_empty_n             |  in |    1|   ap_fifo  |         cols         |    pointer   |
|cols_read                | out |    1|   ap_fifo  |         cols         |    pointer   |
|rows_out_din             | out |   32|   ap_fifo  |       rows_out       |    pointer   |
|rows_out_full_n          |  in |    1|   ap_fifo  |       rows_out       |    pointer   |
|rows_out_write           | out |    1|   ap_fifo  |       rows_out       |    pointer   |
|p_src_rows_V_out_din     | out |   32|   ap_fifo  |   p_src_rows_V_out   |    pointer   |
|p_src_rows_V_out_full_n  |  in |    1|   ap_fifo  |   p_src_rows_V_out   |    pointer   |
|p_src_rows_V_out_write   | out |    1|   ap_fifo  |   p_src_rows_V_out   |    pointer   |
|cols_out_din             | out |   32|   ap_fifo  |       cols_out       |    pointer   |
|cols_out_full_n          |  in |    1|   ap_fifo  |       cols_out       |    pointer   |
|cols_out_write           | out |    1|   ap_fifo  |       cols_out       |    pointer   |
|p_src_cols_V_out_din     | out |   32|   ap_fifo  |   p_src_cols_V_out   |    pointer   |
|p_src_cols_V_out_full_n  |  in |    1|   ap_fifo  |   p_src_cols_V_out   |    pointer   |
|p_src_cols_V_out_write   | out |    1|   ap_fifo  |   p_src_cols_V_out   |    pointer   |
|p_dst_rows_V_out_din     | out |   32|   ap_fifo  |   p_dst_rows_V_out   |    pointer   |
|p_dst_rows_V_out_full_n  |  in |    1|   ap_fifo  |   p_dst_rows_V_out   |    pointer   |
|p_dst_rows_V_out_write   | out |    1|   ap_fifo  |   p_dst_rows_V_out   |    pointer   |
|p_dst_cols_V_out_din     | out |   32|   ap_fifo  |   p_dst_cols_V_out   |    pointer   |
|p_dst_cols_V_out_full_n  |  in |    1|   ap_fifo  |   p_dst_cols_V_out   |    pointer   |
|p_dst_cols_V_out_write   | out |    1|   ap_fifo  |   p_dst_cols_V_out   |    pointer   |
|src0_rows_V_out_din      | out |   32|   ap_fifo  |    src0_rows_V_out   |    pointer   |
|src0_rows_V_out_full_n   |  in |    1|   ap_fifo  |    src0_rows_V_out   |    pointer   |
|src0_rows_V_out_write    | out |    1|   ap_fifo  |    src0_rows_V_out   |    pointer   |
|src0_cols_V_out_din      | out |   32|   ap_fifo  |    src0_cols_V_out   |    pointer   |
|src0_cols_V_out_full_n   |  in |    1|   ap_fifo  |    src0_cols_V_out   |    pointer   |
|src0_cols_V_out_write    | out |    1|   ap_fifo  |    src0_cols_V_out   |    pointer   |
|src1_rows_V_out_din      | out |   32|   ap_fifo  |    src1_rows_V_out   |    pointer   |
|src1_rows_V_out_full_n   |  in |    1|   ap_fifo  |    src1_rows_V_out   |    pointer   |
|src1_rows_V_out_write    | out |    1|   ap_fifo  |    src1_rows_V_out   |    pointer   |
|src1_cols_V_out_din      | out |   32|   ap_fifo  |    src1_cols_V_out   |    pointer   |
|src1_cols_V_out_full_n   |  in |    1|   ap_fifo  |    src1_cols_V_out   |    pointer   |
|src1_cols_V_out_write    | out |    1|   ap_fifo  |    src1_cols_V_out   |    pointer   |
|gray_rows_V_out_din      | out |   32|   ap_fifo  |    gray_rows_V_out   |    pointer   |
|gray_rows_V_out_full_n   |  in |    1|   ap_fifo  |    gray_rows_V_out   |    pointer   |
|gray_rows_V_out_write    | out |    1|   ap_fifo  |    gray_rows_V_out   |    pointer   |
|gray_cols_V_out_din      | out |   32|   ap_fifo  |    gray_cols_V_out   |    pointer   |
|gray_cols_V_out_full_n   |  in |    1|   ap_fifo  |    gray_cols_V_out   |    pointer   |
|gray_cols_V_out_write    | out |    1|   ap_fifo  |    gray_cols_V_out   |    pointer   |
+-------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gray_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gray_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src1_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src1_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src0_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src0_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_dst_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_dst_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_cols_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %p_src_rows_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.26ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rows)"   --->   Operation 14 'read' 'rows_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 15 [1/1] (2.26ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cols)"   --->   Operation 15 'read' 'cols_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %rows_out, i32 %rows_read)"   --->   Operation 17 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %cols_out, i32 %cols_read)"   --->   Operation 19 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 20 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_src_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->image_core.cpp:20]   --->   Operation 20 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 21 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_src_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->image_core.cpp:20]   --->   Operation 21 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 22 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_dst_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->image_core.cpp:21]   --->   Operation 22 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_dst_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->image_core.cpp:21]   --->   Operation 23 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 24 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %src0_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->image_core.cpp:22]   --->   Operation 24 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 25 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %src0_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->image_core.cpp:22]   --->   Operation 25 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 26 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %src1_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->image_core.cpp:23]   --->   Operation 26 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 27 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %src1_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->image_core.cpp:23]   --->   Operation 27 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 28 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %gray_rows_V_out, i32 %rows_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:601->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->image_core.cpp:26]   --->   Operation 28 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 29 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %gray_cols_V_out, i32 %cols_read)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:602->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:588->image_core.cpp:26]   --->   Operation 29 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 30 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src0_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src0_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src1_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src1_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gray_rows_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gray_cols_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2  (specinterface) [ 00]
StgValue_3  (specinterface) [ 00]
StgValue_4  (specinterface) [ 00]
StgValue_5  (specinterface) [ 00]
StgValue_6  (specinterface) [ 00]
StgValue_7  (specinterface) [ 00]
StgValue_8  (specinterface) [ 00]
StgValue_9  (specinterface) [ 00]
StgValue_10 (specinterface) [ 00]
StgValue_11 (specinterface) [ 00]
StgValue_12 (specinterface) [ 00]
StgValue_13 (specinterface) [ 00]
rows_read   (read         ) [ 00]
cols_read   (read         ) [ 00]
StgValue_16 (specinterface) [ 00]
StgValue_17 (write        ) [ 00]
StgValue_18 (specinterface) [ 00]
StgValue_19 (write        ) [ 00]
StgValue_20 (write        ) [ 00]
StgValue_21 (write        ) [ 00]
StgValue_22 (write        ) [ 00]
StgValue_23 (write        ) [ 00]
StgValue_24 (write        ) [ 00]
StgValue_25 (write        ) [ 00]
StgValue_26 (write        ) [ 00]
StgValue_27 (write        ) [ 00]
StgValue_28 (write        ) [ 00]
StgValue_29 (write        ) [ 00]
StgValue_30 (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_rows_V_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_src_cols_V_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_dst_rows_V_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_dst_cols_V_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="src0_rows_V_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="src0_cols_V_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src0_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="src1_rows_V_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="src1_cols_V_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src1_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="gray_rows_V_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray_rows_V_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="gray_cols_V_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gray_cols_V_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="rows_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="cols_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="StgValue_17_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="StgValue_19_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_19/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="StgValue_20_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_20/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="StgValue_21_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="StgValue_22_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_22/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="StgValue_23_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_24_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_24/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_25_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="StgValue_26_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_26/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_27_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_28_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_28/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="StgValue_29_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="40" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="40" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="42" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="44" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="69"><net_src comp="42" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="50" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="44" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="42" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="50" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="44" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="50" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="44" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="50" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="44" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="50" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="44" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="50" pin="2"/><net_sink comp="144" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rows_out | {1 }
	Port: p_src_rows_V_out | {1 }
	Port: cols_out | {1 }
	Port: p_src_cols_V_out | {1 }
	Port: p_dst_rows_V_out | {1 }
	Port: p_dst_cols_V_out | {1 }
	Port: src0_rows_V_out | {1 }
	Port: src0_cols_V_out | {1 }
	Port: src1_rows_V_out | {1 }
	Port: src1_cols_V_out | {1 }
	Port: gray_rows_V_out | {1 }
	Port: gray_cols_V_out | {1 }
 - Input state : 
	Port: Block_Mat.exit12454_ : rows | {1 }
	Port: Block_Mat.exit12454_ : cols | {1 }
	Port: Block_Mat.exit12454_ : rows_out | {}
	Port: Block_Mat.exit12454_ : p_src_rows_V_out | {}
	Port: Block_Mat.exit12454_ : cols_out | {}
	Port: Block_Mat.exit12454_ : p_src_cols_V_out | {}
	Port: Block_Mat.exit12454_ : p_dst_rows_V_out | {}
	Port: Block_Mat.exit12454_ : p_dst_cols_V_out | {}
	Port: Block_Mat.exit12454_ : src0_rows_V_out | {}
	Port: Block_Mat.exit12454_ : src0_cols_V_out | {}
	Port: Block_Mat.exit12454_ : src1_rows_V_out | {}
	Port: Block_Mat.exit12454_ : src1_cols_V_out | {}
	Port: Block_Mat.exit12454_ : gray_rows_V_out | {}
	Port: Block_Mat.exit12454_ : gray_cols_V_out | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
|   read   |   rows_read_read_fu_44   |
|          |   cols_read_read_fu_50   |
|----------|--------------------------|
|          |  StgValue_17_write_fu_56 |
|          |  StgValue_19_write_fu_64 |
|          |  StgValue_20_write_fu_72 |
|          |  StgValue_21_write_fu_80 |
|          |  StgValue_22_write_fu_88 |
|   write  |  StgValue_23_write_fu_96 |
|          | StgValue_24_write_fu_104 |
|          | StgValue_25_write_fu_112 |
|          | StgValue_26_write_fu_120 |
|          | StgValue_27_write_fu_128 |
|          | StgValue_28_write_fu_136 |
|          | StgValue_29_write_fu_144 |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
