<HTML>

<HEAD>
<TITLE>Timing Analyzer report for ex11</TITLE>
</HEAD>

<BODY>

<A NAME="top"></A>

<CENTER>
<H1>Timing Analyzer report for ex11</H1>
<H3>Thu Jun 22 10:52:13 2006<BR>
Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition</H3>
</CENTER>

<P><HR></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Table of Contents</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<OL>
<LI><A HREF="#1">Legal Notice</A></LI>
<LI><A HREF="#2">Timing Analyzer Summary</A></LI>
<LI><A HREF="#3">Timing Analyzer Settings</A></LI>
<LI><A HREF="#4">Clock Settings Summary</A></LI>
<LI><A HREF="#5">Clock Setup: '12_288MHz'</A></LI>
<LI><A HREF="#6">Clock Setup: 'altera_internal_jtag~TCKUTAP'</A></LI>
<LI><A HREF="#7">tsu</A></LI>
<LI><A HREF="#8">tco</A></LI>
<LI><A HREF="#9">tpd</A></LI>
<LI><A HREF="#10">th</A></LI>
<LI><A HREF="#11">Timing Analyzer Messages</A></LI>
</OL>

<P><A NAME="1"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Legal Notice</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
</PRE>

<P><A NAME="2"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Timing Analyzer Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Type</TH>
<TH>Slack</TH>
<TH>Required Time</TH>
<TH>Actual Time</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
<TH>To Clock</TH>
<TH>Failed Paths</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case tsu</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.408 ns</TD>
<TD ALIGN="LEFT">SWITCH1</TD>
<TD ALIGN="LEFT">FIR_core:inst|START_INDEX[5]</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case tco</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">13.636 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LRCOUT_INT</TD>
<TD ALIGN="LEFT">LRCIN</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case tpd</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.879 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">altera_reserved_tdo</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case th</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.888 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Clock Setup: '12_288MHz'</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">46.91 MHz ( period = 21.317 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Clock Setup: 'altera_internal_jtag~TCKUTAP'</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">107.85 MHz ( period = 9.272 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total number of failed paths</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
</TABLE>
<P><A NAME="3"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Timing Analyzer Settings</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Option</TH>
<TH>Setting</TH>
<TH>From</TH>
<TH>To</TH>
<TH>Entity Name</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Device Name</TD>
<TD ALIGN="LEFT">EP1C12F256C7</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Timing Models</TD>
<TD ALIGN="LEFT">Final</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of source nodes to report per destination node</TD>
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of destination nodes to report</TD>
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of paths to report</TD>
<TD ALIGN="LEFT">200</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report Minimum Timing Checks</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Use Fast Timing Models</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report IO Paths Separately</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Default hold multicycle</TD>
<TD ALIGN="LEFT">Same As Multicycle</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Cut paths between unrelated clock domains</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Cut off read during write signal paths</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Cut off feedback from I/O pins</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report Combined Fast/Slow Timing</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore Clock Settings</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Analyze latches as synchronous elements</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Enable Recovery/Removal analysis</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Enable Clock Latency</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="4"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Clock Settings Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Clock Node Name</TH>
<TH>Clock Setting Name</TH>
<TH>Type</TH>
<TH>Fmax Requirement</TH>
<TH>Early Latency</TH>
<TH>Late Latency</TH>
<TH>Based on</TH>
<TH>Multiply Base Fmax by</TH>
<TH>Divide Base Fmax by</TH>
<TH>Offset</TH>
<TH>Phase offset</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">User Pin</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">User Pin</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="5"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Clock Setup: '12_288MHz'</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Actual fmax (period)</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
<TH>To Clock</TH>
<TH>Required Setup Relationship</TH>
<TH>Required Longest P2P Time</TH>
<TH>Actual Longest P2P Time</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">46.91 MHz ( period = 21.317 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.668 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">46.91 MHz ( period = 21.317 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.668 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">46.91 MHz ( period = 21.317 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.668 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">46.91 MHz ( period = 21.317 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.668 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">46.91 MHz ( period = 21.317 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.668 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">46.91 MHz ( period = 21.317 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.668 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">46.91 MHz ( period = 21.317 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.668 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.34 MHz ( period = 21.124 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.475 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.34 MHz ( period = 21.124 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.475 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.34 MHz ( period = 21.124 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.475 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.34 MHz ( period = 21.124 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.475 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.34 MHz ( period = 21.124 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.475 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.34 MHz ( period = 21.124 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.475 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.34 MHz ( period = 21.124 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.475 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[26]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[26]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[26]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[26]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[26]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[26]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[26]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[27]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[27]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[27]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[27]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[27]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[27]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[27]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[28]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[28]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[28]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[28]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[28]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[28]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[28]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[29]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[29]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[29]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[29]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[29]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[29]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">47.54 MHz ( period = 21.036 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[29]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.387 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">48.38 MHz ( period = 20.668 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[25]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.050 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">48.38 MHz ( period = 20.668 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[25]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.050 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">48.38 MHz ( period = 20.668 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[25]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.050 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">48.38 MHz ( period = 20.668 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[25]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.050 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">48.38 MHz ( period = 20.668 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[25]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.050 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">48.38 MHz ( period = 20.668 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[25]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.050 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">48.38 MHz ( period = 20.668 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[25]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">20.050 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.16 MHz ( period = 20.340 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.712 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.16 MHz ( period = 20.340 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.712 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.16 MHz ( period = 20.340 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.712 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.16 MHz ( period = 20.340 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.712 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.16 MHz ( period = 20.340 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.712 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.16 MHz ( period = 20.340 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.712 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.16 MHz ( period = 20.340 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[31]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.712 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[26]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[26]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[26]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[26]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[26]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[26]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[26]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[27]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[27]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[27]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[27]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[27]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[27]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[27]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[28]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[28]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[28]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[28]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[28]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[28]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[28]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[29]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[29]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[29]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[29]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[29]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[29]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[29]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.33 MHz ( period = 20.272 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[30]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.644 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.71 MHz ( period = 20.116 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.498 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.71 MHz ( period = 20.116 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.498 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.71 MHz ( period = 20.116 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.498 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.71 MHz ( period = 20.116 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.498 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.71 MHz ( period = 20.116 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.498 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.71 MHz ( period = 20.116 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.498 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.71 MHz ( period = 20.116 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.498 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[23]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[23]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[23]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[23]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[23]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[23]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">49.82 MHz ( period = 20.074 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[23]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.456 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">50.22 MHz ( period = 19.913 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[25]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.316 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">50.22 MHz ( period = 19.913 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[25]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.316 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">50.22 MHz ( period = 19.913 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[25]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.316 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">50.22 MHz ( period = 19.913 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[25]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.316 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">50.22 MHz ( period = 19.913 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[25]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.316 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">50.22 MHz ( period = 19.913 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[25]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.316 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">50.22 MHz ( period = 19.913 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[25]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.316 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">50.30 MHz ( period = 19.881 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[20]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.263 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">50.30 MHz ( period = 19.881 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[20]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.263 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">50.30 MHz ( period = 19.881 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[20]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.263 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">50.30 MHz ( period = 19.881 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[20]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.263 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">50.30 MHz ( period = 19.881 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[20]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.263 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">50.30 MHz ( period = 19.881 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[20]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.263 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">50.30 MHz ( period = 19.881 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[20]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">19.263 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[16]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[16]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[16]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[16]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[16]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[16]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[16]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[17]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[17]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[17]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[17]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[17]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[17]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[17]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[18]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[18]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[18]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[18]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[18]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[18]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[18]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[19]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[19]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[19]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[19]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[19]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[19]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.12 MHz ( period = 19.560 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[19]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.942 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[21]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[22]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[23]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[23]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[23]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[23]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[23]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[23]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[23]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.13 MHz ( period = 19.558 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[24]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.961 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.33 MHz ( period = 19.482 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[19]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.885 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.33 MHz ( period = 19.482 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[19]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.885 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.33 MHz ( period = 19.482 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[19]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.885 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.33 MHz ( period = 19.482 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[19]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.885 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.33 MHz ( period = 19.482 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[19]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.885 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.33 MHz ( period = 19.482 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[20]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.885 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.33 MHz ( period = 19.482 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[20]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.885 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.33 MHz ( period = 19.482 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[20]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.885 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.33 MHz ( period = 19.482 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[20]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.885 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.33 MHz ( period = 19.482 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[20]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.885 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">51.33 MHz ( period = 19.482 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~porta_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|ACCU[20]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">18.885 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Timing analysis restricted to 200 rows.</TD>
<TD ALIGN="LEFT">To change the limit use Settings (Assignments menu)</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="6"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Clock Setup: 'altera_internal_jtag~TCKUTAP'</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Actual fmax (period)</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
<TH>To Clock</TH>
<TH>Required Setup Relationship</TH>
<TH>Required Longest P2P Time</TH>
<TH>Actual Longest P2P Time</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">107.85 MHz ( period = 9.272 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.405 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">109.05 MHz ( period = 9.170 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.346 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">111.36 MHz ( period = 8.980 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[1]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.259 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">112.74 MHz ( period = 8.870 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.196 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">123.52 MHz ( period = 8.096 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.817 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">128.67 MHz ( period = 7.772 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.647 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">129.03 MHz ( period = 7.750 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.636 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">130.45 MHz ( period = 7.666 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.602 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">137.02 MHz ( period = 7.298 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|HUB_BYPASS_REG</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.410 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">137.21 MHz ( period = 7.288 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.413 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">140.85 MHz ( period = 7.100 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.311 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">144.34 MHz ( period = 6.928 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.293 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">144.34 MHz ( period = 6.928 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.293 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">144.34 MHz ( period = 6.928 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.293 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">144.34 MHz ( period = 6.928 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.293 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">144.34 MHz ( period = 6.928 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.293 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">144.34 MHz ( period = 6.928 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.293 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">144.34 MHz ( period = 6.928 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.293 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">144.97 MHz ( period = 6.898 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.210 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">145.29 MHz ( period = 6.883 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.248 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">145.29 MHz ( period = 6.883 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.248 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">145.29 MHz ( period = 6.883 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.248 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">145.29 MHz ( period = 6.883 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.248 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">145.29 MHz ( period = 6.883 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.248 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">145.29 MHz ( period = 6.883 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.248 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">145.29 MHz ( period = 6.883 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.248 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">146.35 MHz ( period = 6.833 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.610 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">146.35 MHz ( period = 6.833 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.610 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">146.35 MHz ( period = 6.833 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.610 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">150.56 MHz ( period = 6.642 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.419 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">152.18 MHz ( period = 6.571 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.348 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">152.98 MHz ( period = 6.537 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.923 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">152.98 MHz ( period = 6.537 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.923 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">152.98 MHz ( period = 6.537 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.923 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">152.98 MHz ( period = 6.537 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.923 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">152.98 MHz ( period = 6.537 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.923 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">152.98 MHz ( period = 6.537 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.923 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">152.98 MHz ( period = 6.537 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.923 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">153.85 MHz ( period = 6.500 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.277 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">156.69 MHz ( period = 6.382 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.952 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">157.16 MHz ( period = 6.363 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.140 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">157.16 MHz ( period = 6.363 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.140 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">157.88 MHz ( period = 6.334 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.720 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">157.88 MHz ( period = 6.334 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.720 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">157.88 MHz ( period = 6.334 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.720 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">157.88 MHz ( period = 6.334 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.720 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">157.88 MHz ( period = 6.334 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.720 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">157.88 MHz ( period = 6.334 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.720 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">157.88 MHz ( period = 6.334 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.720 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">159.21 MHz ( period = 6.281 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.667 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">159.21 MHz ( period = 6.281 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.667 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">159.21 MHz ( period = 6.281 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.667 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">159.21 MHz ( period = 6.281 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.667 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">159.21 MHz ( period = 6.281 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.667 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">159.21 MHz ( period = 6.281 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.667 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">159.21 MHz ( period = 6.281 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.667 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">159.72 MHz ( period = 6.261 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.647 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">159.72 MHz ( period = 6.261 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.647 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">159.72 MHz ( period = 6.261 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.647 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">159.72 MHz ( period = 6.261 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.647 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">159.72 MHz ( period = 6.261 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.647 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">159.72 MHz ( period = 6.261 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.647 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">159.72 MHz ( period = 6.261 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.647 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.76 MHz ( period = 6.144 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.501 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.76 MHz ( period = 6.144 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.501 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.76 MHz ( period = 6.144 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.501 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.76 MHz ( period = 6.144 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.501 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.76 MHz ( period = 6.144 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.501 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.76 MHz ( period = 6.144 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.501 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.76 MHz ( period = 6.144 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.501 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.81 MHz ( period = 6.142 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.499 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.81 MHz ( period = 6.142 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.499 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.81 MHz ( period = 6.142 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.499 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.81 MHz ( period = 6.142 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.499 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.81 MHz ( period = 6.142 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.499 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.81 MHz ( period = 6.142 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.499 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.81 MHz ( period = 6.142 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.499 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.87 MHz ( period = 6.140 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.831 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.95 MHz ( period = 6.137 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.494 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.95 MHz ( period = 6.137 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.494 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.95 MHz ( period = 6.137 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.494 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.95 MHz ( period = 6.137 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.494 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.95 MHz ( period = 6.137 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.494 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.95 MHz ( period = 6.137 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.494 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">162.95 MHz ( period = 6.137 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.494 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.21 MHz ( period = 6.127 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.484 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.21 MHz ( period = 6.127 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.484 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.21 MHz ( period = 6.127 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.484 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.21 MHz ( period = 6.127 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.484 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.21 MHz ( period = 6.127 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.484 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.21 MHz ( period = 6.127 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.484 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.21 MHz ( period = 6.127 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.484 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.45 MHz ( period = 6.118 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.820 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.88 MHz ( period = 6.102 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.879 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.88 MHz ( period = 6.102 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.879 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.88 MHz ( period = 6.102 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.879 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.88 MHz ( period = 6.102 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.879 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.88 MHz ( period = 6.102 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.879 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.88 MHz ( period = 6.102 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.879 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.88 MHz ( period = 6.102 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.879 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.88 MHz ( period = 6.102 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.879 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.88 MHz ( period = 6.102 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.879 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">163.88 MHz ( period = 6.102 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.879 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">164.39 MHz ( period = 6.083 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.469 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">164.39 MHz ( period = 6.083 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.469 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">164.39 MHz ( period = 6.083 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.469 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">164.39 MHz ( period = 6.083 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.469 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">164.39 MHz ( period = 6.083 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.469 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">164.39 MHz ( period = 6.083 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.469 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">164.39 MHz ( period = 6.083 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.469 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">165.23 MHz ( period = 6.052 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.787 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">165.89 MHz ( period = 6.028 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|hub_tdo</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.783 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.44 MHz ( period = 6.008 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.394 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.44 MHz ( period = 6.008 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.394 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.44 MHz ( period = 6.008 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.394 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.44 MHz ( period = 6.008 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.394 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.44 MHz ( period = 6.008 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.394 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.44 MHz ( period = 6.008 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.394 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.44 MHz ( period = 6.008 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.394 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.72 MHz ( period = 5.998 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.775 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.72 MHz ( period = 5.998 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.775 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.72 MHz ( period = 5.998 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.775 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.78 MHz ( period = 5.996 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.382 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.78 MHz ( period = 5.996 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.382 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.78 MHz ( period = 5.996 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.382 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.78 MHz ( period = 5.996 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.382 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.78 MHz ( period = 5.996 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.382 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.78 MHz ( period = 5.996 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.382 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">166.78 MHz ( period = 5.996 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.382 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">167.06 MHz ( period = 5.986 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.763 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">167.06 MHz ( period = 5.986 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.763 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">167.06 MHz ( period = 5.986 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.763 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">167.06 MHz ( period = 5.986 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.763 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">167.06 MHz ( period = 5.986 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.763 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">167.06 MHz ( period = 5.986 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.763 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">167.81 MHz ( period = 5.959 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.736 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">168.80 MHz ( period = 5.924 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.701 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">168.80 MHz ( period = 5.924 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.701 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">168.80 MHz ( period = 5.924 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.701 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">169.64 MHz ( period = 5.895 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.672 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">169.95 MHz ( period = 5.884 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.661 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">169.95 MHz ( period = 5.884 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.661 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.18 MHz ( period = 5.876 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.262 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.18 MHz ( period = 5.876 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.262 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.18 MHz ( period = 5.876 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.262 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.18 MHz ( period = 5.876 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.262 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.18 MHz ( period = 5.876 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.262 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.18 MHz ( period = 5.876 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.262 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.18 MHz ( period = 5.876 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.262 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.24 MHz ( period = 5.874 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.643 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.24 MHz ( period = 5.874 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.643 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.24 MHz ( period = 5.874 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.643 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.50 MHz ( period = 5.865 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.251 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.50 MHz ( period = 5.865 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.251 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.50 MHz ( period = 5.865 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.251 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.50 MHz ( period = 5.865 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.251 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.50 MHz ( period = 5.865 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.251 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.50 MHz ( period = 5.865 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.251 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">170.50 MHz ( period = 5.865 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.251 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">171.79 MHz ( period = 5.821 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.598 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">171.79 MHz ( period = 5.821 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.598 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">171.79 MHz ( period = 5.821 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.598 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">172.83 MHz ( period = 5.786 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.172 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">172.83 MHz ( period = 5.786 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.172 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">172.83 MHz ( period = 5.786 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.172 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">172.83 MHz ( period = 5.786 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.172 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">172.83 MHz ( period = 5.786 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.172 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">172.83 MHz ( period = 5.786 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.172 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">172.83 MHz ( period = 5.786 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.172 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.04 MHz ( period = 5.779 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.556 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.07 MHz ( period = 5.778 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.547 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.07 MHz ( period = 5.778 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.547 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.07 MHz ( period = 5.778 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.547 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.10 MHz ( period = 5.777 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.163 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.10 MHz ( period = 5.777 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.163 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.10 MHz ( period = 5.777 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.163 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.10 MHz ( period = 5.777 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.163 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.10 MHz ( period = 5.777 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.163 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.10 MHz ( period = 5.777 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.163 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.10 MHz ( period = 5.777 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.163 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.13 MHz ( period = 5.776 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.162 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.13 MHz ( period = 5.776 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.162 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.13 MHz ( period = 5.776 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.162 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.13 MHz ( period = 5.776 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.162 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.13 MHz ( period = 5.776 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.162 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.13 MHz ( period = 5.776 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.162 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.13 MHz ( period = 5.776 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.162 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.55 MHz ( period = 5.762 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg0</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.148 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.55 MHz ( period = 5.762 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.148 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.55 MHz ( period = 5.762 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg2</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.148 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.55 MHz ( period = 5.762 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg3</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.148 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.55 MHz ( period = 5.762 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg4</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.148 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.55 MHz ( period = 5.762 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg5</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.148 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.55 MHz ( period = 5.762 ns )</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|altsyncram_3ib2:altsyncram1|ram_block3a0~portb_address_reg6</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.148 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.94 MHz ( period = 5.749 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.526 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.94 MHz ( period = 5.749 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.526 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.94 MHz ( period = 5.749 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.526 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.94 MHz ( period = 5.749 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.526 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">173.94 MHz ( period = 5.749 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode_usr1</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.526 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">174.43 MHz ( period = 5.733 ns )</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.510 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Timing analysis restricted to 200 rows.</TD>
<TD ALIGN="LEFT">To change the limit use Settings (Assignments menu)</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="7"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>tsu</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Required tsu</TH>
<TH>Actual tsu</TH>
<TH>From</TH>
<TH>To</TH>
<TH>To Clock</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.408 ns</TD>
<TD ALIGN="LEFT">SWITCH1</TD>
<TD ALIGN="LEFT">FIR_core:inst|START_INDEX[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.408 ns</TD>
<TD ALIGN="LEFT">SWITCH1</TD>
<TD ALIGN="LEFT">FIR_core:inst|START_INDEX[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.408 ns</TD>
<TD ALIGN="LEFT">SWITCH1</TD>
<TD ALIGN="LEFT">FIR_core:inst|START_INDEX[5]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.397 ns</TD>
<TD ALIGN="LEFT">SWITCH1</TD>
<TD ALIGN="LEFT">FIR_core:inst|START_INDEX[2]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.397 ns</TD>
<TD ALIGN="LEFT">SWITCH1</TD>
<TD ALIGN="LEFT">FIR_core:inst|START_INDEX[3]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.397 ns</TD>
<TD ALIGN="LEFT">SWITCH1</TD>
<TD ALIGN="LEFT">FIR_core:inst|START_INDEX[4]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.729 ns</TD>
<TD ALIGN="LEFT">SWITCH1</TD>
<TD ALIGN="LEFT">FIR_core:inst|START_INDEX[6]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.288 ns</TD>
<TD ALIGN="LEFT">DOUT</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.998 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.923 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.923 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.635 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.522 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.462 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.004 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.076 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.174 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.174 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.174 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.174 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.234 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.234 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.234 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.234 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.485 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.543 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.543 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.544 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.649 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.705 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.706 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.721 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.758 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.792 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.848 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.902 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.122 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.122 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.122 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.122 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.203 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|HUB_BYPASS_REG</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.244 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.244 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.244 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.244 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.268 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.271 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.347 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.454 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.715 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.716 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.717 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.718 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.254 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.254 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.842 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
</TABLE>
<P><A NAME="8"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>tco</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Required tco</TH>
<TH>Actual tco</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">13.636 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|LRCOUT_INT</TD>
<TD ALIGN="LEFT">LRCIN</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">13.347 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTOUT[31]</TD>
<TD ALIGN="LEFT">DIN</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">12.872 ns</TD>
<TD ALIGN="LEFT">PCM3006:inst6|COUNT[2]</TD>
<TD ALIGN="LEFT">BCKIN</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
</TABLE>
<P><A NAME="9"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>tpd</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Required P2P Time</TH>
<TH>Actual P2P Time</TH>
<TH>From</TH>
<TH>To</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.879 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TDO</TD>
<TD ALIGN="LEFT">altera_reserved_tdo</TD>
</TR>
</TABLE>
<P><A NAME="10"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>th</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Minimum Slack</TH>
<TH>Required th</TH>
<TH>Actual th</TH>
<TH>From</TH>
<TH>To</TH>
<TH>To Clock</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.888 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.300 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.300 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.764 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.763 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.762 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.761 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.500 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|jtag_debug_mode</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.393 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.317 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.314 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.290 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.290 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.290 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.290 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.249 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|HUB_BYPASS_REG</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.168 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.168 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.168 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.168 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.948 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.894 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.838 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.804 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.767 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.752 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.751 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.695 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.590 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.589 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.589 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.531 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.280 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.280 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.280 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.280 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.220 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[2]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.220 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.220 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.220 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.122 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.042 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">FIR_core:inst|CYCLONE_RAM:Altera_ram|altsyncram:altsyncram_component|altsyncram_9n51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.416 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.476 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_9ie:auto_generated|dffe1a[7]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.589 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.877 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.877 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TMSUTAP</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[1]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.952 ns</TD>
<TD ALIGN="LEFT">altera_internal_jtag</TD>
<TD ALIGN="LEFT">sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]</TD>
<TD ALIGN="LEFT">altera_internal_jtag~TCKUTAP</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.242 ns</TD>
<TD ALIGN="LEFT">DOUT</TD>
<TD ALIGN="LEFT">PCM3006:inst6|SHIFTIN[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.683 ns</TD>
<TD ALIGN="LEFT">SWITCH1</TD>
<TD ALIGN="LEFT">FIR_core:inst|START_INDEX[6]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.351 ns</TD>
<TD ALIGN="LEFT">SWITCH1</TD>
<TD ALIGN="LEFT">FIR_core:inst|START_INDEX[2]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.351 ns</TD>
<TD ALIGN="LEFT">SWITCH1</TD>
<TD ALIGN="LEFT">FIR_core:inst|START_INDEX[3]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.351 ns</TD>
<TD ALIGN="LEFT">SWITCH1</TD>
<TD ALIGN="LEFT">FIR_core:inst|START_INDEX[4]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.362 ns</TD>
<TD ALIGN="LEFT">SWITCH1</TD>
<TD ALIGN="LEFT">FIR_core:inst|START_INDEX[0]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.362 ns</TD>
<TD ALIGN="LEFT">SWITCH1</TD>
<TD ALIGN="LEFT">FIR_core:inst|START_INDEX[1]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.362 ns</TD>
<TD ALIGN="LEFT">SWITCH1</TD>
<TD ALIGN="LEFT">FIR_core:inst|START_INDEX[5]</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
</TABLE>
<P><A NAME="11"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Timing Analyzer Messages</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition
    Info: Processing started: Thu Jun 22 10:52:11 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex11 -c ex11 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "12_288MHz" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Info: Clock "12_288MHz" has Internal fmax of 46.91 MHz between source memory "FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0" and destination register "FIR_core:inst|ACCU[31]" (period= 21.317 ns)
    Info: + Longest memory to register delay is 20.668 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y15; Fanout = 16; MEM Node = 'FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.811 ns) = 3.811 ns; Loc. = M4K_X19_Y15; Fanout = 20; MEM Node = 'FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|q_a[10]'
        Info: 3: + IC(3.154 ns) + CELL(0.522 ns) = 7.487 ns; Loc. = LC_X23_Y18_N3; Fanout = 15; COMB Node = 'FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:$00053|_~224'
        Info: 4: + IC(1.917 ns) + CELL(0.390 ns) = 9.794 ns; Loc. = LC_X25_Y17_N3; Fanout = 3; COMB Node = 'FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mul_lfrg:mul_lfrg_mid_mod[5]|out_bit[4]~2041'
        Info: 5: + IC(1.339 ns) + CELL(0.374 ns) = 11.507 ns; Loc. = LC_X24_Y18_N7; Fanout = 2; COMB Node = 'FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~222'
        Info: 6: + IC(0.000 ns) + CELL(0.069 ns) = 11.576 ns; Loc. = LC_X24_Y18_N8; Fanout = 2; COMB Node = 'FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~217'
        Info: 7: + IC(0.000 ns) + CELL(0.240 ns) = 11.816 ns; Loc. = LC_X24_Y18_N9; Fanout = 6; COMB Node = 'FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~212'
        Info: 8: + IC(0.000 ns) + CELL(0.601 ns) = 12.417 ns; Loc. = LC_X24_Y17_N3; Fanout = 3; COMB Node = 'FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~190'
        Info: 9: + IC(1.427 ns) + CELL(0.509 ns) = 14.353 ns; Loc. = LC_X23_Y15_N5; Fanout = 2; COMB Node = 'FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~228COUT1_295'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 14.424 ns; Loc. = LC_X23_Y15_N6; Fanout = 2; COMB Node = 'FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~223COUT1_296'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 14.495 ns; Loc. = LC_X23_Y15_N7; Fanout = 2; COMB Node = 'FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218COUT1_297'
        Info: 12: + IC(0.000 ns) + CELL(0.538 ns) = 15.033 ns; Loc. = LC_X23_Y15_N8; Fanout = 3; COMB Node = 'FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~211'
        Info: 13: + IC(1.821 ns) + CELL(0.499 ns) = 17.353 ns; Loc. = LC_X22_Y12_N0; Fanout = 2; COMB Node = 'FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~245'
        Info: 14: + IC(0.000 ns) + CELL(0.069 ns) = 17.422 ns; Loc. = LC_X22_Y12_N1; Fanout = 2; COMB Node = 'FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~240'
        Info: 15: + IC(0.000 ns) + CELL(0.069 ns) = 17.491 ns; Loc. = LC_X22_Y12_N2; Fanout = 2; COMB Node = 'FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~235'
        Info: 16: + IC(0.000 ns) + CELL(0.069 ns) = 17.560 ns; Loc. = LC_X22_Y12_N3; Fanout = 2; COMB Node = 'FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~230'
        Info: 17: + IC(0.000 ns) + CELL(0.157 ns) = 17.717 ns; Loc. = LC_X22_Y12_N4; Fanout = 3; COMB Node = 'FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~225'
        Info: 18: + IC(0.000 ns) + CELL(0.549 ns) = 18.266 ns; Loc. = LC_X22_Y12_N5; Fanout = 3; COMB Node = 'FIR_core:inst|lpm_mult:mult_rtl_0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~218'
        Info: 19: + IC(1.004 ns) + CELL(0.499 ns) = 19.769 ns; Loc. = LC_X21_Y12_N3; Fanout = 2; COMB Node = 'FIR_core:inst|ACCU[29]~540'
        Info: 20: + IC(0.000 ns) + CELL(0.157 ns) = 19.926 ns; Loc. = LC_X21_Y12_N4; Fanout = 1; COMB Node = 'FIR_core:inst|ACCU[30]~536'
        Info: 21: + IC(0.000 ns) + CELL(0.742 ns) = 20.668 ns; Loc. = LC_X21_Y12_N5; Fanout = 2; REG Node = 'FIR_core:inst|ACCU[31]'
        Info: Total cell delay = 10.006 ns ( 48.41 % )
        Info: Total interconnect delay = 10.662 ns ( 51.59 % )
    Info: - Smallest clock skew is -0.041 ns
        Info: + Shortest clock path from clock "12_288MHz" to destination register is 6.969 ns
            Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 291; CLK Node = '12_288MHz'
            Info: 2: + IC(5.035 ns) + CELL(0.629 ns) = 6.969 ns; Loc. = LC_X21_Y12_N5; Fanout = 2; REG Node = 'FIR_core:inst|ACCU[31]'
            Info: Total cell delay = 1.934 ns ( 27.75 % )
            Info: Total interconnect delay = 5.035 ns ( 72.25 % )
        Info: - Longest clock path from clock "12_288MHz" to source memory is 7.010 ns
            Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 291; CLK Node = '12_288MHz'
            Info: 2: + IC(5.066 ns) + CELL(0.639 ns) = 7.010 ns; Loc. = M4K_X19_Y15; Fanout = 16; MEM Node = 'FIR_core:inst|CYCLONE_ROM:Altera_rom|altsyncram:altsyncram_component|altsyncram_r621:auto_generated|altsyncram_otd2:altsyncram1|ram_block3a0~porta_address_reg0'
            Info: Total cell delay = 1.944 ns ( 27.73 % )
            Info: Total interconnect delay = 5.066 ns ( 72.27 % )
    Info: + Micro clock to output delay of source is 0.575 ns
    Info: + Micro setup delay of destination is 0.033 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 107.85 MHz between source register "sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2]" and destination register "sld_hub:sld_hub_inst|hub_tdo" (period= 9.272 ns)
    Info: + Longest register to register delay is 4.405 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y15_N5; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2]'
        Info: 2: + IC(0.713 ns) + CELL(0.258 ns) = 0.971 ns; Loc. = LC_X26_Y15_N8; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2]~61'
        Info: 3: + IC(1.447 ns) + CELL(0.258 ns) = 2.676 ns; Loc. = LC_X29_Y14_N1; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo~970'
        Info: 4: + IC(0.385 ns) + CELL(0.522 ns) = 3.583 ns; Loc. = LC_X29_Y14_N9; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo~972'
        Info: 5: + IC(0.399 ns) + CELL(0.423 ns) = 4.405 ns; Loc. = LC_X29_Y14_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst|hub_tdo'
        Info: Total cell delay = 1.461 ns ( 33.17 % )
        Info: Total interconnect delay = 2.944 ns ( 66.83 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.733 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 248; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.104 ns) + CELL(0.629 ns) = 4.733 ns; Loc. = LC_X29_Y14_N3; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst|hub_tdo'
            Info: Total cell delay = 0.629 ns ( 13.29 % )
            Info: Total interconnect delay = 4.104 ns ( 86.71 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.733 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 248; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.104 ns) + CELL(0.629 ns) = 4.733 ns; Loc. = LC_X27_Y15_N5; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:2:IRF|Q[2]'
            Info: Total cell delay = 0.629 ns ( 13.29 % )
            Info: Total interconnect delay = 4.104 ns ( 86.71 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.033 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two
Info: tsu for register "FIR_core:inst|START_INDEX[0]" (data pin = "SWITCH1", clock pin = "12_288MHz") is 5.408 ns
    Info: + Longest pin to register delay is 12.354 ns
        Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_T15; Fanout = 20; PIN Node = 'SWITCH1'
        Info: 2: + IC(7.700 ns) + CELL(0.522 ns) = 9.527 ns; Loc. = LC_X23_Y13_N2; Fanout = 7; COMB Node = 'FIR_core:inst|START_INDEX[8]~0'
        Info: 3: + IC(2.060 ns) + CELL(0.767 ns) = 12.354 ns; Loc. = LC_X32_Y16_N8; Fanout = 3; REG Node = 'FIR_core:inst|START_INDEX[0]'
        Info: Total cell delay = 2.594 ns ( 21.00 % )
        Info: Total interconnect delay = 9.760 ns ( 79.00 % )
    Info: + Micro setup delay of destination is 0.033 ns
    Info: - Shortest clock path from clock "12_288MHz" to destination register is 6.979 ns
        Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 291; CLK Node = '12_288MHz'
        Info: 2: + IC(5.045 ns) + CELL(0.629 ns) = 6.979 ns; Loc. = LC_X32_Y16_N8; Fanout = 3; REG Node = 'FIR_core:inst|START_INDEX[0]'
        Info: Total cell delay = 1.934 ns ( 27.71 % )
        Info: Total interconnect delay = 5.045 ns ( 72.29 % )
Info: tco from clock "12_288MHz" to destination pin "LRCIN" through register "PCM3006:inst6|LRCOUT_INT" is 13.636 ns
    Info: + Longest clock path from clock "12_288MHz" to source register is 7.000 ns
        Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_B12; Fanout = 291; CLK Node = '12_288MHz'
        Info: 2: + IC(5.066 ns) + CELL(0.629 ns) = 7.000 ns; Loc. = LC_X17_Y15_N7; Fanout = 4; REG Node = 'PCM3006:inst6|LRCOUT_INT'
        Info: Total cell delay = 1.934 ns ( 27.63 % )
        Info: Total interconnect delay = 5.066 ns ( 72.37 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Longest register to pin delay is 6.438 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y15_N7; Fanout = 4; REG Node = 'PCM3006:inst6|LRCOUT_INT'
        Info: 2: + IC(4.559 ns) + CELL(1.879 ns) = 6.438 ns; Loc. = PIN_F15; Fanout = 0; PIN Node = 'LRCIN'
        Info: Total cell delay = 1.879 ns ( 29.19 % )
        Info: Total interconnect delay = 4.559 ns ( 70.81 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 1.879 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(1.879 ns) = 1.879 ns; Loc. = PIN_H15; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 1.879 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]" (data pin = "altera_internal_jtag~TMSUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 2.888 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 248; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(4.133 ns) + CELL(0.629 ns) = 4.762 ns; Loc. = LC_X16_Y13_N4; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]'
        Info: Total cell delay = 0.629 ns ( 13.21 % )
        Info: Total interconnect delay = 4.133 ns ( 86.79 % )
    Info: + Micro hold delay of destination is 0.013 ns
    Info: - Shortest pin to register delay is 1.887 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 22; PIN Node = 'altera_internal_jtag~TMSUTAP'
        Info: 2: + IC(1.464 ns) + CELL(0.423 ns) = 1.887 ns; Loc. = LC_X16_Y13_N4; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]'
        Info: Total cell delay = 0.423 ns ( 22.42 % )
        Info: Total interconnect delay = 1.464 ns ( 77.58 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Thu Jun 22 10:52:13 2006
    Info: Elapsed time: 00:00:03
</PRE>
<HR>

<A HREF="#top">Top</A>

</BODY>

</HTML>

