{"vcs1":{"timestamp_begin":1711619544.998954034, "rt":1.28, "ut":0.25, "st":0.20}}
{"vcselab":{"timestamp_begin":1711619546.361204045, "rt":1.16, "ut":0.30, "st":0.15}}
{"link":{"timestamp_begin":1711619547.600340590, "rt":0.43, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711619544.283165304}
{"VCS_COMP_START_TIME": 1711619544.283165304}
{"VCS_COMP_END_TIME": 1711619549.681612991}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329656}}
{"stitch_vcselab": {"peak_mem": 215180}}
