// Seed: 1356246829
module module_0 ();
  wire id_1;
  logic [7:0] id_2;
  wire id_3;
  assign id_2[1] = id_2;
  id_4(
      .id_0(), .id_1(id_3), .id_2(1'h0)
  );
  assign module_1.id_2 = 0;
endmodule
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input tri0 id_2,
    output wand module_1,
    input supply1 id_4,
    input tri1 id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  uwire id_0,
    input  wand  id_1,
    input  wand  id_2,
    output wand  id_3
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
