#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 30 20:45:09 2022
# Process ID: 16968
# Current directory: D:/Verliog/accomdemy_rv32i/RV32I
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3104 D:\Verliog\accomdemy_rv32i\RV32I\RV32I.xpr
# Log file: D:/Verliog/accomdemy_rv32i/RV32I/vivado.log
# Journal file: D:/Verliog/accomdemy_rv32i/RV32I\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verliog/accomdemy_rv32i/RV32I/RV32I.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sim_1/new/cpu_tb.v w ]
add_files -fileset sim_1 D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sim_1/new/cpu_tb.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cpu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config D:/Verliog/accomdemy_rv32i/RV32I/cpu_tb_behav.wcfg
source cpu_tb.tcl
save_wave_config {D:/Verliog/accomdemy_rv32i/RV32I/cpu_tb_behav.wcfg}
close_sim
