{"Source Block": ["oh/elink/hdl/etx_io.v@50:60@HdlIdDef", "   \n   //############\n   //# WIRES\n   //############\n   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n"], "Clone Blocks": [["oh/elink/hdl/etx_io.v@52:62", "   //# WIRES\n   //############\n   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n"], ["oh/elink/hdl/etx_io.v@49:59", "   reg \t\t  tx_access_reg;\n   \n   //############\n   //# WIRES\n   //############\n   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n"], ["oh/elink/hdl/etx_io.v@51:61", "   //############\n   //# WIRES\n   //############\n   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n"], ["oh/elink/dv/elink_e16_model.v@2184:2194", "\n   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [3:0]\t\tctrlmode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [DW-1:0]\tdata;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [1:0]\t\tdatamode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [AW-1:0]\tdstaddr;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\temesh_fifo_read;\t// From link_rxi_launcher of link_rxi_launcher.v\n   wire\t\t\temesh_frame;\t\t// From link_rxi_launcher of link_rxi_launcher.v\n"]], "Diff Content": {"Delete": [[55, "   wire \t  access;\n"]], "Add": []}}