Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: DEM_4BIT_BTN_CACH_2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DEM_4BIT_BTN_CACH_2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DEM_4BIT_BTN_CACH_2"
Output Format                      : NGC
Target Device                      : xa3s500e-4-pqg208

---- Source Options
Top Module Name                    : DEM_4BIT_BTN_CACH_2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Admin/Documents/TT-HDL-N7-S2/BAI_433_DEM_4BIT_BTN_CACH_2/DEBOUNCE_BTN.vhd" in Library work.
Architecture behavioral of Entity debounce_btn is up to date.
Compiling vhdl file "C:/Users/Admin/Documents/TT-HDL-N7-S2/BAI_433_DEM_4BIT_BTN_CACH_2/LAM_HEP_XUNG.vhd" in Library work.
Architecture behavioral of Entity lam_hep_xung is up to date.
Compiling vhdl file "C:/Users/Admin/Documents/TT-HDL-N7-S2/BAI_433_DEM_4BIT_BTN_CACH_2/DEM_4BIT.vhd" in Library work.
Architecture behavioral of Entity dem_4bit is up to date.
Compiling vhdl file "C:/Users/Admin/Documents/TT-HDL-N7-S2/BAI_433_DEM_4BIT_BTN_CACH_2/DEM_4BIT_BTN.vhd" in Library work.
Architecture behavioral of Entity dem_4bit_btn is up to date.
Compiling vhdl file "C:/Users/Admin/Documents/TT-HDL-N7-S2/BAI_433_DEM_4BIT_BTN_CACH_2/DEM_4BIT_BTN_CACH_2.vhd" in Library work.
Architecture behavioral of Entity dem_4bit_btn_cach_2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DEM_4BIT_BTN_CACH_2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DEM_4BIT_BTN> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEBOUNCE_BTN> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LAM_HEP_XUNG> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEM_4BIT> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DEM_4BIT_BTN_CACH_2> in library <work> (Architecture <behavioral>).
Entity <DEM_4BIT_BTN_CACH_2> analyzed. Unit <DEM_4BIT_BTN_CACH_2> generated.

Analyzing Entity <DEM_4BIT_BTN> in library <work> (Architecture <Behavioral>).
Entity <DEM_4BIT_BTN> analyzed. Unit <DEM_4BIT_BTN> generated.

Analyzing Entity <DEBOUNCE_BTN> in library <work> (Architecture <Behavioral>).
Entity <DEBOUNCE_BTN> analyzed. Unit <DEBOUNCE_BTN> generated.

Analyzing Entity <LAM_HEP_XUNG> in library <work> (Architecture <Behavioral>).
Entity <LAM_HEP_XUNG> analyzed. Unit <LAM_HEP_XUNG> generated.

Analyzing Entity <DEM_4BIT> in library <work> (Architecture <Behavioral>).
Entity <DEM_4BIT> analyzed. Unit <DEM_4BIT> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DEBOUNCE_BTN>.
    Related source file is "C:/Users/Admin/Documents/TT-HDL-N7-S2/BAI_433_DEM_4BIT_BTN_CACH_2/DEBOUNCE_BTN.vhd".
    Found finite state machine <FSM_0> for signal <DB_REG>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | CKHT                      (falling_edge)       |
    | Power Up State     | zero                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit register for signal <DELAY_REG>.
    Found 20-bit subtractor for signal <DELAY_REG$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <DEBOUNCE_BTN> synthesized.


Synthesizing Unit <LAM_HEP_XUNG>.
    Related source file is "C:/Users/Admin/Documents/TT-HDL-N7-S2/BAI_433_DEM_4BIT_BTN_CACH_2/LAM_HEP_XUNG.vhd".
    Found 1-bit register for signal <QFF>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <LAM_HEP_XUNG> synthesized.


Synthesizing Unit <DEM_4BIT>.
    Related source file is "C:/Users/Admin/Documents/TT-HDL-N7-S2/BAI_433_DEM_4BIT_BTN_CACH_2/DEM_4BIT.vhd".
    Found 4-bit up counter for signal <Q_REG>.
    Summary:
	inferred   1 Counter(s).
Unit <DEM_4BIT> synthesized.


Synthesizing Unit <DEM_4BIT_BTN>.
    Related source file is "C:/Users/Admin/Documents/TT-HDL-N7-S2/BAI_433_DEM_4BIT_BTN_CACH_2/DEM_4BIT_BTN.vhd".
Unit <DEM_4BIT_BTN> synthesized.


Synthesizing Unit <DEM_4BIT_BTN_CACH_2>.
    Related source file is "C:/Users/Admin/Documents/TT-HDL-N7-S2/BAI_433_DEM_4BIT_BTN_CACH_2/DEM_4BIT_BTN_CACH_2.vhd".
Unit <DEM_4BIT_BTN_CACH_2> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 20-bit subtractor                                     : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 2
 1-bit register                                        : 1
 20-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <IC/IC1/DB_REG/FSM> on signal <DB_REG[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 zero  | 00
 wait0 | 11
 one   | 10
 wait1 | 01
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 20-bit subtractor                                     : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DEM_4BIT_BTN_CACH_2> ...

Optimizing unit <DEBOUNCE_BTN> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DEM_4BIT_BTN_CACH_2, actual ratio is 0.
FlipFlop IC/IC1/DB_REG_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DEM_4BIT_BTN_CACH_2.ngr
Top Level Output File Name         : DEM_4BIT_BTN_CACH_2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 79
#      GND                         : 1
#      INV                         : 21
#      LUT1                        : 1
#      LUT2                        : 2
#      LUT3                        : 2
#      LUT4                        : 7
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 28
#      FD_1                        : 2
#      FDCE                        : 4
#      FDSE_1                      : 22
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 2
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s500epqg208-4 

 Number of Slices:                       19  out of   4656     0%  
 Number of Slice Flip Flops:             28  out of   9312     0%  
 Number of 4 input LUTs:                 33  out of   9312     0%  
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    158     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CKHT                               | BUFGP                  | 28    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
BTN<0>                             | IBUF                   | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.555ns (Maximum Frequency: 219.539MHz)
   Minimum input arrival time before clock: 4.619ns
   Maximum output required time after clock: 4.496ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CKHT'
  Clock period: 4.555ns (frequency: 219.539MHz)
  Total number of paths / destination ports: 355 / 74
-------------------------------------------------------------------------
Delay:               4.555ns (Levels of Logic = 21)
  Source:            IC/IC1/DELAY_REG_0 (FF)
  Destination:       IC/IC1/DELAY_REG_19 (FF)
  Source Clock:      CKHT falling
  Destination Clock: CKHT falling

  Data Path: IC/IC1/DELAY_REG_0 to IC/IC1/DELAY_REG_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE_1:C->Q           2   0.591   0.622  IC/IC1/DELAY_REG_0 (IC/IC1/DELAY_REG_0)
     LUT1:I0->O            1   0.704   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<0>_rt (IC/IC1/Msub_DELAY_REG_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<0> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<1> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<2> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<3> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<4> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<5> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<6> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<7> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<8> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<9> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<10> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<11> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<12> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<13> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<14> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<15> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<16> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<17> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<17>)
     MUXCY:CI->O           0   0.059   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_cy<18> (IC/IC1/Msub_DELAY_REG_addsub0000_cy<18>)
     XORCY:CI->O           1   0.804   0.000  IC/IC1/Msub_DELAY_REG_addsub0000_xor<19> (IC/IC1/DELAY_REG_addsub0000<19>)
     FDSE_1:D                  0.308          IC/IC1/DELAY_REG_19
    ----------------------------------------
    Total                      4.555ns (3.933ns logic, 0.622ns route)
                                       (86.3% logic, 13.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CKHT'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              4.619ns (Levels of Logic = 2)
  Source:            BTN<1> (PAD)
  Destination:       IC/IC1/DB_REG_FSM_FFd2 (FF)
  Destination Clock: CKHT falling

  Data Path: BTN<1> to IC/IC1/DB_REG_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  BTN_1_IBUF (BTN_1_IBUF)
     LUT3:I0->O           22   0.704   1.164  IC/IC1/DELAY_REG_mux0000<0>21 (IC/IC1/N11)
     FDSE_1:S                  0.911          IC/IC1/DB_REG_FSM_FFd2
    ----------------------------------------
    Total                      4.619ns (2.833ns logic, 1.786ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CKHT'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            IC/IC3/Q_REG_0 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      CKHT falling

  Data Path: IC/IC3/Q_REG_0 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.633  IC/IC3/Q_REG_0 (IC/IC3/Q_REG_0)
     OBUF:I->O                 3.272          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.20 secs
 
--> 

Total memory usage is 4521444 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

