#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 10 21:51:48 2021
# Process ID: 14680
# Current directory: H:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.runs/system_sin_lut_0_0_synth_1
# Command line: vivado.exe -log system_sin_lut_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_sin_lut_0_0.tcl
# Log file: H:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.runs/system_sin_lut_0_0_synth_1/system_sin_lut_0_0.vds
# Journal file: H:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.runs/system_sin_lut_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_sin_lut_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/GitRepositories/hw-sw-codesign-projects/led_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/GitRepositories/hw-sw-codesign-projects/sin_lut'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 275.809 ; gain = 27.566
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.cache/ip 
Command: synth_design -top system_sin_lut_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 393.512 ; gain = 98.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_sin_lut_0_0' [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ip/system_sin_lut_0_0/synth/system_sin_lut_0_0.vhd:82]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_v1_0' declared at 'h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ipshared/dd69/hdl/sin_lut_v1_0.vhd:5' bound to instance 'U0' of component 'sin_lut_v1_0' [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ip/system_sin_lut_0_0/synth/system_sin_lut_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'sin_lut_v1_0' [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ipshared/dd69/hdl/sin_lut_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'sin_lut_v1_0_S_AXI' declared at 'h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ipshared/dd69/hdl/sin_lut_v1_0_S_AXI.vhd:5' bound to instance 'sin_lut_v1_0_S_AXI_inst' of component 'sin_lut_v1_0_S_AXI' [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ipshared/dd69/hdl/sin_lut_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'sin_lut_v1_0_S_AXI' [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ipshared/dd69/hdl/sin_lut_v1_0_S_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ipshared/dd69/hdl/sin_lut_v1_0_S_AXI.vhd:238]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ipshared/dd69/hdl/sin_lut_v1_0_S_AXI.vhd:239]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ipshared/dd69/hdl/sin_lut_v1_0_S_AXI.vhd:240]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ipshared/dd69/hdl/sin_lut_v1_0_S_AXI.vhd:241]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ipshared/dd69/hdl/sin_lut_v1_0_S_AXI.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'sin_lut_v1_0_S_AXI' (1#1) [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ipshared/dd69/hdl/sin_lut_v1_0_S_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'sin_lut_v1_0' (2#1) [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ipshared/dd69/hdl/sin_lut_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'system_sin_lut_0_0' (3#1) [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ip/system_sin_lut_0_0/synth/system_sin_lut_0_0.vhd:82]
WARNING: [Synth 8-3331] design sin_lut_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sin_lut_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sin_lut_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sin_lut_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sin_lut_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sin_lut_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 449.871 ; gain = 154.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 449.871 ; gain = 154.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 449.871 ; gain = 154.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 784.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 784.246 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.728 . Memory (MB): peak = 786.500 ; gain = 2.254
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 786.500 ; gain = 491.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 786.500 ; gain = 491.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 786.500 ; gain = 491.617
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ipshared/dd69/hdl/sin_lut_v1_0_S_AXI.vhd:455]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ipshared/dd69/hdl/sin_lut_v1_0_S_AXI.vhd:448]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ipshared/dd69/hdl/sin_lut_v1_0_S_AXI.vhd:441]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [h:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.srcs/sources_1/bd/system/ipshared/dd69/hdl/sin_lut_v1_0_S_AXI.vhd:434]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 786.500 ; gain = 491.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sin_lut_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_sin_lut_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design system_sin_lut_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design system_sin_lut_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design system_sin_lut_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design system_sin_lut_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design system_sin_lut_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/sin_lut_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/sin_lut_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sin_lut_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/sin_lut_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/sin_lut_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sin_lut_v1_0_S_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:53 . Memory (MB): peak = 786.500 ; gain = 491.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+---------------------------------------------+---------------+----------------+
|Module Name        | RTL Object                                  | Depth x Width | Implemented As | 
+-------------------+---------------------------------------------+---------------+----------------+
|sin_lut_v1_0_S_AXI | sin_lut[0]                                  | 256x32        | LUT            | 
|sin_lut_v1_0_S_AXI | sin_lut[0]                                  | 256x32        | LUT            | 
|sin_lut_v1_0_S_AXI | sin_lut[0]                                  | 256x32        | LUT            | 
|sin_lut_v1_0_S_AXI | sin_lut[0]                                  | 256x32        | LUT            | 
|system_sin_lut_0_0 | U0/sin_lut_v1_0_S_AXI_inst/slv_reg0_reg_rep | 256x32        | Block RAM      | 
|system_sin_lut_0_0 | U0/sin_lut_v1_0_S_AXI_inst/sin_lut[0]       | 256x32        | LUT            | 
|system_sin_lut_0_0 | U0/sin_lut_v1_0_S_AXI_inst/sin_lut[0]       | 256x32        | LUT            | 
|system_sin_lut_0_0 | U0/sin_lut_v1_0_S_AXI_inst/sin_lut[0]       | 256x32        | LUT            | 
|system_sin_lut_0_0 | U0/sin_lut_v1_0_S_AXI_inst/sin_lut[0]       | 256x32        | LUT            | 
+-------------------+---------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance sin_lut_v1_0_S_AXI_insti_0/U0/sin_lut_v1_0_S_AXI_inst/slv_reg0_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sin_lut_v1_0_S_AXI_insti_0/U0/sin_lut_v1_0_S_AXI_inst/slv_reg0_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:05 . Memory (MB): peak = 805.660 ; gain = 510.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:05 . Memory (MB): peak = 806.656 ; gain = 511.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/sin_lut_v1_0_S_AXI_inst/slv_reg0_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/sin_lut_v1_0_S_AXI_inst/slv_reg0_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 837.926 ; gain = 543.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:07 . Memory (MB): peak = 837.926 ; gain = 543.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:07 . Memory (MB): peak = 837.926 ; gain = 543.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:07 . Memory (MB): peak = 837.926 ; gain = 543.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:07 . Memory (MB): peak = 837.926 ; gain = 543.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 837.926 ; gain = 543.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 837.926 ; gain = 543.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT1     |     1|
|3     |LUT2     |    13|
|4     |LUT3     |    34|
|5     |LUT4     |    20|
|6     |LUT5     |    68|
|7     |LUT6     |   537|
|8     |MUXF7    |   153|
|9     |MUXF8    |    48|
|10    |RAMB18E1 |     1|
|11    |FDRE     |    59|
|12    |FDSE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |   942|
|2     |  U0                        |sin_lut_v1_0       |   942|
|3     |    sin_lut_v1_0_S_AXI_inst |sin_lut_v1_0_S_AXI |   942|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 837.926 ; gain = 543.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 837.926 ; gain = 206.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 837.926 ; gain = 543.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 837.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 837.926 ; gain = 551.391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 837.926 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'H:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.runs/system_sin_lut_0_0_synth_1/system_sin_lut_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_sin_lut_0_0, cache-ID = 3b00b890e0f7a6fb
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 837.926 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'H:/GitRepositories/hw-sw-codesign-projects/sin_hw_sw_comp/sin_hw_sw_comp.runs/system_sin_lut_0_0_synth_1/system_sin_lut_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_sin_lut_0_0_utilization_synth.rpt -pb system_sin_lut_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 10 21:53:20 2021...
