# Loading project cont4bits_simu
# reading /home/jorge/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project counter4bits_simu
# Compile of counter4bits.vhd was successful.
# Compile of counter4bits_VHD.vhd failed with 4 errors.
# 2 compiles, 1 failed with 4 errors.
# Compile of counter4bits.vhd was successful.
# Compile of counter4bits_VHD.vhd failed with 4 errors.
# 2 compiles, 1 failed with 4 errors.
# Compile of counter4bits.vhd was successful.
# Compile of counter4bits_VHD.vhd failed with 4 errors.
# 2 compiles, 1 failed with 4 errors.
# Compile of counter4bits.vhd was successful.
# Compile of counter4bits_VHD.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.counter4bits_vhd
# vsim work.counter4bits_vhd 
# Start time: 12:36:20 on Sep 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counter4bits_vhd(counter4bits_vhd_arch)
# Loading work.counter4bits(counter4bits_arch)
view wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave sim:/counter4bits_vhd/*
run 3us
# Compile of counter4bits.vhd was successful.
# Compile of counter4bits_VHD.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.counter4bits_vhd
# End time: 12:44:26 on Sep 26,2020, Elapsed time: 0:08:06
# Errors: 0, Warnings: 10
# vsim work.counter4bits_vhd 
# Start time: 12:44:26 on Sep 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counter4bits_vhd(counter4bits_vhd_arch)
# Loading work.counter4bits(counter4bits_arch)
view wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave sim:/counter4bits_vhd/*
run 3us
quit -sim
# End time: 12:46:37 on Sep 26,2020, Elapsed time: 0:02:11
# Errors: 0, Warnings: 1
# reading /home/jorge/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project counter4bits_simu
# reading /home/jorge/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project counter4bits_simu
# reading /home/jorge/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project counter4bits_simu
# Compile of counter4bits.vhd failed with 3 errors.
# Compile of ffd.vhd was successful.
# Compile of serial_register.vhd was successful.
# Compile of counter_VHD.vhd was successful.
# 4 compiles, 1 failed with 3 errors.
# Compile of counter4bits.vhd was successful.
# Compile of ffd.vhd was successful.
# Compile of serial_register.vhd was successful.
# Compile of counter_VHD.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim work.counter_vhd
# vsim work.counter_vhd 
# Start time: 12:59:03 on Sep 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counter_vhd(counter_vhd_arch)
# Loading work.counter4bits(counter4bits_arch)
# Loading work.serial_register(serial_register_arch)
# Loading work.ffd(ffd_arch)
view wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave sim:/counter_vhd/*
run 3us
# Compile of counter4bits.vhd was successful.
# Compile of ffd.vhd was successful.
# Compile of serial_register.vhd was successful.
# Compile of counter_VHD.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.counter_vhd(counter_vhd_arch)
# Loading work.counter4bits(counter4bits_arch)
# Loading work.serial_register(serial_register_arch)
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (8) for port "/counter_vhd/counter4bits_inst/register_inst/d_reg_in".
#    Time: 0 ps  Iteration: 0  Instance: /counter_vhd/counter4bits_inst/register_inst File: /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/test_vhdl/serial_register/serial_register.vhd Line: 10
# FATAL ERROR while loading design
add wave sim:/counter_vhd/*
# Unrecognized dataset prefix: sim
# Compile of counter4bits.vhd was successful.
# Compile of ffd.vhd was successful.
# Compile of serial_register.vhd was successful.
# Compile of counter_VHD.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim work.counter_vhd
# vsim work.counter_vhd 
# Start time: 12:59:03 on Sep 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counter_vhd(counter_vhd_arch)
# Loading work.counter4bits(counter4bits_arch)
# Loading work.serial_register(serial_register_arch)
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (8) for port "/counter_vhd/counter4bits_inst/register_inst/d_reg_in".
#    Time: 0 ps  Iteration: 0  Instance: /counter_vhd/counter4bits_inst/register_inst File: /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/test_vhdl/serial_register/serial_register.vhd Line: 10
# FATAL ERROR while loading design
# Error loading design
# End time: 13:05:48 on Sep 26,2020, Elapsed time: 0:06:45
# Errors: 2, Warnings: 2
# Compile of counter4bits.vhd was successful.
# Compile of ffd.vhd was successful.
# Compile of serial_register.vhd was successful.
# Compile of counter_VHD.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim work.counter_vhd
# vsim work.counter_vhd 
# Start time: 13:09:34 on Sep 26,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counter_vhd(counter_vhd_arch)
# Loading work.counter4bits(counter4bits_arch)
# Loading work.serial_register(serial_register_arch)
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (8) for port "/counter_vhd/counter4bits_inst/register_inst/d_reg_in".
#    Time: 0 ps  Iteration: 0  Instance: /counter_vhd/counter4bits_inst/register_inst File: /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/test_vhdl/serial_register/serial_register.vhd Line: 10
# FATAL ERROR while loading design
# Error loading design
# End time: 13:09:34 on Sep 26,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
