m255
K3
13
cModel Technology
Z0 dC:\Users\thinkpad\Documents\GitHub\DSP_Verilog
vClkGen
Z1 !s100 fW>zahAj1IZgTZ<mBHYn23
Z2 IOeW@o?1]CJe0=8IjJeIiW3
Z3 VFRSAW64`IA1K4ja`2XabY2
Z4 dC:\Users\thinkpad\Documents\GitHub\DSP_Verilog\verilog
Z5 w1445533898
Z6 8C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/ClkGen.v
Z7 FC:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/ClkGen.v
L0 4
Z8 OV;L;6.6c;45
r1
31
Z9 !s102 -nocovercells
Z10 o-work work -nocovercells -O0
Z11 n@clk@gen
!s85 0
!s101 -O0
vCommModem
Z12 IBPjiI=8aFZ830`OM2aa1F1
Z13 VFbmR<zj93VX9z9<HF3U^k2
R4
Z14 w1447797890
Z15 8C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v
Z16 FC:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v
L0 24
R8
r1
31
R9
R10
Z17 n@comm@modem
Z18 !s100 mBmIWQ;oYW?BdX2=nn6O>2
!s85 0
!s101 -O0
vhamm_decoder
Z19 IJCU8bXO`P8b]`emCN3W5>2
Z20 Vkhk;U09Yh]kllkF0<_O8N0
R4
Z21 w1447797830
Z22 8C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/hamming_Decoder.v
Z23 FC:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/hamming_Decoder.v
L0 6
R8
r1
31
R9
R10
Z24 !s100 `274e;H?6i>ZoKoFU6R`c1
!s85 0
!s101 -O0
vhamm_encoder
Z25 I;UF88?_N@9gUenC1H;0Z`0
Z26 VQiCCG8icQ]BIehXf60Ah71
R4
Z27 w1447797807
Z28 8C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/hamming_Encoder.v
Z29 FC:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/hamming_Encoder.v
L0 6
R8
r1
31
R9
R10
Z30 !s100 ^2c46=ARhD:Td;o43UT=Y1
!s85 0
!s101 -O0
vLED_FLOW
Z31 I89<`>D3zcICJc]?ZdFAT83
Z32 VncEkh?6njMdHL`NO6bLnI3
R4
Z33 w1447786707
Z34 8C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/testbench.v
Z35 FC:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/testbench.v
L0 3
R8
r1
31
R9
R10
Z36 n@l@e@d_@f@l@o@w
Z37 !s100 XXH=TW]Z@L8NV=0ofjXoS1
!s85 0
!s101 -O0
vtest_ask
Z38 !s100 fado5UWe5^oW;VS;SEHjA0
Z39 IcQ6;V4J@FQLZ:Rh4aH;K63
Z40 V7SACDW:IQe<fI2Le>8CzR3
R4
Z41 w1447786814
R34
R35
L0 3
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vtest_encode_decode
!s100 1SKVJN1WY6ic?9jdkh;S:1
I48?1KAiVM]^W5z@43VQZA1
Z42 VZn4mUId61el1D5MY5[MYK1
R4
w1447798519
Z43 8C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/encode_decode.v
Z44 FC:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/encode_decode.v
L0 3
R8
r1
!s85 0
31
!s101 -O0
R9
R10
