Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
| Date         : Tue Feb 19 16:29:11 2019
| Host         : elsa running 64-bit Antergos Linux
| Command      : report_timing_summary -max_paths 10 -file GrayCounter_System_timing_summary_routed.rpt -pb GrayCounter_System_timing_summary_routed.pb -rpx GrayCounter_System_timing_summary_routed.rpx -warn_on_violation
| Design       : GrayCounter_System
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.936        0.000                      0                   53        0.223        0.000                      0                   53        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.936        0.000                      0                   53        0.223        0.000                      0                   53        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 debounce_inst/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.828ns (20.536%)  route 3.204ns (79.464%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.879     5.641    debounce_inst/CLK
    SLICE_X111Y45        FDCE                                         r  debounce_inst/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 f  debounce_inst/count_reg[19]/Q
                         net (fo=2, routed)           0.695     6.793    debounce_inst/count[19]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.124     6.917 r  debounce_inst/count[31]_i_7/O
                         net (fo=1, routed)           0.714     7.631    debounce_inst/count[31]_i_7_n_0
    SLICE_X111Y48        LUT6 (Prop_lut6_I1_O)        0.124     7.755 r  debounce_inst/count[31]_i_3/O
                         net (fo=33, routed)          1.794     9.549    debounce_inst/count[31]_i_3_n_0
    SLICE_X111Y41        LUT6 (Prop_lut6_I1_O)        0.124     9.673 r  debounce_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.673    debounce_inst/count[1]_i_1_n_0
    SLICE_X111Y41        FDCE                                         r  debounce_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.698    15.181    debounce_inst/CLK
    SLICE_X111Y41        FDCE                                         r  debounce_inst/count_reg[1]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X111Y41        FDCE (Setup_fdce_C_D)        0.029    15.609    debounce_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 debounce_inst/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.828ns (20.541%)  route 3.203ns (79.459%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.879     5.641    debounce_inst/CLK
    SLICE_X111Y45        FDCE                                         r  debounce_inst/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 f  debounce_inst/count_reg[19]/Q
                         net (fo=2, routed)           0.695     6.793    debounce_inst/count[19]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.124     6.917 r  debounce_inst/count[31]_i_7/O
                         net (fo=1, routed)           0.714     7.631    debounce_inst/count[31]_i_7_n_0
    SLICE_X111Y48        LUT6 (Prop_lut6_I1_O)        0.124     7.755 r  debounce_inst/count[31]_i_3/O
                         net (fo=33, routed)          1.793     9.548    debounce_inst/count[31]_i_3_n_0
    SLICE_X111Y41        LUT6 (Prop_lut6_I1_O)        0.124     9.672 r  debounce_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.672    debounce_inst/count[2]_i_1_n_0
    SLICE_X111Y41        FDCE                                         r  debounce_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.698    15.181    debounce_inst/CLK
    SLICE_X111Y41        FDCE                                         r  debounce_inst/count_reg[2]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X111Y41        FDCE (Setup_fdce_C_D)        0.031    15.611    debounce_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.611    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 debounce_inst/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.828ns (20.941%)  route 3.126ns (79.059%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.879     5.641    debounce_inst/CLK
    SLICE_X111Y45        FDCE                                         r  debounce_inst/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 f  debounce_inst/count_reg[19]/Q
                         net (fo=2, routed)           0.695     6.793    debounce_inst/count[19]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.124     6.917 r  debounce_inst/count[31]_i_7/O
                         net (fo=1, routed)           0.714     7.631    debounce_inst/count[31]_i_7_n_0
    SLICE_X111Y48        LUT6 (Prop_lut6_I1_O)        0.124     7.755 r  debounce_inst/count[31]_i_3/O
                         net (fo=33, routed)          1.716     9.471    debounce_inst/count[31]_i_3_n_0
    SLICE_X111Y43        LUT6 (Prop_lut6_I1_O)        0.124     9.595 r  debounce_inst/count[12]_i_1/O
                         net (fo=1, routed)           0.000     9.595    debounce_inst/count[12]_i_1_n_0
    SLICE_X111Y43        FDCE                                         r  debounce_inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.699    15.182    debounce_inst/CLK
    SLICE_X111Y43        FDCE                                         r  debounce_inst/count_reg[12]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X111Y43        FDCE (Setup_fdce_C_D)        0.031    15.612    debounce_inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 debounce_inst/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.828ns (21.408%)  route 3.040ns (78.592%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.879     5.641    debounce_inst/CLK
    SLICE_X111Y45        FDCE                                         r  debounce_inst/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 f  debounce_inst/count_reg[19]/Q
                         net (fo=2, routed)           0.695     6.793    debounce_inst/count[19]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.124     6.917 r  debounce_inst/count[31]_i_7/O
                         net (fo=1, routed)           0.714     7.631    debounce_inst/count[31]_i_7_n_0
    SLICE_X111Y48        LUT6 (Prop_lut6_I1_O)        0.124     7.755 r  debounce_inst/count[31]_i_3/O
                         net (fo=33, routed)          1.630     9.385    debounce_inst/count[31]_i_3_n_0
    SLICE_X111Y43        LUT6 (Prop_lut6_I1_O)        0.124     9.509 r  debounce_inst/count[10]_i_1/O
                         net (fo=1, routed)           0.000     9.509    debounce_inst/count[10]_i_1_n_0
    SLICE_X111Y43        FDCE                                         r  debounce_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.699    15.182    debounce_inst/CLK
    SLICE_X111Y43        FDCE                                         r  debounce_inst/count_reg[10]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X111Y43        FDCE (Setup_fdce_C_D)        0.029    15.610    debounce_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 debounce_inst/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 0.828ns (21.543%)  route 3.015ns (78.457%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.879     5.641    debounce_inst/CLK
    SLICE_X111Y45        FDCE                                         r  debounce_inst/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 f  debounce_inst/count_reg[19]/Q
                         net (fo=2, routed)           0.695     6.793    debounce_inst/count[19]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.124     6.917 r  debounce_inst/count[31]_i_7/O
                         net (fo=1, routed)           0.714     7.631    debounce_inst/count[31]_i_7_n_0
    SLICE_X111Y48        LUT6 (Prop_lut6_I1_O)        0.124     7.755 r  debounce_inst/count[31]_i_3/O
                         net (fo=33, routed)          1.606     9.361    debounce_inst/count[31]_i_3_n_0
    SLICE_X111Y42        LUT6 (Prop_lut6_I1_O)        0.124     9.485 r  debounce_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.485    debounce_inst/count[5]_i_1_n_0
    SLICE_X111Y42        FDCE                                         r  debounce_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.698    15.181    debounce_inst/CLK
    SLICE_X111Y42        FDCE                                         r  debounce_inst/count_reg[5]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X111Y42        FDCE (Setup_fdce_C_D)        0.029    15.609    debounce_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 debounce_inst/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 2.221ns (58.196%)  route 1.595ns (41.804%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.878     5.640    debounce_inst/CLK
    SLICE_X111Y42        FDCE                                         r  debounce_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDCE (Prop_fdce_C_Q)         0.456     6.096 r  debounce_inst/count_reg[6]/Q
                         net (fo=2, routed)           0.738     6.834    debounce_inst/count[6]
    SLICE_X110Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.508 r  debounce_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    debounce_inst/count0_carry__0_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  debounce_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    debounce_inst/count0_carry__1_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  debounce_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.736    debounce_inst/count0_carry__2_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  debounce_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.850    debounce_inst/count0_carry__3_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  debounce_inst/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.964    debounce_inst/count0_carry__4_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  debounce_inst/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.078    debounce_inst/count0_carry__5_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.300 r  debounce_inst/count0_carry__6/O[0]
                         net (fo=1, routed)           0.858     9.158    debounce_inst/data0[29]
    SLICE_X111Y48        LUT6 (Prop_lut6_I5_O)        0.299     9.457 r  debounce_inst/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.457    debounce_inst/count[29]_i_1_n_0
    SLICE_X111Y48        FDCE                                         r  debounce_inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.700    15.183    debounce_inst/CLK
    SLICE_X111Y48        FDCE                                         r  debounce_inst/count_reg[29]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X111Y48        FDCE (Setup_fdce_C_D)        0.029    15.611    debounce_inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.611    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 debounce_inst/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 2.337ns (61.320%)  route 1.474ns (38.680%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.878     5.640    debounce_inst/CLK
    SLICE_X111Y42        FDCE                                         r  debounce_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDCE (Prop_fdce_C_Q)         0.456     6.096 r  debounce_inst/count_reg[6]/Q
                         net (fo=2, routed)           0.738     6.834    debounce_inst/count[6]
    SLICE_X110Y42        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.508 r  debounce_inst/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    debounce_inst/count0_carry__0_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  debounce_inst/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    debounce_inst/count0_carry__1_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  debounce_inst/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.736    debounce_inst/count0_carry__2_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  debounce_inst/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.850    debounce_inst/count0_carry__3_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  debounce_inst/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.964    debounce_inst/count0_carry__4_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.078 r  debounce_inst/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.078    debounce_inst/count0_carry__5_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.412 r  debounce_inst/count0_carry__6/O[1]
                         net (fo=1, routed)           0.736     9.149    debounce_inst/data0[30]
    SLICE_X112Y48        LUT6 (Prop_lut6_I5_O)        0.303     9.452 r  debounce_inst/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.452    debounce_inst/count[30]_i_1_n_0
    SLICE_X112Y48        FDCE                                         r  debounce_inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.700    15.183    debounce_inst/CLK
    SLICE_X112Y48        FDCE                                         r  debounce_inst/count_reg[30]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y48        FDCE (Setup_fdce_C_D)        0.077    15.659    debounce_inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.659    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 debounce_inst/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.828ns (22.435%)  route 2.863ns (77.565%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.879     5.641    debounce_inst/CLK
    SLICE_X111Y45        FDCE                                         r  debounce_inst/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 f  debounce_inst/count_reg[19]/Q
                         net (fo=2, routed)           0.695     6.793    debounce_inst/count[19]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.124     6.917 r  debounce_inst/count[31]_i_7/O
                         net (fo=1, routed)           0.714     7.631    debounce_inst/count[31]_i_7_n_0
    SLICE_X111Y48        LUT6 (Prop_lut6_I1_O)        0.124     7.755 r  debounce_inst/count[31]_i_3/O
                         net (fo=33, routed)          1.453     9.208    debounce_inst/count[31]_i_3_n_0
    SLICE_X111Y41        LUT6 (Prop_lut6_I1_O)        0.124     9.332 r  debounce_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.332    debounce_inst/count[4]_i_1_n_0
    SLICE_X111Y41        FDCE                                         r  debounce_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.698    15.181    debounce_inst/CLK
    SLICE_X111Y41        FDCE                                         r  debounce_inst/count_reg[4]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X111Y41        FDCE (Setup_fdce_C_D)        0.032    15.612    debounce_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.612    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 debounce_inst/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.828ns (22.202%)  route 2.901ns (77.798%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.879     5.641    debounce_inst/CLK
    SLICE_X111Y45        FDCE                                         r  debounce_inst/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 f  debounce_inst/count_reg[19]/Q
                         net (fo=2, routed)           0.695     6.793    debounce_inst/count[19]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.124     6.917 r  debounce_inst/count[31]_i_7/O
                         net (fo=1, routed)           0.714     7.631    debounce_inst/count[31]_i_7_n_0
    SLICE_X111Y48        LUT6 (Prop_lut6_I1_O)        0.124     7.755 r  debounce_inst/count[31]_i_3/O
                         net (fo=33, routed)          1.492     9.247    debounce_inst/count[31]_i_3_n_0
    SLICE_X112Y42        LUT6 (Prop_lut6_I1_O)        0.124     9.371 r  debounce_inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.371    debounce_inst/count[7]_i_1_n_0
    SLICE_X112Y42        FDCE                                         r  debounce_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.698    15.181    debounce_inst/CLK
    SLICE_X112Y42        FDCE                                         r  debounce_inst/count_reg[7]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X112Y42        FDCE (Setup_fdce_C_D)        0.077    15.657    debounce_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.657    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 debounce_inst/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.828ns (22.214%)  route 2.899ns (77.786%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.879     5.641    debounce_inst/CLK
    SLICE_X111Y45        FDCE                                         r  debounce_inst/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.456     6.097 f  debounce_inst/count_reg[19]/Q
                         net (fo=2, routed)           0.695     6.793    debounce_inst/count[19]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.124     6.917 r  debounce_inst/count[31]_i_7/O
                         net (fo=1, routed)           0.714     7.631    debounce_inst/count[31]_i_7_n_0
    SLICE_X111Y48        LUT6 (Prop_lut6_I1_O)        0.124     7.755 r  debounce_inst/count[31]_i_3/O
                         net (fo=33, routed)          1.490     9.245    debounce_inst/count[31]_i_3_n_0
    SLICE_X112Y42        LUT6 (Prop_lut6_I1_O)        0.124     9.369 r  debounce_inst/count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.369    debounce_inst/count[8]_i_1_n_0
    SLICE_X112Y42        FDCE                                         r  debounce_inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.698    15.181    debounce_inst/CLK
    SLICE_X112Y42        FDCE                                         r  debounce_inst/count_reg[8]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X112Y42        FDCE (Setup_fdce_C_D)        0.081    15.661    debounce_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.661    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  6.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 debounce_inst/clean_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.639     1.586    debounce_inst/CLK
    SLICE_X108Y44        FDCE                                         r  debounce_inst/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDCE (Prop_fdce_C_Q)         0.164     1.750 r  debounce_inst/clean_reg/Q
                         net (fo=5, routed)           0.118     1.867    debounce_inst/clean
    SLICE_X109Y44        LUT6 (Prop_lut6_I1_O)        0.045     1.912 r  debounce_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.912    debounce_inst/count[0]_i_1_n_0
    SLICE_X109Y44        FDCE                                         r  debounce_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.910     2.104    debounce_inst/CLK
    SLICE_X109Y44        FDCE                                         r  debounce_inst/count_reg[0]/C
                         clock pessimism             -0.505     1.599    
    SLICE_X109Y44        FDCE (Hold_fdce_C_D)         0.091     1.690    debounce_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.623%)  route 0.184ns (49.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.640     1.587    graycounter_inst/CLK
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  graycounter_inst/state_reg[4]/Q
                         net (fo=6, routed)           0.184     1.912    graycounter_inst/Q[3]
    SLICE_X112Y46        LUT5 (Prop_lut5_I3_O)        0.048     1.960 r  graycounter_inst/state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.960    graycounter_inst/p_16_out[7]
    SLICE_X112Y46        FDCE                                         r  graycounter_inst/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    graycounter_inst/CLK
    SLICE_X112Y46        FDCE                                         r  graycounter_inst/state_reg[7]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y46        FDCE (Hold_fdce_C_D)         0.131     1.734    graycounter_inst/state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.223%)  route 0.184ns (49.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.640     1.587    graycounter_inst/CLK
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  graycounter_inst/state_reg[4]/Q
                         net (fo=6, routed)           0.184     1.912    graycounter_inst/Q[3]
    SLICE_X112Y46        LUT4 (Prop_lut4_I2_O)        0.045     1.957 r  graycounter_inst/state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.957    graycounter_inst/p_16_out[6]
    SLICE_X112Y46        FDCE                                         r  graycounter_inst/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    graycounter_inst/CLK
    SLICE_X112Y46        FDCE                                         r  graycounter_inst/state_reg[6]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y46        FDCE (Hold_fdce_C_D)         0.120     1.723    graycounter_inst/state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.687%)  route 0.188ns (50.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.640     1.587    graycounter_inst/CLK
    SLICE_X113Y45        FDCE                                         r  graycounter_inst/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  graycounter_inst/state_reg[4]/Q
                         net (fo=6, routed)           0.188     1.916    graycounter_inst/Q[3]
    SLICE_X112Y46        LUT5 (Prop_lut5_I3_O)        0.045     1.961 r  graycounter_inst/state[8]_i_2/O
                         net (fo=1, routed)           0.000     1.961    graycounter_inst/p_16_out[8]
    SLICE_X112Y46        FDPE                                         r  graycounter_inst/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    graycounter_inst/CLK
    SLICE_X112Y46        FDPE                                         r  graycounter_inst/state_reg[8]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X112Y46        FDPE (Hold_fdpe_C_D)         0.121     1.724    graycounter_inst/state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.640     1.587    graycounter_inst/CLK
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.164     1.751 r  graycounter_inst/state_reg[5]/Q
                         net (fo=5, routed)           0.161     1.912    graycounter_inst/Q[4]
    SLICE_X112Y45        LUT6 (Prop_lut6_I5_O)        0.045     1.957 r  graycounter_inst/state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.957    graycounter_inst/p_16_out[5]
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    graycounter_inst/CLK
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[5]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X112Y45        FDCE (Hold_fdce_C_D)         0.121     1.708    graycounter_inst/state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.640     1.587    graycounter_inst/CLK
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.164     1.751 r  graycounter_inst/state_reg[0]/Q
                         net (fo=7, routed)           0.175     1.926    graycounter_inst/p_2_in
    SLICE_X112Y45        LUT4 (Prop_lut4_I1_O)        0.043     1.969 r  graycounter_inst/state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.969    graycounter_inst/p_16_out[3]
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    graycounter_inst/CLK
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[3]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X112Y45        FDCE (Hold_fdce_C_D)         0.131     1.718    graycounter_inst/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.640     1.587    graycounter_inst/CLK
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.164     1.751 r  graycounter_inst/state_reg[0]/Q
                         net (fo=7, routed)           0.175     1.926    graycounter_inst/p_2_in
    SLICE_X112Y45        LUT3 (Prop_lut3_I0_O)        0.045     1.971 r  graycounter_inst/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.971    graycounter_inst/p_16_out[2]
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    graycounter_inst/CLK
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[2]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X112Y45        FDCE (Hold_fdce_C_D)         0.121     1.708    graycounter_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debounce_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.174%)  route 0.185ns (49.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.639     1.586    debounce_inst/CLK
    SLICE_X109Y44        FDCE                                         r  debounce_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDCE (Prop_fdce_C_Q)         0.141     1.727 r  debounce_inst/count_reg[0]/Q
                         net (fo=34, routed)          0.185     1.912    debounce_inst/count[0]
    SLICE_X109Y45        LUT6 (Prop_lut6_I4_O)        0.045     1.957 r  debounce_inst/count[17]_i_1/O
                         net (fo=1, routed)           0.000     1.957    debounce_inst/count[17]_i_1_n_0
    SLICE_X109Y45        FDCE                                         r  debounce_inst/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.910     2.104    debounce_inst/CLK
    SLICE_X109Y45        FDCE                                         r  debounce_inst/count_reg[17]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X109Y45        FDCE (Hold_fdce_C_D)         0.091     1.693    debounce_inst/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 debounce_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.446%)  route 0.274ns (59.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.639     1.586    debounce_inst/CLK
    SLICE_X109Y44        FDCE                                         r  debounce_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDCE (Prop_fdce_C_Q)         0.141     1.727 r  debounce_inst/count_reg[0]/Q
                         net (fo=34, routed)          0.274     2.001    debounce_inst/count[0]
    SLICE_X112Y43        LUT6 (Prop_lut6_I4_O)        0.045     2.046 r  debounce_inst/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.046    debounce_inst/count[9]_i_1_n_0
    SLICE_X112Y43        FDCE                                         r  debounce_inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    debounce_inst/CLK
    SLICE_X112Y43        FDCE                                         r  debounce_inst/count_reg[9]/C
                         clock pessimism             -0.480     1.625    
    SLICE_X112Y43        FDCE (Hold_fdce_C_D)         0.120     1.745    debounce_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.177%)  route 0.186ns (42.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.640     1.587    graycounter_inst/CLK
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.148     1.735 r  graycounter_inst/state_reg[1]/Q
                         net (fo=7, routed)           0.186     1.921    graycounter_inst/Q[0]
    SLICE_X112Y45        LUT2 (Prop_lut2_I1_O)        0.101     2.022 r  graycounter_inst/state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.022    graycounter_inst/p_16_out[1]
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.911     2.105    graycounter_inst/CLK
    SLICE_X112Y45        FDCE                                         r  graycounter_inst/state_reg[1]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X112Y45        FDCE (Hold_fdce_C_D)         0.131     1.718    graycounter_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X108Y44  debounce_inst/clean_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X109Y44  debounce_inst/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y43  debounce_inst/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y43  debounce_inst/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y43  debounce_inst/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y44  debounce_inst/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y44  debounce_inst/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y44  debounce_inst/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y44  debounce_inst/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y44  debounce_inst/clean_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y44  debounce_inst/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y43  debounce_inst/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y43  debounce_inst/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y43  debounce_inst/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y44  debounce_inst/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y44  debounce_inst/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y44  debounce_inst/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y44  debounce_inst/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y45  debounce_inst/count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y43  debounce_inst/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y43  debounce_inst/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y43  debounce_inst/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y44  debounce_inst/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y44  debounce_inst/count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y44  debounce_inst/count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y44  debounce_inst/count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y45  debounce_inst/count_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y45  debounce_inst/count_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y45  debounce_inst/count_reg[20]/C



