Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:40:11 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postplace_timing_max.rpt
| Design       : sv_chip0_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.369ns  (required time - arrival time)
  Source:                 inst_fir_v2_9/din_3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v2_9/add_tmp_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.364ns (19.869%)  route 1.468ns (80.131%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 4.211 - 1.500 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.764ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.698ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     2.046     3.091    inst_fir_v2_9/tm3_clk_v0_IBUF_BUFG
    SLICE_X26Y90                                                      r  inst_fir_v2_9/din_3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y90         FDRE (Prop_FDRE_C_Q)         0.103     3.194 f  inst_fir_v2_9/din_3_reg_reg[0]/Q
                         net (fo=4, estimated)        0.328     3.522    inst_fir_v2_9/din_3_reg[0]
    SLICE_X26Y89                                                      f  inst_fir_v2_9/add_tmp_1[4]_i_2__29/I1
    SLICE_X26Y89         LUT6 (Prop_LUT6_I1_O)        0.155     3.677 r  inst_fir_v2_9/add_tmp_1[4]_i_2__29/O
                         net (fo=3, estimated)        0.282     3.959    inst_fir_v2_9/n_0_add_tmp_1[4]_i_2__29
    SLICE_X26Y89                                                      r  inst_fir_v2_9/add_tmp_1[6]_i_2__29/I2
    SLICE_X26Y89         LUT5 (Prop_LUT5_I2_O)        0.035     3.994 r  inst_fir_v2_9/add_tmp_1[6]_i_2__29/O
                         net (fo=3, estimated)        0.356     4.350    inst_fir_v2_9/n_0_add_tmp_1[6]_i_2__29
    SLICE_X26Y91                                                      r  inst_fir_v2_9/add_tmp_1[9]_i_2__29/I0
    SLICE_X26Y91         LUT3 (Prop_LUT3_I0_O)        0.037     4.387 r  inst_fir_v2_9/add_tmp_1[9]_i_2__29/O
                         net (fo=2, estimated)        0.466     4.853    inst_fir_v2_9/n_0_add_tmp_1[9]_i_2__29
    SLICE_X26Y91                                                      r  inst_fir_v2_9/add_tmp_1[9]_i_1__29/I4
    SLICE_X26Y91         LUT5 (Prop_LUT5_I4_O)        0.034     4.887 r  inst_fir_v2_9/add_tmp_1[9]_i_1__29/O
                         net (fo=1, routed)           0.036     4.923    inst_fir_v2_9/add_tmp_10[9]
    SLICE_X26Y91         FDRE                                         r  inst_fir_v2_9/add_tmp_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.247     2.325    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     1.827     4.211    inst_fir_v2_9/tm3_clk_v0_IBUF_BUFG
    SLICE_X26Y91                                                      r  inst_fir_v2_9/add_tmp_1_reg[9]/C
                         clock pessimism              0.331     4.542    
                         clock uncertainty           -0.035     4.507    
    SLICE_X26Y91         FDRE (Setup_FDRE_C_D)        0.047     4.554    inst_fir_v2_9/add_tmp_1_reg[9]
  -------------------------------------------------------------------
                         required time                          4.554    
                         arrival time                          -4.923    
  -------------------------------------------------------------------
                         slack                                 -0.369    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 inst_fir_v1_3/din_3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_3/add_tmp_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.365ns (21.037%)  route 1.370ns (78.963%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 4.259 - 1.500 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.100ns (routing 0.764ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.698ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     2.100     3.145    inst_fir_v1_3/tm3_clk_v0_IBUF_BUFG
    SLICE_X45Y98                                                      r  inst_fir_v1_3/din_3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_FDRE_C_Q)         0.103     3.248 f  inst_fir_v1_3/din_3_reg_reg[0]/Q
                         net (fo=4, estimated)        0.341     3.589    inst_fir_v1_3/din_3_reg[0]
    SLICE_X44Y98                                                      f  inst_fir_v1_3/add_tmp_1[4]_i_2__2/I1
    SLICE_X44Y98         LUT6 (Prop_LUT6_I1_O)        0.153     3.742 r  inst_fir_v1_3/add_tmp_1[4]_i_2__2/O
                         net (fo=3, estimated)        0.323     4.065    inst_fir_v1_3/n_0_add_tmp_1[4]_i_2__2
    SLICE_X43Y98                                                      r  inst_fir_v1_3/add_tmp_1[6]_i_2__2/I2
    SLICE_X43Y98         LUT5 (Prop_LUT5_I2_O)        0.037     4.102 r  inst_fir_v1_3/add_tmp_1[6]_i_2__2/O
                         net (fo=3, estimated)        0.310     4.412    inst_fir_v1_3/n_0_add_tmp_1[6]_i_2__2
    SLICE_X43Y98                                                      r  inst_fir_v1_3/add_tmp_1[9]_i_2__2/I0
    SLICE_X43Y98         LUT3 (Prop_LUT3_I0_O)        0.035     4.447 r  inst_fir_v1_3/add_tmp_1[9]_i_2__2/O
                         net (fo=2, estimated)        0.356     4.803    inst_fir_v1_3/n_0_add_tmp_1[9]_i_2__2
    SLICE_X43Y98                                                      r  inst_fir_v1_3/add_tmp_1[7]_i_1__2/I0
    SLICE_X43Y98         LUT5 (Prop_LUT5_I0_O)        0.037     4.840 r  inst_fir_v1_3/add_tmp_1[7]_i_1__2/O
                         net (fo=1, routed)           0.040     4.880    inst_fir_v1_3/add_tmp_10[7]
    SLICE_X43Y98         FDRE                                         r  inst_fir_v1_3/add_tmp_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.247     2.325    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     1.875     4.259    inst_fir_v1_3/tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y98                                                      r  inst_fir_v1_3/add_tmp_1_reg[7]/C
                         clock pessimism              0.296     4.555    
                         clock uncertainty           -0.035     4.520    
    SLICE_X43Y98         FDRE (Setup_FDRE_C_D)        0.046     4.566    inst_fir_v1_3/add_tmp_1_reg[7]
  -------------------------------------------------------------------
                         required time                          4.566    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 inst_fir_v1_3/din_3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            inst_fir_v1_3/add_tmp_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.362ns (20.961%)  route 1.365ns (79.039%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 4.259 - 1.500 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.100ns (routing 0.764ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.698ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     2.100     3.145    inst_fir_v1_3/tm3_clk_v0_IBUF_BUFG
    SLICE_X45Y98                                                      r  inst_fir_v1_3/din_3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_FDRE_C_Q)         0.103     3.248 f  inst_fir_v1_3/din_3_reg_reg[0]/Q
                         net (fo=4, estimated)        0.341     3.589    inst_fir_v1_3/din_3_reg[0]
    SLICE_X44Y98                                                      f  inst_fir_v1_3/add_tmp_1[4]_i_2__2/I1
    SLICE_X44Y98         LUT6 (Prop_LUT6_I1_O)        0.153     3.742 r  inst_fir_v1_3/add_tmp_1[4]_i_2__2/O
                         net (fo=3, estimated)        0.323     4.065    inst_fir_v1_3/n_0_add_tmp_1[4]_i_2__2
    SLICE_X43Y98                                                      r  inst_fir_v1_3/add_tmp_1[6]_i_2__2/I2
    SLICE_X43Y98         LUT5 (Prop_LUT5_I2_O)        0.037     4.102 r  inst_fir_v1_3/add_tmp_1[6]_i_2__2/O
                         net (fo=3, estimated)        0.310     4.412    inst_fir_v1_3/n_0_add_tmp_1[6]_i_2__2
    SLICE_X43Y98                                                      r  inst_fir_v1_3/add_tmp_1[9]_i_2__2/I0
    SLICE_X43Y98         LUT3 (Prop_LUT3_I0_O)        0.035     4.447 r  inst_fir_v1_3/add_tmp_1[9]_i_2__2/O
                         net (fo=2, estimated)        0.355     4.802    inst_fir_v1_3/n_0_add_tmp_1[9]_i_2__2
    SLICE_X43Y98                                                      r  inst_fir_v1_3/add_tmp_1[9]_i_1__2/I4
    SLICE_X43Y98         LUT5 (Prop_LUT5_I4_O)        0.034     4.836 r  inst_fir_v1_3/add_tmp_1[9]_i_1__2/O
                         net (fo=1, routed)           0.036     4.872    inst_fir_v1_3/add_tmp_10[9]
    SLICE_X43Y98         FDRE                                         r  inst_fir_v1_3/add_tmp_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.247     2.325    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     1.875     4.259    inst_fir_v1_3/tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y98                                                      r  inst_fir_v1_3/add_tmp_1_reg[9]/C
                         clock pessimism              0.296     4.555    
                         clock uncertainty           -0.035     4.520    
    SLICE_X43Y98         FDRE (Setup_FDRE_C_D)        0.047     4.567    inst_fir_v1_3/add_tmp_1_reg[9]
  -------------------------------------------------------------------
                         required time                          4.567    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                 -0.305    

Slack (VIOLATED) :        -0.298ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.576ns (35.710%)  route 1.037ns (64.290%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 4.263 - 1.500 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.764ns, distribution 1.332ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.698ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     2.096     3.141    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y83                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.102     3.243 f  horiz_reg[1]/Q
                         net (fo=112, estimated)      0.276     3.519    n_0_horiz_reg[1]
    SLICE_X46Y81                                                      f  tm3_vidout_red[1]_i_13/I2
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.123     3.642 r  tm3_vidout_red[1]_i_13/O
                         net (fo=1, routed)           0.001     3.643    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[0]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     3.959 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, estimated)        0.436     4.395    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.035     4.430 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.324     4.754    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDRE                                         r  tm3_vidout_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.247     2.325    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     1.879     4.263    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_green_reg[9]/C
                         clock pessimism              0.296     4.559    
                         clock uncertainty           -0.035     4.524    
    SLICE_X48Y85         FDRE (Setup_FDRE_C_R)       -0.068     4.456    tm3_vidout_green_reg[9]
  -------------------------------------------------------------------
                         required time                          4.456    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                 -0.298    

Slack (VIOLATED) :        -0.298ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.576ns (35.710%)  route 1.037ns (64.290%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 4.263 - 1.500 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.764ns, distribution 1.332ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.698ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     2.096     3.141    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y83                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.102     3.243 f  horiz_reg[1]/Q
                         net (fo=112, estimated)      0.276     3.519    n_0_horiz_reg[1]
    SLICE_X46Y81                                                      f  tm3_vidout_red[1]_i_13/I2
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.123     3.642 r  tm3_vidout_red[1]_i_13/O
                         net (fo=1, routed)           0.001     3.643    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[0]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     3.959 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, estimated)        0.436     4.395    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.035     4.430 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.324     4.754    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDSE                                         r  tm3_vidout_red_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.247     2.325    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     1.879     4.263    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_red_reg[6]/C
                         clock pessimism              0.296     4.559    
                         clock uncertainty           -0.035     4.524    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.068     4.456    tm3_vidout_red_reg[6]
  -------------------------------------------------------------------
                         required time                          4.456    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                 -0.298    

Slack (VIOLATED) :        -0.298ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.576ns (35.710%)  route 1.037ns (64.290%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 4.263 - 1.500 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.764ns, distribution 1.332ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.698ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     2.096     3.141    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y83                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.102     3.243 f  horiz_reg[1]/Q
                         net (fo=112, estimated)      0.276     3.519    n_0_horiz_reg[1]
    SLICE_X46Y81                                                      f  tm3_vidout_red[1]_i_13/I2
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.123     3.642 r  tm3_vidout_red[1]_i_13/O
                         net (fo=1, routed)           0.001     3.643    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[0]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     3.959 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, estimated)        0.436     4.395    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.035     4.430 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.324     4.754    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDSE                                         r  tm3_vidout_red_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.247     2.325    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     1.879     4.263    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_red_reg[8]/C
                         clock pessimism              0.296     4.559    
                         clock uncertainty           -0.035     4.524    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.068     4.456    tm3_vidout_red_reg[8]
  -------------------------------------------------------------------
                         required time                          4.456    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                 -0.298    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.576ns (35.710%)  route 1.037ns (64.290%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 4.263 - 1.500 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.764ns, distribution 1.332ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.698ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     2.096     3.141    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y83                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.102     3.243 f  horiz_reg[1]/Q
                         net (fo=112, estimated)      0.276     3.519    n_0_horiz_reg[1]
    SLICE_X46Y81                                                      f  tm3_vidout_red[1]_i_13/I2
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.123     3.642 r  tm3_vidout_red[1]_i_13/O
                         net (fo=1, routed)           0.001     3.643    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[0]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     3.959 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, estimated)        0.436     4.395    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.035     4.430 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.324     4.754    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDRE                                         r  tm3_vidout_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.247     2.325    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     1.879     4.263    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_green_reg[8]/C
                         clock pessimism              0.296     4.559    
                         clock uncertainty           -0.035     4.524    
    SLICE_X48Y85         FDRE (Setup_FDRE_C_R)       -0.067     4.457    tm3_vidout_green_reg[8]
  -------------------------------------------------------------------
                         required time                          4.457    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.576ns (35.710%)  route 1.037ns (64.290%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 4.263 - 1.500 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.764ns, distribution 1.332ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.698ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     2.096     3.141    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y83                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.102     3.243 f  horiz_reg[1]/Q
                         net (fo=112, estimated)      0.276     3.519    n_0_horiz_reg[1]
    SLICE_X46Y81                                                      f  tm3_vidout_red[1]_i_13/I2
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.123     3.642 r  tm3_vidout_red[1]_i_13/O
                         net (fo=1, routed)           0.001     3.643    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[0]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     3.959 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, estimated)        0.436     4.395    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.035     4.430 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.324     4.754    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDSE                                         r  tm3_vidout_red_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.247     2.325    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     1.879     4.263    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_red_reg[2]/C
                         clock pessimism              0.296     4.559    
                         clock uncertainty           -0.035     4.524    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.067     4.457    tm3_vidout_red_reg[2]
  -------------------------------------------------------------------
                         required time                          4.457    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.576ns (35.710%)  route 1.037ns (64.290%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 4.263 - 1.500 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.764ns, distribution 1.332ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.698ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     2.096     3.141    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y83                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.102     3.243 f  horiz_reg[1]/Q
                         net (fo=112, estimated)      0.276     3.519    n_0_horiz_reg[1]
    SLICE_X46Y81                                                      f  tm3_vidout_red[1]_i_13/I2
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.123     3.642 r  tm3_vidout_red[1]_i_13/O
                         net (fo=1, routed)           0.001     3.643    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[0]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     3.959 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, estimated)        0.436     4.395    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.035     4.430 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.324     4.754    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDSE                                         r  tm3_vidout_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.247     2.325    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     1.879     4.263    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_red_reg[7]/C
                         clock pessimism              0.296     4.559    
                         clock uncertainty           -0.035     4.524    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.067     4.457    tm3_vidout_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.457    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.576ns (35.710%)  route 1.037ns (64.290%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 4.263 - 1.500 ) 
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.764ns, distribution 1.332ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.698ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.635     0.635 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.670    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.709 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.269     0.978    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.067     1.045 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     2.096     3.141    tm3_clk_v0_IBUF_BUFG
    SLICE_X46Y83                                                      r  horiz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_FDRE_C_Q)         0.102     3.243 f  horiz_reg[1]/Q
                         net (fo=112, estimated)      0.276     3.519    n_0_horiz_reg[1]
    SLICE_X46Y81                                                      f  tm3_vidout_red[1]_i_13/I2
    SLICE_X46Y81         LUT4 (Prop_LUT4_I2_O)        0.123     3.642 r  tm3_vidout_red[1]_i_13/O
                         net (fo=1, routed)           0.001     3.643    n_0_tm3_vidout_red[1]_i_13
    SLICE_X46Y81                                                      r  tm3_vidout_red_reg[1]_i_2/DI[0]
    SLICE_X46Y81         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.316     3.959 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, estimated)        0.436     4.395    tm3_vidout_red40_in
    SLICE_X47Y85                                                      r  tm3_vidout_red[9]_i_1/I3
    SLICE_X47Y85         LUT5 (Prop_LUT5_I3_O)        0.035     4.430 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, estimated)       0.324     4.754    n_0_tm3_vidout_red[9]_i_1
    SLICE_X48Y85         FDSE                                         r  tm3_vidout_red_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
    M25                                               0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.526     2.026 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     2.055    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     2.078 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.247     2.325    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.384 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, estimated)     1.879     4.263    tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y85                                                      r  tm3_vidout_red_reg[9]/C
                         clock pessimism              0.296     4.559    
                         clock uncertainty           -0.035     4.524    
    SLICE_X48Y85         FDSE (Setup_FDSE_C_S)       -0.067     4.457    tm3_vidout_red_reg[9]
  -------------------------------------------------------------------
                         required time                          4.457    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                 -0.297    




