

================================================================
== Vitis HLS Report for 'mmult_Pipeline_LOOPB1_LOOPB2'
================================================================
* Date:           Mon Apr 29 16:17:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        mmult
* Solution:       sol-mmult-def (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.971 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1035|     1035|  10.350 us|  10.350 us|  1035|  1035|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOPB1_LOOPB2  |     1033|     1033|        11|          1|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    172|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|     285|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     285|    326|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln53_1_fu_301_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln53_2_fu_289_p2       |         +|   0|  0|  12|          11|           1|
    |add_ln53_fu_353_p2         |         +|   0|  0|  71|          64|          64|
    |add_ln54_fu_379_p2         |         +|   0|  0|  13|           5|           1|
    |add_ln56_fu_421_p2         |         +|   0|  0|  14|           7|           7|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |ap_condition_600           |       and|   0|  0|   2|           1|           1|
    |icmp_ln53_fu_283_p2        |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln54_fu_307_p2        |      icmp|   0|  0|  14|           5|           6|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln53_fu_313_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln53_1_fu_327_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln53_fu_319_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 172|         117|         106|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |B_blk_n_AR                               |   9|          2|    1|          2|
    |B_blk_n_R                                |   9|          2|    1|          2|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                  |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten134_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                  |   9|          2|    5|         10|
    |i_fu_118                                 |   9|          2|    7|         14|
    |indvar_flatten134_fu_122                 |   9|          2|   11|         22|
    |j_fu_114                                 |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  90|         20|   50|        100|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |B_addr_reg_479                    |  64|   0|   64|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |bitcast_ln56_reg_489              |  32|   0|   32|          0|
    |i_fu_118                          |   7|   0|    7|          0|
    |icmp_ln53_reg_460                 |   1|   0|    1|          0|
    |indvar_flatten134_fu_122          |  11|   0|   11|          0|
    |j_fu_114                          |   5|   0|    5|          0|
    |or_ln53_reg_464                   |   1|   0|    1|          0|
    |select_ln53_1_reg_473             |   7|   0|    7|          0|
    |select_ln53_reg_468               |   5|   0|    5|          0|
    |trunc_ln2_reg_485                 |   3|   0|    3|          0|
    |select_ln53_1_reg_473             |  64|  32|    7|          0|
    |select_ln53_reg_468               |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 285|  64|  169|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_LOOPB1_LOOPB2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_LOOPB1_LOOPB2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_LOOPB1_LOOPB2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_LOOPB1_LOOPB2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_LOOPB1_LOOPB2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_LOOPB1_LOOPB2|  return value|
|m_axi_B_AWVALID   |  out|    1|       m_axi|                             B|       pointer|
|m_axi_B_AWREADY   |   in|    1|       m_axi|                             B|       pointer|
|m_axi_B_AWADDR    |  out|   64|       m_axi|                             B|       pointer|
|m_axi_B_AWID      |  out|    1|       m_axi|                             B|       pointer|
|m_axi_B_AWLEN     |  out|   32|       m_axi|                             B|       pointer|
|m_axi_B_AWSIZE    |  out|    3|       m_axi|                             B|       pointer|
|m_axi_B_AWBURST   |  out|    2|       m_axi|                             B|       pointer|
|m_axi_B_AWLOCK    |  out|    2|       m_axi|                             B|       pointer|
|m_axi_B_AWCACHE   |  out|    4|       m_axi|                             B|       pointer|
|m_axi_B_AWPROT    |  out|    3|       m_axi|                             B|       pointer|
|m_axi_B_AWQOS     |  out|    4|       m_axi|                             B|       pointer|
|m_axi_B_AWREGION  |  out|    4|       m_axi|                             B|       pointer|
|m_axi_B_AWUSER    |  out|    1|       m_axi|                             B|       pointer|
|m_axi_B_WVALID    |  out|    1|       m_axi|                             B|       pointer|
|m_axi_B_WREADY    |   in|    1|       m_axi|                             B|       pointer|
|m_axi_B_WDATA     |  out|   32|       m_axi|                             B|       pointer|
|m_axi_B_WSTRB     |  out|    4|       m_axi|                             B|       pointer|
|m_axi_B_WLAST     |  out|    1|       m_axi|                             B|       pointer|
|m_axi_B_WID       |  out|    1|       m_axi|                             B|       pointer|
|m_axi_B_WUSER     |  out|    1|       m_axi|                             B|       pointer|
|m_axi_B_ARVALID   |  out|    1|       m_axi|                             B|       pointer|
|m_axi_B_ARREADY   |   in|    1|       m_axi|                             B|       pointer|
|m_axi_B_ARADDR    |  out|   64|       m_axi|                             B|       pointer|
|m_axi_B_ARID      |  out|    1|       m_axi|                             B|       pointer|
|m_axi_B_ARLEN     |  out|   32|       m_axi|                             B|       pointer|
|m_axi_B_ARSIZE    |  out|    3|       m_axi|                             B|       pointer|
|m_axi_B_ARBURST   |  out|    2|       m_axi|                             B|       pointer|
|m_axi_B_ARLOCK    |  out|    2|       m_axi|                             B|       pointer|
|m_axi_B_ARCACHE   |  out|    4|       m_axi|                             B|       pointer|
|m_axi_B_ARPROT    |  out|    3|       m_axi|                             B|       pointer|
|m_axi_B_ARQOS     |  out|    4|       m_axi|                             B|       pointer|
|m_axi_B_ARREGION  |  out|    4|       m_axi|                             B|       pointer|
|m_axi_B_ARUSER    |  out|    1|       m_axi|                             B|       pointer|
|m_axi_B_RVALID    |   in|    1|       m_axi|                             B|       pointer|
|m_axi_B_RREADY    |  out|    1|       m_axi|                             B|       pointer|
|m_axi_B_RDATA     |   in|   32|       m_axi|                             B|       pointer|
|m_axi_B_RLAST     |   in|    1|       m_axi|                             B|       pointer|
|m_axi_B_RID       |   in|    1|       m_axi|                             B|       pointer|
|m_axi_B_RFIFONUM  |   in|    9|       m_axi|                             B|       pointer|
|m_axi_B_RUSER     |   in|    1|       m_axi|                             B|       pointer|
|m_axi_B_RRESP     |   in|    2|       m_axi|                             B|       pointer|
|m_axi_B_BVALID    |   in|    1|       m_axi|                             B|       pointer|
|m_axi_B_BREADY    |  out|    1|       m_axi|                             B|       pointer|
|m_axi_B_BRESP     |   in|    2|       m_axi|                             B|       pointer|
|m_axi_B_BID       |   in|    1|       m_axi|                             B|       pointer|
|m_axi_B_BUSER     |   in|    1|       m_axi|                             B|       pointer|
|Bbuf_address0     |  out|    7|   ap_memory|                          Bbuf|         array|
|Bbuf_ce0          |  out|    1|   ap_memory|                          Bbuf|         array|
|Bbuf_we0          |  out|    1|   ap_memory|                          Bbuf|         array|
|Bbuf_d0           |  out|   32|   ap_memory|                          Bbuf|         array|
|Bbuf_1_address0   |  out|    7|   ap_memory|                        Bbuf_1|         array|
|Bbuf_1_ce0        |  out|    1|   ap_memory|                        Bbuf_1|         array|
|Bbuf_1_we0        |  out|    1|   ap_memory|                        Bbuf_1|         array|
|Bbuf_1_d0         |  out|   32|   ap_memory|                        Bbuf_1|         array|
|Bbuf_2_address0   |  out|    7|   ap_memory|                        Bbuf_2|         array|
|Bbuf_2_ce0        |  out|    1|   ap_memory|                        Bbuf_2|         array|
|Bbuf_2_we0        |  out|    1|   ap_memory|                        Bbuf_2|         array|
|Bbuf_2_d0         |  out|   32|   ap_memory|                        Bbuf_2|         array|
|Bbuf_3_address0   |  out|    7|   ap_memory|                        Bbuf_3|         array|
|Bbuf_3_ce0        |  out|    1|   ap_memory|                        Bbuf_3|         array|
|Bbuf_3_we0        |  out|    1|   ap_memory|                        Bbuf_3|         array|
|Bbuf_3_d0         |  out|   32|   ap_memory|                        Bbuf_3|         array|
|Bbuf_4_address0   |  out|    7|   ap_memory|                        Bbuf_4|         array|
|Bbuf_4_ce0        |  out|    1|   ap_memory|                        Bbuf_4|         array|
|Bbuf_4_we0        |  out|    1|   ap_memory|                        Bbuf_4|         array|
|Bbuf_4_d0         |  out|   32|   ap_memory|                        Bbuf_4|         array|
|Bbuf_5_address0   |  out|    7|   ap_memory|                        Bbuf_5|         array|
|Bbuf_5_ce0        |  out|    1|   ap_memory|                        Bbuf_5|         array|
|Bbuf_5_we0        |  out|    1|   ap_memory|                        Bbuf_5|         array|
|Bbuf_5_d0         |  out|   32|   ap_memory|                        Bbuf_5|         array|
|Bbuf_6_address0   |  out|    7|   ap_memory|                        Bbuf_6|         array|
|Bbuf_6_ce0        |  out|    1|   ap_memory|                        Bbuf_6|         array|
|Bbuf_6_we0        |  out|    1|   ap_memory|                        Bbuf_6|         array|
|Bbuf_6_d0         |  out|   32|   ap_memory|                        Bbuf_6|         array|
|Bbuf_7_address0   |  out|    7|   ap_memory|                        Bbuf_7|         array|
|Bbuf_7_ce0        |  out|    1|   ap_memory|                        Bbuf_7|         array|
|Bbuf_7_we0        |  out|    1|   ap_memory|                        Bbuf_7|         array|
|Bbuf_7_d0         |  out|   32|   ap_memory|                        Bbuf_7|         array|
|empty             |   in|    2|     ap_none|                         empty|        scalar|
|B_offset          |   in|   64|     ap_none|                      B_offset|        scalar|
+------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.97>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../src/mmult.cpp:54]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../src/mmult.cpp:53]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten134 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_10, void @empty_7, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%B_offset_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B_offset"   --->   Operation 18 'read' 'B_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty"   --->   Operation 19 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten134"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln53 = store i7 0, i7 %i" [../src/mmult.cpp:53]   --->   Operation 21 'store' 'store_ln53' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln54 = store i5 0, i5 %j" [../src/mmult.cpp:54]   --->   Operation 22 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%first_iter_1 = phi i1 1, void %newFuncRoot, i1 0, void %arrayidx423.exit"   --->   Operation 24 'phi' 'first_iter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten134_load = load i11 %indvar_flatten134" [../src/mmult.cpp:53]   --->   Operation 25 'load' 'indvar_flatten134_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.63ns)   --->   "%icmp_ln53 = icmp_eq  i11 %indvar_flatten134_load, i11 1024" [../src/mmult.cpp:53]   --->   Operation 27 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.63ns)   --->   "%add_ln53_2 = add i11 %indvar_flatten134_load, i11 1" [../src/mmult.cpp:53]   --->   Operation 28 'add' 'add_ln53_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc46, void %LOOP5.preheader.exitStub" [../src/mmult.cpp:53]   --->   Operation 29 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [../src/mmult.cpp:54]   --->   Operation 30 'load' 'j_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [../src/mmult.cpp:53]   --->   Operation 31 'load' 'i_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.87ns)   --->   "%add_ln53_1 = add i7 %i_load, i7 1" [../src/mmult.cpp:53]   --->   Operation 32 'add' 'add_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOPB1_LOOPB2_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.78ns)   --->   "%icmp_ln54 = icmp_eq  i5 %j_load, i5 16" [../src/mmult.cpp:54]   --->   Operation 35 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%or_ln53 = or i1 %icmp_ln54, i1 %first_iter_1" [../src/mmult.cpp:53]   --->   Operation 36 'or' 'or_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.21ns)   --->   "%select_ln53 = select i1 %icmp_ln54, i5 0, i5 %j_load" [../src/mmult.cpp:53]   --->   Operation 37 'select' 'select_ln53' <Predicate = (!icmp_ln53)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.99ns)   --->   "%select_ln53_1 = select i1 %icmp_ln54, i7 %add_ln53_1, i7 %i_load" [../src/mmult.cpp:53]   --->   Operation 38 'select' 'select_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i7 %select_ln53_1" [../src/mmult.cpp:53]   --->   Operation 39 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln53_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i2.i6, i6 %trunc_ln53, i2 %tmp, i6 0" [../src/mmult.cpp:53]   --->   Operation 40 'bitconcatenate' 'shl_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i14 %shl_ln53_1" [../src/mmult.cpp:53]   --->   Operation 41 'zext' 'zext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (3.52ns)   --->   "%add_ln53 = add i64 %zext_ln53, i64 %B_offset_read" [../src/mmult.cpp:53]   --->   Operation 42 'add' 'add_ln53' <Predicate = (!icmp_ln53)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln53, i32 2, i32 63" [../src/mmult.cpp:54]   --->   Operation 43 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i62 %trunc_ln1" [../src/mmult.cpp:54]   --->   Operation 44 'sext' 'sext_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 %sext_ln54" [../src/mmult.cpp:54]   --->   Operation 45 'getelementptr' 'B_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %or_ln53, void %for.inc43.split, void %for.first.iter.for.inc43" [../src/mmult.cpp:54]   --->   Operation 46 'br' 'br_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.78ns)   --->   "%add_ln54 = add i5 %select_ln53, i5 1" [../src/mmult.cpp:54]   --->   Operation 47 'add' 'add_ln54' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln53 = store i11 %add_ln53_2, i11 %indvar_flatten134" [../src/mmult.cpp:53]   --->   Operation 48 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln53 = store i7 %select_ln53_1, i7 %i" [../src/mmult.cpp:53]   --->   Operation 49 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln54 = store i5 %add_ln54, i5 %j" [../src/mmult.cpp:54]   --->   Operation 50 'store' 'store_ln54' <Predicate = (!icmp_ln53)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc43" [../src/mmult.cpp:54]   --->   Operation 51 'br' 'br_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 52 [8/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %B_addr, i32 16" [../src/mmult.cpp:54]   --->   Operation 52 'readreq' 'empty_21' <Predicate = (or_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 53 [7/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %B_addr, i32 16" [../src/mmult.cpp:54]   --->   Operation 53 'readreq' 'empty_21' <Predicate = (or_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 54 [6/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %B_addr, i32 16" [../src/mmult.cpp:54]   --->   Operation 54 'readreq' 'empty_21' <Predicate = (or_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 55 [5/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %B_addr, i32 16" [../src/mmult.cpp:54]   --->   Operation 55 'readreq' 'empty_21' <Predicate = (or_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 56 [4/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %B_addr, i32 16" [../src/mmult.cpp:54]   --->   Operation 56 'readreq' 'empty_21' <Predicate = (or_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 57 [3/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %B_addr, i32 16" [../src/mmult.cpp:54]   --->   Operation 57 'readreq' 'empty_21' <Predicate = (or_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 58 [2/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %B_addr, i32 16" [../src/mmult.cpp:54]   --->   Operation 58 'readreq' 'empty_21' <Predicate = (or_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 59 [1/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %B_addr, i32 16" [../src/mmult.cpp:54]   --->   Operation 59 'readreq' 'empty_21' <Predicate = (or_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc43.split" [../src/mmult.cpp:54]   --->   Operation 60 'br' 'br_ln54' <Predicate = (or_ln53)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln53_1, i32 3, i32 5" [../src/mmult.cpp:53]   --->   Operation 61 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (7.30ns)   --->   "%B_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %B_addr" [../src/mmult.cpp:56]   --->   Operation 62 'read' 'B_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %B_addr_read" [../src/mmult.cpp:56]   --->   Operation 63 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (1.87ns)   --->   "%switch_ln56 = switch i3 %trunc_ln2, void %arrayidx423.case.7, i3 0, void %arrayidx423.case.0, i3 1, void %arrayidx423.case.1, i3 2, void %arrayidx423.case.2, i3 3, void %arrayidx423.case.3, i3 4, void %arrayidx423.case.4, i3 5, void %arrayidx423.case.5, i3 6, void %arrayidx423.case.6" [../src/mmult.cpp:56]   --->   Operation 64 'switch' 'switch_ln56' <Predicate = true> <Delay = 1.87>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.12>
ST_11 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%shl_ln56 = shl i7 %select_ln53_1, i7 4" [../src/mmult.cpp:56]   --->   Operation 65 'shl' 'shl_ln56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%zext_ln56 = zext i5 %select_ln53" [../src/mmult.cpp:56]   --->   Operation 66 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (1.87ns) (out node of the LUT)   --->   "%add_ln56 = add i7 %shl_ln56, i7 %zext_ln56" [../src/mmult.cpp:56]   --->   Operation 67 'add' 'add_ln56' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i7 %add_ln56" [../src/mmult.cpp:56]   --->   Operation 68 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%Bbuf_addr = getelementptr i32 %Bbuf, i64 0, i64 %zext_ln56_1" [../src/mmult.cpp:56]   --->   Operation 69 'getelementptr' 'Bbuf_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%Bbuf_1_addr = getelementptr i32 %Bbuf_1, i64 0, i64 %zext_ln56_1" [../src/mmult.cpp:56]   --->   Operation 70 'getelementptr' 'Bbuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%Bbuf_2_addr = getelementptr i32 %Bbuf_2, i64 0, i64 %zext_ln56_1" [../src/mmult.cpp:56]   --->   Operation 71 'getelementptr' 'Bbuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%Bbuf_3_addr = getelementptr i32 %Bbuf_3, i64 0, i64 %zext_ln56_1" [../src/mmult.cpp:56]   --->   Operation 72 'getelementptr' 'Bbuf_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%Bbuf_4_addr = getelementptr i32 %Bbuf_4, i64 0, i64 %zext_ln56_1" [../src/mmult.cpp:56]   --->   Operation 73 'getelementptr' 'Bbuf_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%Bbuf_5_addr = getelementptr i32 %Bbuf_5, i64 0, i64 %zext_ln56_1" [../src/mmult.cpp:56]   --->   Operation 74 'getelementptr' 'Bbuf_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%Bbuf_6_addr = getelementptr i32 %Bbuf_6, i64 0, i64 %zext_ln56_1" [../src/mmult.cpp:56]   --->   Operation 75 'getelementptr' 'Bbuf_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%Bbuf_7_addr = getelementptr i32 %Bbuf_7, i64 0, i64 %zext_ln56_1" [../src/mmult.cpp:56]   --->   Operation 76 'getelementptr' 'Bbuf_7_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../src/mmult.cpp:55]   --->   Operation 77 'specpipeline' 'specpipeline_ln55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i7 %Bbuf_6_addr" [../src/mmult.cpp:56]   --->   Operation 78 'store' 'store_ln56' <Predicate = (trunc_ln2 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx423.exit" [../src/mmult.cpp:56]   --->   Operation 79 'br' 'br_ln56' <Predicate = (trunc_ln2 == 6)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i7 %Bbuf_5_addr" [../src/mmult.cpp:56]   --->   Operation 80 'store' 'store_ln56' <Predicate = (trunc_ln2 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx423.exit" [../src/mmult.cpp:56]   --->   Operation 81 'br' 'br_ln56' <Predicate = (trunc_ln2 == 5)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i7 %Bbuf_4_addr" [../src/mmult.cpp:56]   --->   Operation 82 'store' 'store_ln56' <Predicate = (trunc_ln2 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx423.exit" [../src/mmult.cpp:56]   --->   Operation 83 'br' 'br_ln56' <Predicate = (trunc_ln2 == 4)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i7 %Bbuf_3_addr" [../src/mmult.cpp:56]   --->   Operation 84 'store' 'store_ln56' <Predicate = (trunc_ln2 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx423.exit" [../src/mmult.cpp:56]   --->   Operation 85 'br' 'br_ln56' <Predicate = (trunc_ln2 == 3)> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i7 %Bbuf_2_addr" [../src/mmult.cpp:56]   --->   Operation 86 'store' 'store_ln56' <Predicate = (trunc_ln2 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx423.exit" [../src/mmult.cpp:56]   --->   Operation 87 'br' 'br_ln56' <Predicate = (trunc_ln2 == 2)> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i7 %Bbuf_1_addr" [../src/mmult.cpp:56]   --->   Operation 88 'store' 'store_ln56' <Predicate = (trunc_ln2 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx423.exit" [../src/mmult.cpp:56]   --->   Operation 89 'br' 'br_ln56' <Predicate = (trunc_ln2 == 1)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i7 %Bbuf_addr" [../src/mmult.cpp:56]   --->   Operation 90 'store' 'store_ln56' <Predicate = (trunc_ln2 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx423.exit" [../src/mmult.cpp:56]   --->   Operation 91 'br' 'br_ln56' <Predicate = (trunc_ln2 == 0)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i7 %Bbuf_7_addr" [../src/mmult.cpp:56]   --->   Operation 92 'store' 'store_ln56' <Predicate = (trunc_ln2 == 7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln56 = br void %arrayidx423.exit" [../src/mmult.cpp:56]   --->   Operation 93 'br' 'br_ln56' <Predicate = (trunc_ln2 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Bbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ Bbuf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ Bbuf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ Bbuf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ Bbuf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ Bbuf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ Bbuf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ Bbuf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 010000000000]
i                      (alloca           ) [ 010000000000]
indvar_flatten134      (alloca           ) [ 010000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
B_offset_read          (read             ) [ 000000000000]
tmp                    (read             ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
store_ln53             (store            ) [ 000000000000]
store_ln54             (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
first_iter_1           (phi              ) [ 010000000000]
indvar_flatten134_load (load             ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
icmp_ln53              (icmp             ) [ 011111111111]
add_ln53_2             (add              ) [ 000000000000]
br_ln53                (br               ) [ 000000000000]
j_load                 (load             ) [ 000000000000]
i_load                 (load             ) [ 000000000000]
add_ln53_1             (add              ) [ 000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000]
icmp_ln54              (icmp             ) [ 000000000000]
or_ln53                (or               ) [ 011111111100]
select_ln53            (select           ) [ 011111111111]
select_ln53_1          (select           ) [ 011111111111]
trunc_ln53             (trunc            ) [ 000000000000]
shl_ln53_1             (bitconcatenate   ) [ 000000000000]
zext_ln53              (zext             ) [ 000000000000]
add_ln53               (add              ) [ 000000000000]
trunc_ln1              (partselect       ) [ 000000000000]
sext_ln54              (sext             ) [ 000000000000]
B_addr                 (getelementptr    ) [ 011111111110]
br_ln54                (br               ) [ 000000000000]
add_ln54               (add              ) [ 000000000000]
store_ln53             (store            ) [ 000000000000]
store_ln53             (store            ) [ 000000000000]
store_ln54             (store            ) [ 000000000000]
br_ln54                (br               ) [ 010000000000]
empty_21               (readreq          ) [ 000000000000]
br_ln54                (br               ) [ 000000000000]
trunc_ln2              (partselect       ) [ 010000000001]
B_addr_read            (read             ) [ 000000000000]
bitcast_ln56           (bitcast          ) [ 010000000001]
switch_ln56            (switch           ) [ 000000000000]
shl_ln56               (shl              ) [ 000000000000]
zext_ln56              (zext             ) [ 000000000000]
add_ln56               (add              ) [ 000000000000]
zext_ln56_1            (zext             ) [ 000000000000]
Bbuf_addr              (getelementptr    ) [ 000000000000]
Bbuf_1_addr            (getelementptr    ) [ 000000000000]
Bbuf_2_addr            (getelementptr    ) [ 000000000000]
Bbuf_3_addr            (getelementptr    ) [ 000000000000]
Bbuf_4_addr            (getelementptr    ) [ 000000000000]
Bbuf_5_addr            (getelementptr    ) [ 000000000000]
Bbuf_6_addr            (getelementptr    ) [ 000000000000]
Bbuf_7_addr            (getelementptr    ) [ 000000000000]
specpipeline_ln55      (specpipeline     ) [ 000000000000]
store_ln56             (store            ) [ 000000000000]
br_ln56                (br               ) [ 000000000000]
store_ln56             (store            ) [ 000000000000]
br_ln56                (br               ) [ 000000000000]
store_ln56             (store            ) [ 000000000000]
br_ln56                (br               ) [ 000000000000]
store_ln56             (store            ) [ 000000000000]
br_ln56                (br               ) [ 000000000000]
store_ln56             (store            ) [ 000000000000]
br_ln56                (br               ) [ 000000000000]
store_ln56             (store            ) [ 000000000000]
br_ln56                (br               ) [ 000000000000]
store_ln56             (store            ) [ 000000000000]
br_ln56                (br               ) [ 000000000000]
store_ln56             (store            ) [ 000000000000]
br_ln56                (br               ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="B">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Bbuf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bbuf"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Bbuf_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bbuf_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Bbuf_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bbuf_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Bbuf_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bbuf_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Bbuf_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bbuf_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Bbuf_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bbuf_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Bbuf_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bbuf_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Bbuf_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bbuf_7"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="empty">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_offset">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_offset"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOPB1_LOOPB2_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="j_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten134_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten134/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="B_offset_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_offset_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_readreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_21/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="B_addr_read_read_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="9"/>
<pin id="148" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_addr_read/10 "/>
</bind>
</comp>

<comp id="150" class="1004" name="Bbuf_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Bbuf_addr/11 "/>
</bind>
</comp>

<comp id="157" class="1004" name="Bbuf_1_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="7" slack="0"/>
<pin id="161" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Bbuf_1_addr/11 "/>
</bind>
</comp>

<comp id="164" class="1004" name="Bbuf_2_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Bbuf_2_addr/11 "/>
</bind>
</comp>

<comp id="171" class="1004" name="Bbuf_3_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Bbuf_3_addr/11 "/>
</bind>
</comp>

<comp id="178" class="1004" name="Bbuf_4_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Bbuf_4_addr/11 "/>
</bind>
</comp>

<comp id="185" class="1004" name="Bbuf_5_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Bbuf_5_addr/11 "/>
</bind>
</comp>

<comp id="192" class="1004" name="Bbuf_6_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Bbuf_6_addr/11 "/>
</bind>
</comp>

<comp id="199" class="1004" name="Bbuf_7_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="7" slack="0"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Bbuf_7_addr/11 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln56_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="1"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/11 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln56_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/11 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln56_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/11 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln56_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln56_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/11 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln56_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln56_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/11 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln56_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/11 "/>
</bind>
</comp>

<comp id="254" class="1005" name="first_iter_1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_1 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="first_iter_1_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_1/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln0_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="11" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln53_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="7" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln54_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="indvar_flatten134_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten134_load/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln53_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="11" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln53_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_2/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="j_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="i_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln53_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln54_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="5" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="or_ln53_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln53/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln53_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln53_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="7" slack="0"/>
<pin id="330" dir="0" index="2" bw="7" slack="0"/>
<pin id="331" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_1/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln53_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="shl_ln53_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="14" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="0" index="2" bw="2" slack="0"/>
<pin id="343" dir="0" index="3" bw="1" slack="0"/>
<pin id="344" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln53_1/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln53_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="14" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln53_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="14" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="0"/>
<pin id="356" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="62" slack="0"/>
<pin id="361" dir="0" index="1" bw="64" slack="0"/>
<pin id="362" dir="0" index="2" bw="3" slack="0"/>
<pin id="363" dir="0" index="3" bw="7" slack="0"/>
<pin id="364" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln54_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="62" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="B_addr_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="0" index="1" bw="64" slack="0"/>
<pin id="376" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln54_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln53_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="11" slack="0"/>
<pin id="387" dir="0" index="1" bw="11" slack="0"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln53_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="0" index="1" bw="7" slack="0"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln54_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="5" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="0" index="1" bw="7" slack="9"/>
<pin id="403" dir="0" index="2" bw="3" slack="0"/>
<pin id="404" dir="0" index="3" bw="4" slack="0"/>
<pin id="405" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/10 "/>
</bind>
</comp>

<comp id="409" class="1004" name="bitcast_ln56_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln56/10 "/>
</bind>
</comp>

<comp id="413" class="1004" name="shl_ln56_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="7" slack="10"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln56/11 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln56_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="10"/>
<pin id="420" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/11 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln56_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="0"/>
<pin id="423" dir="0" index="1" bw="5" slack="0"/>
<pin id="424" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/11 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln56_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/11 "/>
</bind>
</comp>

<comp id="439" class="1005" name="j_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="446" class="1005" name="i_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="0"/>
<pin id="448" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="453" class="1005" name="indvar_flatten134_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="11" slack="0"/>
<pin id="455" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten134 "/>
</bind>
</comp>

<comp id="460" class="1005" name="icmp_ln53_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="464" class="1005" name="or_ln53_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln53 "/>
</bind>
</comp>

<comp id="468" class="1005" name="select_ln53_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="10"/>
<pin id="470" dir="1" index="1" bw="5" slack="10"/>
</pin_list>
<bind>
<opset="select_ln53 "/>
</bind>
</comp>

<comp id="473" class="1005" name="select_ln53_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="9"/>
<pin id="475" dir="1" index="1" bw="7" slack="9"/>
</pin_list>
<bind>
<opset="select_ln53_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="B_addr_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="trunc_ln2_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="1"/>
<pin id="487" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="489" class="1005" name="bitcast_ln56_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln56 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="84" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="92" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="110" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="110" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="110" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="110" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="110" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="110" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="110" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="110" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="192" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="185" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="178" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="171" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="164" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="157" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="150" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="199" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="52" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="44" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="280" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="60" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="295" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="70" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="257" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="307" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="295" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="307" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="301" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="298" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="72" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="132" pin="2"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="74" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="352"><net_src comp="339" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="126" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="76" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="78" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="80" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="372"><net_src comp="359" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="0" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="319" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="82" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="289" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="327" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="379" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="86" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="88" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="408"><net_src comp="90" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="412"><net_src comp="145" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="108" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="413" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="434"><net_src comp="427" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="436"><net_src comp="427" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="438"><net_src comp="427" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="442"><net_src comp="114" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="449"><net_src comp="118" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="456"><net_src comp="122" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="463"><net_src comp="283" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="313" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="319" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="476"><net_src comp="327" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="482"><net_src comp="373" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="488"><net_src comp="400" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="409" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="496"><net_src comp="489" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="500"><net_src comp="489" pin="1"/><net_sink comp="248" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B | {}
	Port: Bbuf | {11 }
	Port: Bbuf_1 | {11 }
	Port: Bbuf_2 | {11 }
	Port: Bbuf_3 | {11 }
	Port: Bbuf_4 | {11 }
	Port: Bbuf_5 | {11 }
	Port: Bbuf_6 | {11 }
	Port: Bbuf_7 | {11 }
 - Input state : 
	Port: mmult_Pipeline_LOOPB1_LOOPB2 : B | {2 3 4 5 6 7 8 9 10 }
	Port: mmult_Pipeline_LOOPB1_LOOPB2 : empty | {1 }
	Port: mmult_Pipeline_LOOPB1_LOOPB2 : B_offset | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln53 : 1
		store_ln54 : 1
		first_iter_1 : 1
		indvar_flatten134_load : 1
		icmp_ln53 : 2
		add_ln53_2 : 2
		br_ln53 : 3
		j_load : 1
		i_load : 1
		add_ln53_1 : 2
		icmp_ln54 : 2
		or_ln53 : 3
		select_ln53 : 3
		select_ln53_1 : 3
		trunc_ln53 : 4
		shl_ln53_1 : 5
		zext_ln53 : 6
		add_ln53 : 7
		trunc_ln1 : 8
		sext_ln54 : 9
		B_addr : 10
		br_ln54 : 3
		add_ln54 : 4
		store_ln53 : 3
		store_ln53 : 4
		store_ln54 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		switch_ln56 : 1
	State 11
		add_ln56 : 1
		zext_ln56_1 : 2
		Bbuf_addr : 3
		Bbuf_1_addr : 3
		Bbuf_2_addr : 3
		Bbuf_3_addr : 3
		Bbuf_4_addr : 3
		Bbuf_5_addr : 3
		Bbuf_6_addr : 3
		Bbuf_7_addr : 3
		store_ln56 : 4
		store_ln56 : 4
		store_ln56 : 4
		store_ln56 : 4
		store_ln56 : 4
		store_ln56 : 4
		store_ln56 : 4
		store_ln56 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln53_2_fu_289     |    0    |    12   |
|          |     add_ln53_1_fu_301     |    0    |    14   |
|    add   |      add_ln53_fu_353      |    0    |    71   |
|          |      add_ln54_fu_379      |    0    |    13   |
|          |      add_ln56_fu_421      |    0    |    14   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln53_fu_283     |    0    |    12   |
|          |      icmp_ln54_fu_307     |    0    |    13   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln53_fu_319    |    0    |    5    |
|          |    select_ln53_1_fu_327   |    0    |    7    |
|----------|---------------------------|---------|---------|
|    or    |       or_ln53_fu_313      |    0    |    2    |
|----------|---------------------------|---------|---------|
|          | B_offset_read_read_fu_126 |    0    |    0    |
|   read   |      tmp_read_fu_132      |    0    |    0    |
|          |  B_addr_read_read_fu_145  |    0    |    0    |
|----------|---------------------------|---------|---------|
|  readreq |     grp_readreq_fu_138    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln53_fu_335     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|     shl_ln53_1_fu_339     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      zext_ln53_fu_349     |    0    |    0    |
|   zext   |      zext_ln56_fu_418     |    0    |    0    |
|          |     zext_ln56_1_fu_427    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|      trunc_ln1_fu_359     |    0    |    0    |
|          |      trunc_ln2_fu_400     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |      sext_ln54_fu_369     |    0    |    0    |
|----------|---------------------------|---------|---------|
|    shl   |      shl_ln56_fu_413      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   163   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      B_addr_reg_479     |   32   |
|   bitcast_ln56_reg_489  |   32   |
|   first_iter_1_reg_254  |    1   |
|        i_reg_446        |    7   |
|    icmp_ln53_reg_460    |    1   |
|indvar_flatten134_reg_453|   11   |
|        j_reg_439        |    5   |
|     or_ln53_reg_464     |    1   |
|  select_ln53_1_reg_473  |    7   |
|   select_ln53_reg_468   |    5   |
|    trunc_ln2_reg_485    |    3   |
+-------------------------+--------+
|          Total          |   105  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   163  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   105  |    -   |
+-----------+--------+--------+
|   Total   |   105  |   163  |
+-----------+--------+--------+
