#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002885440 .scope module, "testbench" "testbench" 2 2;
 .timescale -12 -12;
v00000000029179f0_0 .var "clk", 0 0;
v0000000002918a30_0 .var "rst", 0 0;
S_000000000289e230 .scope module, "MIPS" "datapath_and_controller" 2 8, 3 1 0, S_0000000002885440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "dmem_rd"
    .port_info 4 /OUTPUT 1 "dmem_we"
    .port_info 5 /OUTPUT 32 "dmem_addr"
    .port_info 6 /OUTPUT 32 "dmem_wd"
P_000000000289e3b0 .param/l "INSTR_OP_ADDI" 0 4 12, C4<001000>;
P_000000000289e3e8 .param/l "INSTR_OP_BEQ" 0 4 13, C4<000100>;
P_000000000289e420 .param/l "INSTR_OP_J" 0 4 17, C4<000010>;
P_000000000289e458 .param/l "INSTR_OP_LW" 0 4 10, C4<100011>;
P_000000000289e490 .param/l "INSTR_OP_RTYPE" 0 4 4, C4<000000>;
P_000000000289e4c8 .param/l "INSTR_OP_SW" 0 4 11, C4<101011>;
P_000000000289e500 .param/l "INSTR_RTYPE_FUNCT_ADD" 0 4 5, C4<100000>;
P_000000000289e538 .param/l "INSTR_RTYPE_FUNCT_SUB" 0 4 6, C4<100010>;
P_000000000289e570 .param/l "WORD_SIZE" 0 3 3, +C4<00000000000000000000000000100000>;
v00000000028b50b0_0 .net "clk", 0 0, v00000000029179f0_0;  1 drivers
v00000000028b5150_0 .var "dmem_addr", 31 0;
v00000000028b51f0_0 .net "dmem_rd", 31 0, L_00000000028963e0;  1 drivers
v00000000028b5470_0 .var "dmem_wd", 31 0;
v00000000028b5510_0 .var "dmem_we", 0 0;
v00000000028a5cb0_0 .net "instr_itype_imm", 15 0, L_0000000002918f30;  1 drivers
v0000000002917b30_0 .net "instr_itype_op", 5 0, L_0000000002918cb0;  1 drivers
v00000000029183f0_0 .net "instr_itype_rs", 4 0, L_0000000002918170;  1 drivers
v0000000002917810_0 .net "instr_itype_rt", 4 0, L_0000000002918e90;  1 drivers
v0000000002918530_0 .net "instr_jtype_addr", 25 0, L_0000000002918df0;  1 drivers
v0000000002917bd0_0 .net "instr_op", 5 0, L_0000000002917450;  1 drivers
v00000000029182b0_0 .net "instr_rtype_funct", 5 0, L_0000000002918b70;  1 drivers
v0000000002918ad0_0 .net "instr_rtype_rd", 4 0, L_0000000002917d10;  1 drivers
v0000000002918210_0 .net "instr_rtype_rs", 4 0, L_0000000002918670;  1 drivers
v0000000002918710_0 .net "instr_rtype_rt", 4 0, L_0000000002917c70;  1 drivers
v00000000029174f0_0 .net "instr_rtype_shamt", 4 0, L_0000000002917db0;  1 drivers
v00000000029178b0_0 .net "instruction", 31 0, v00000000028b55b0_0;  1 drivers
v0000000002917590_0 .net "pc", 31 0, v00000000028b67d0_0;  1 drivers
v0000000002917630_0 .var "pc_next", 31 0;
v0000000002918350_0 .var "rf_ra1", 4 0;
v00000000029180d0_0 .var "rf_ra2", 4 0;
v0000000002918490_0 .net "rf_rd1", 31 0, L_00000000029187b0;  1 drivers
v0000000002917950_0 .net "rf_rd2", 31 0, L_00000000029188f0;  1 drivers
v00000000029185d0_0 .var "rf_wa", 4 0;
v00000000029176d0_0 .var "rf_wd", 31 0;
v0000000002918d50_0 .var "rf_we", 0 0;
v0000000002917a90_0 .net "rst", 0 0, v0000000002918a30_0;  1 drivers
E_00000000028b4230/0 .event edge, v0000000002917a90_0, v00000000028b62d0_0, v0000000002917bd0_0, v00000000029182b0_0;
E_00000000028b4230/1 .event edge, v0000000002918210_0, v0000000002918710_0, v0000000002918ad0_0, v00000000028b5830_0;
E_00000000028b4230/2 .event edge, v00000000028b5e70_0, v00000000029183f0_0, v00000000028a5cb0_0, v0000000002917810_0;
E_00000000028b4230/3 .event edge, v00000000028b5ab0_0, v0000000002918530_0;
E_00000000028b4230 .event/or E_00000000028b4230/0, E_00000000028b4230/1, E_00000000028b4230/2, E_00000000028b4230/3;
L_0000000002917450 .part v00000000028b55b0_0, 26, 6;
L_0000000002918670 .part v00000000028b55b0_0, 21, 5;
L_0000000002917c70 .part v00000000028b55b0_0, 16, 5;
L_0000000002917d10 .part v00000000028b55b0_0, 11, 5;
L_0000000002917db0 .part v00000000028b55b0_0, 6, 5;
L_0000000002918b70 .part v00000000028b55b0_0, 0, 6;
L_0000000002918cb0 .part v00000000028b55b0_0, 26, 6;
L_0000000002918170 .part v00000000028b55b0_0, 21, 5;
L_0000000002918e90 .part v00000000028b55b0_0, 16, 5;
L_0000000002918f30 .part v00000000028b55b0_0, 0, 16;
L_0000000002918df0 .part v00000000028b55b0_0, 0, 26;
S_00000000028964a0 .scope module, "datamem" "datamem_plain" 3 78, 5 30 0, S_000000000289e230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
P_00000000028b3eb0 .param/l "WORD_SIZE" 0 5 32, +C4<00000000000000000000000000100000>;
L_00000000028963e0 .functor BUFZ 32, L_0000000002917ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028b5fb0 .array "RAM", 0 63, 31 0;
v00000000028b5330_0 .net *"_s0", 31 0, L_0000000002917ef0;  1 drivers
v00000000028b6b90_0 .net *"_s3", 29 0, L_0000000002918990;  1 drivers
v00000000028b6870_0 .net "addr", 31 0, v00000000028b5150_0;  1 drivers
v00000000028b6050_0 .net "clk", 0 0, v00000000029179f0_0;  alias, 1 drivers
v00000000028b5ab0_0 .net "rd", 31 0, L_00000000028963e0;  alias, 1 drivers
v00000000028b5c90_0 .net "wd", 31 0, v00000000028b5470_0;  1 drivers
v00000000028b6230_0 .net "we", 0 0, v00000000028b5510_0;  1 drivers
E_00000000028b3ff0 .event posedge, v00000000028b6050_0;
L_0000000002917ef0 .array/port v00000000028b5fb0, L_0000000002918990;
L_0000000002918990 .part v00000000028b5150_0, 2, 30;
S_0000000002896620 .scope module, "ist" "instrmem" 3 75, 6 1 0, S_000000000289e230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instr"
v00000000028b62d0_0 .net "addr", 31 0, v00000000028b67d0_0;  alias, 1 drivers
v00000000028b55b0_0 .var "instr", 31 0;
E_00000000028b25b0 .event edge, v00000000028b62d0_0;
S_0000000002894390 .scope module, "pcount" "pc" 3 76, 7 1 0, S_000000000289e230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pc_next"
    .port_info 2 /OUTPUT 32 "pc"
P_00000000028b3330 .param/l "WORD_SIZE" 0 7 3, +C4<00000000000000000000000000100000>;
v00000000028b6a50_0 .net "clk", 0 0, v00000000029179f0_0;  alias, 1 drivers
v00000000028b67d0_0 .var "pc", 31 0;
v00000000028b60f0_0 .net "pc_next", 31 0, v0000000002917630_0;  1 drivers
S_0000000002894510 .scope module, "regfil" "regfile" 3 77, 5 2 0, S_000000000289e230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "ra1"
    .port_info 2 /INPUT 5 "ra2"
    .port_info 3 /OUTPUT 32 "rd1"
    .port_info 4 /OUTPUT 32 "rd2"
    .port_info 5 /INPUT 1 "we"
    .port_info 6 /INPUT 5 "rd"
    .port_info 7 /INPUT 32 "wd"
P_00000000028b34f0 .param/l "WORD_SIZE" 0 5 4, +C4<00000000000000000000000000100000>;
L_0000000004640088 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000000028b56f0_0 .net/2u *"_s0", 4 0, L_0000000004640088;  1 drivers
L_0000000004640118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028b6190_0 .net/2u *"_s10", 31 0, L_0000000004640118;  1 drivers
L_0000000004640160 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000000028b6d70_0 .net/2u *"_s14", 4 0, L_0000000004640160;  1 drivers
v00000000028b5b50_0 .net *"_s16", 0 0, L_0000000002917130;  1 drivers
v00000000028b5d30_0 .net *"_s18", 31 0, L_0000000002918850;  1 drivers
v00000000028b5790_0 .net *"_s2", 0 0, L_0000000002917e50;  1 drivers
v00000000028b6370_0 .net *"_s20", 6 0, L_00000000029171d0;  1 drivers
L_00000000046401a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028b65f0_0 .net *"_s23", 1 0, L_00000000046401a8;  1 drivers
L_00000000046401f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028b6410_0 .net/2u *"_s24", 31 0, L_00000000046401f0;  1 drivers
v00000000028b5dd0_0 .net *"_s4", 31 0, L_0000000002918c10;  1 drivers
v00000000028b4f70_0 .net *"_s6", 6 0, L_0000000002917090;  1 drivers
L_00000000046400d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028b6690_0 .net *"_s9", 1 0, L_00000000046400d0;  1 drivers
v00000000028b5650_0 .net "clk", 0 0, v00000000029179f0_0;  alias, 1 drivers
v00000000028b6910_0 .net "ra1", 4 0, v0000000002918350_0;  1 drivers
v00000000028b64b0_0 .net "ra2", 4 0, v00000000029180d0_0;  1 drivers
v00000000028b6730_0 .net "rd", 4 0, v00000000029185d0_0;  1 drivers
v00000000028b5830_0 .net "rd1", 31 0, L_00000000029187b0;  alias, 1 drivers
v00000000028b5e70_0 .net "rd2", 31 0, L_00000000029188f0;  alias, 1 drivers
v00000000028b53d0 .array "rf", 0 31, 31 0;
v00000000028b69b0_0 .net "wd", 31 0, v00000000029176d0_0;  1 drivers
v00000000028b6af0_0 .net "we", 0 0, v0000000002918d50_0;  1 drivers
L_0000000002917e50 .cmp/ne 5, v0000000002918350_0, L_0000000004640088;
L_0000000002918c10 .array/port v00000000028b53d0, L_0000000002917090;
L_0000000002917090 .concat [ 5 2 0 0], v0000000002918350_0, L_00000000046400d0;
L_00000000029187b0 .functor MUXZ 32, L_0000000004640118, L_0000000002918c10, L_0000000002917e50, C4<>;
L_0000000002917130 .cmp/ne 5, v00000000029180d0_0, L_0000000004640160;
L_0000000002918850 .array/port v00000000028b53d0, L_00000000029171d0;
L_00000000029171d0 .concat [ 5 2 0 0], v00000000029180d0_0, L_00000000046401a8;
L_00000000029188f0 .functor MUXZ 32, L_00000000046401f0, L_0000000002918850, L_0000000002917130, C4<>;
    .scope S_0000000002896620;
T_0 ;
    %wait E_00000000028b25b0;
    %load/vec4 v00000000028b62d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028b55b0_0, 0;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 570425348, 0, 32;
    %assign/vec4 v00000000028b55b0_0, 0;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 572522502, 0, 32;
    %assign/vec4 v00000000028b55b0_0, 0;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 34707488, 0, 32;
    %assign/vec4 v00000000028b55b0_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 134217728, 0, 32;
    %assign/vec4 v00000000028b55b0_0, 0;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000002894390;
T_1 ;
    %wait E_00000000028b3ff0;
    %load/vec4 v00000000028b60f0_0;
    %assign/vec4 v00000000028b67d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002894510;
T_2 ;
    %wait E_00000000028b3ff0;
    %load/vec4 v00000000028b6af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000000028b69b0_0;
    %load/vec4 v00000000028b6730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028b53d0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000028964a0;
T_3 ;
    %wait E_00000000028b3ff0;
    %load/vec4 v00000000028b6230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000028b5c90_0;
    %load/vec4 v00000000028b6870_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028b5fb0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000289e230;
T_4 ;
    %wait E_00000000028b4230;
    %load/vec4 v0000000002917a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002917630_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002918d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028b5510_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002918350_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000029180d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000029185d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029176d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028b5150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028b5470_0, 0, 32;
    %load/vec4 v0000000002917590_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002917630_0, 0, 32;
    %load/vec4 v0000000002917bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v00000000029182b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.11;
T_4.9 ;
    %load/vec4 v0000000002918210_0;
    %store/vec4 v0000000002918350_0, 0, 5;
    %load/vec4 v0000000002918710_0;
    %store/vec4 v00000000029180d0_0, 0, 5;
    %load/vec4 v0000000002918ad0_0;
    %store/vec4 v00000000029185d0_0, 0, 5;
    %load/vec4 v0000000002918490_0;
    %load/vec4 v0000000002917950_0;
    %add;
    %store/vec4 v00000000029176d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002918d50_0, 0, 1;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0000000002918210_0;
    %store/vec4 v0000000002918350_0, 0, 5;
    %load/vec4 v0000000002918710_0;
    %store/vec4 v00000000029180d0_0, 0, 5;
    %load/vec4 v0000000002918ad0_0;
    %store/vec4 v00000000029185d0_0, 0, 5;
    %load/vec4 v0000000002918490_0;
    %load/vec4 v0000000002917950_0;
    %sub;
    %store/vec4 v00000000029176d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002918d50_0, 0, 1;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v00000000029183f0_0;
    %store/vec4 v0000000002918350_0, 0, 5;
    %load/vec4 v0000000002918490_0;
    %load/vec4 v00000000028a5cb0_0;
    %pad/u 32;
    %add;
    %store/vec4 v00000000028b5150_0, 0, 32;
    %load/vec4 v0000000002917810_0;
    %store/vec4 v00000000029185d0_0, 0, 5;
    %load/vec4 v00000000028b51f0_0;
    %store/vec4 v00000000029176d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002918d50_0, 0, 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v00000000029183f0_0;
    %store/vec4 v0000000002918350_0, 0, 5;
    %load/vec4 v0000000002917810_0;
    %store/vec4 v00000000029180d0_0, 0, 5;
    %load/vec4 v0000000002918490_0;
    %load/vec4 v00000000028a5cb0_0;
    %pad/u 32;
    %add;
    %store/vec4 v00000000028b5150_0, 0, 32;
    %load/vec4 v0000000002917950_0;
    %store/vec4 v00000000028b5470_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028b5510_0, 0, 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v00000000029183f0_0;
    %store/vec4 v0000000002918350_0, 0, 5;
    %load/vec4 v0000000002917810_0;
    %store/vec4 v00000000029185d0_0, 0, 5;
    %load/vec4 v0000000002918490_0;
    %load/vec4 v00000000028a5cb0_0;
    %pad/u 32;
    %add;
    %store/vec4 v00000000029176d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002918d50_0, 0, 1;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v00000000029183f0_0;
    %store/vec4 v0000000002918350_0, 0, 5;
    %load/vec4 v0000000002917810_0;
    %store/vec4 v00000000029180d0_0, 0, 5;
    %load/vec4 v0000000002918490_0;
    %load/vec4 v0000000002917950_0;
    %cmp/e;
    %jmp/0xz  T_4.12, 4;
    %load/vec4 v00000000028a5cb0_0;
    %pad/u 32;
    %store/vec4 v0000000002917630_0, 0, 32;
T_4.12 ;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0000000002918530_0;
    %pad/u 32;
    %store/vec4 v0000000002917630_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000002885440;
T_5 ;
    %delay 5, 0;
    %load/vec4 v00000000029179f0_0;
    %inv;
    %store/vec4 v00000000029179f0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002885440;
T_6 ;
    %vpi_call 2 19 "$display", "Start programm" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029179f0_0, 0, 1;
    %wait E_00000000028b3ff0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002918a30_0, 0, 1;
    %wait E_00000000028b3ff0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002918a30_0, 0, 1;
    %wait E_00000000028b3ff0;
    %pushi/vec4 35, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000028b3ff0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000000002885440;
T_7 ;
    %vpi_call 2 30 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002885440 {0 0 0};
    %vpi_call 2 32 "$display", "finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "testbench.v";
    "datapath_and_controller.v";
    "./parameters.vh";
    "regfile.v";
    "instrmem.v";
    "pc.v";
