{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699202124418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699202124418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 13:35:24 2023 " "Processing started: Sun Nov 05 13:35:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699202124418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699202124418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pratica04_Bloco_Aritmetico -c Pratica04_Bloco_Aritmetico " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pratica04_Bloco_Aritmetico -c Pratica04_Bloco_Aritmetico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699202124418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1699202124691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica04_bloco_aritmetico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pratica04_bloco_aritmetico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pratica04_Bloco_Aritmetico " "Found entity 1: Pratica04_Bloco_Aritmetico" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/rickc/Downloads/CircuitosDigitais/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699202124719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699202124719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pratica04_Bloco_Aritmetico " "Elaborating entity \"Pratica04_Bloco_Aritmetico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699202124743 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pratica04_adder_4bits.bdf 1 1 " "Using design file pratica04_adder_4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pratica04_Adder_4bits " "Found entity 1: Pratica04_Adder_4bits" {  } { { "pratica04_adder_4bits.bdf" "" { Schematic "C:/Users/rickc/Downloads/CircuitosDigitais/CircuitosDigitais/pratica04_adder_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699202124750 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699202124750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pratica04_Adder_4bits Pratica04_Adder_4bits:inst2 " "Elaborating entity \"Pratica04_Adder_4bits\" for hierarchy \"Pratica04_Adder_4bits:inst2\"" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "inst2" { Schematic "C:/Users/rickc/Downloads/CircuitosDigitais/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 64 824 952 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699202124750 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pratica04_full_adder.bdf 1 1 " "Using design file pratica04_full_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pratica04_Full_Adder " "Found entity 1: Pratica04_Full_Adder" {  } { { "pratica04_full_adder.bdf" "" { Schematic "C:/Users/rickc/Downloads/CircuitosDigitais/CircuitosDigitais/pratica04_full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699202124758 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699202124758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pratica04_Full_Adder Pratica04_Adder_4bits:inst2\|Pratica04_Full_Adder:inst4 " "Elaborating entity \"Pratica04_Full_Adder\" for hierarchy \"Pratica04_Adder_4bits:inst2\|Pratica04_Full_Adder:inst4\"" {  } { { "pratica04_adder_4bits.bdf" "inst4" { Schematic "C:/Users/rickc/Downloads/CircuitosDigitais/CircuitosDigitais/pratica04_adder_4bits.bdf" { { 424 512 608 520 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699202124759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 Pratica04_Adder_4bits:inst2\|Pratica04_Full_Adder:inst4\|XOR3:inst7 " "Elaborating entity \"XOR3\" for hierarchy \"Pratica04_Adder_4bits:inst2\|Pratica04_Full_Adder:inst4\|XOR3:inst7\"" {  } { { "pratica04_full_adder.bdf" "inst7" { Schematic "C:/Users/rickc/Downloads/CircuitosDigitais/CircuitosDigitais/pratica04_full_adder.bdf" { { 232 592 696 312 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699202124769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pratica04_Adder_4bits:inst2\|Pratica04_Full_Adder:inst4\|XOR3:inst7 " "Elaborated megafunction instantiation \"Pratica04_Adder_4bits:inst2\|Pratica04_Full_Adder:inst4\|XOR3:inst7\"" {  } { { "pratica04_full_adder.bdf" "" { Schematic "C:/Users/rickc/Downloads/CircuitosDigitais/CircuitosDigitais/pratica04_full_adder.bdf" { { 232 592 696 312 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699202124769 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pratica04_and2_4bits.bdf 1 1 " "Using design file pratica04_and2_4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pratica04_and2_4bits " "Found entity 1: Pratica04_and2_4bits" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/rickc/Downloads/CircuitosDigitais/CircuitosDigitais/pratica04_and2_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699202124781 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699202124781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pratica04_and2_4bits Pratica04_and2_4bits:inst " "Elaborating entity \"Pratica04_and2_4bits\" for hierarchy \"Pratica04_and2_4bits:inst\"" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "inst" { Schematic "C:/Users/rickc/Downloads/CircuitosDigitais/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 64 576 704 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699202124782 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pratica04_xor2_4bits.bdf 1 1 " "Using design file pratica04_xor2_4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pratica04_xor2_4bits " "Found entity 1: Pratica04_xor2_4bits" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/rickc/Downloads/CircuitosDigitais/CircuitosDigitais/pratica04_xor2_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699202124797 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1699202124797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pratica04_xor2_4bits Pratica04_xor2_4bits:inst1 " "Elaborating entity \"Pratica04_xor2_4bits\" for hierarchy \"Pratica04_xor2_4bits:inst1\"" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "inst1" { Schematic "C:/Users/rickc/Downloads/CircuitosDigitais/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 184 576 704 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699202124798 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1699202125127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699202125268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699202125268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699202125295 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699202125295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699202125295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699202125295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699202125327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 05 13:35:25 2023 " "Processing ended: Sun Nov 05 13:35:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699202125327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699202125327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699202125327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699202125327 ""}
