# vsim . 
# Start time: 12:58:36 on Mar 19,2024
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 12:58:37 on Mar 19,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
source compile.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:58:45 on Mar 19,2024
# vcom -reportprogress 300 -work work D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/encoder.vhd 
# ** Error: (vcom-7) Failed to open design unit file "D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/encoder.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 12:58:45 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/ema/intelFPGA/20.1_Starter_Edition/modelsim_ase/linuxaloem/vcom failed.
ll
# wrong # args: should be "llength list"
vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:59:50 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# ** Error: /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd(49): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Note: /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd(75): VHDL Compiler exiting
# End time: 12:59:51 on Mar 19,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Modified modelsim.ini
# Modified modelsim.ini
source compile_linux.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:01:42 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# ** Error: /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd(49): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Note: /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd(75): VHDL Compiler exiting
# End time: 13:01:42 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/ema/intelFPGA/20.1_Starter_Edition/modelsim_ase/linuxaloem/vcom failed.
source compile_linux.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:07:24 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 13:07:24 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:07:25 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 13:07:25 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.adc_test -t 10ps 
# Start time: 13:07:25 on Mar 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
source compile_linux.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:13:20 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 13:13:20 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:13:20 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 13:13:20 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:13:22 on Mar 19,2024, Elapsed time: 0:05:57
# Errors: 0, Warnings: 1
# vsim work.adc_test -t 10ps 
# Start time: 13:13:22 on Mar 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
source compile_linux.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:21:01 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 13:21:01 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:21:01 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 13:21:01 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:21:02 on Mar 19,2024, Elapsed time: 0:07:40
# Errors: 0, Warnings: 1
# vsim work.adc_test -t 10ps 
# Start time: 13:21:02 on Mar 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 30 ns  Iteration: 3  Instance: /adc_test
#############  Autofindloop Analysis  ###############
#############  Loop found at time 50 ns ###############
#       Signal: /adc_test/adc/counter @ sub-iteration 0 at Value unknown (/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd:25)
#   Active process: /adc_test/adc/seq @ sub-iteration 1
#     Source: /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd:48
#       Signal: /adc_test/adc/counter @ sub-iteration 2 at Value unknown (/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd:25)
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 50 ns.
source compile_linux.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:21 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 13:22:21 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:21 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# ** Error: /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd(59): (vcom-1583) Illegal type converson from 'std.STANDARD.INTEGER' to 'ieee.NUMERIC_STD.UNSIGNED' (numeric to array).
# ** Note: /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd(70): VHDL Compiler exiting
# End time: 13:22:21 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/ema/intelFPGA/20.1_Starter_Edition/modelsim_ase/linuxaloem/vcom failed.
source compile_linux.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:37 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 13:22:37 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:22:37 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 13:22:37 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:22:38 on Mar 19,2024, Elapsed time: 0:01:36
# Errors: 1, Warnings: 2
# vsim work.adc_test -t 10ps 
# Start time: 13:22:38 on Mar 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 30 ns  Iteration: 3  Instance: /adc_test
#############  Autofindloop Analysis  ###############
#############  Loop found at time 50 ns ###############
#       Signal: /adc_test/adc/counter @ sub-iteration 0 at Value unknown (/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd:25)
#   Active process: /adc_test/adc/seq @ sub-iteration 1
#     Source: /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd:48
#       Signal: /adc_test/adc/counter @ sub-iteration 2 at Value unknown (/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd:25)
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 50 ns.
source compile_linux.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:42:01 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 13:42:01 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:42:01 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 13:42:01 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:42:02 on Mar 19,2024, Elapsed time: 0:19:24
# Errors: 1, Warnings: 2
# vsim work.adc_test -t 10ps 
# Start time: 13:42:02 on Mar 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
#############  Autofindloop Analysis  ###############
#############  Loop found at time 50 ns ###############
#       Signal: /adc_test/adc/counter @ sub-iteration 0 at Value unknown (/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd:25)
#   Active process: /adc_test/adc/seq @ sub-iteration 1
#     Source: /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd:48
#       Signal: /adc_test/adc/counter @ sub-iteration 2 at Value unknown (/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd:25)
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 50 ns.
source compile_linux.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:42:35 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 13:42:35 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:42:35 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 13:42:35 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:42:36 on Mar 19,2024, Elapsed time: 0:00:34
# Errors: 1, Warnings: 1
# vsim work.adc_test -t 10ps 
# Start time: 13:42:36 on Mar 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
#############  Autofindloop Analysis  ###############
#############  Loop found at time 50 ns ###############
#       Signal: /adc_test/adc/counter @ sub-iteration 0 at Value unknown (/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd:25)
#   Active process: /adc_test/adc/seq @ sub-iteration 1
#     Source: /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd:48
#       Signal: /adc_test/adc/counter @ sub-iteration 2 at Value unknown (/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd:25)
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 50 ns.
source compile_linux.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:46:45 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 13:46:45 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:46:45 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 13:46:45 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:46:46 on Mar 19,2024, Elapsed time: 0:04:10
# Errors: 1, Warnings: 1
# vsim work.adc_test -t 10ps 
# Start time: 13:46:46 on Mar 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
#############  Autofindloop Analysis  ###############
#############  Loop found at time 50 ns ###############
#       Signal: /adc_test/adc/counter @ sub-iteration 0 at Value unknown (/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd:25)
#   Active process: /adc_test/adc/seq @ sub-iteration 1
#     Source: /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd:50
#       Signal: /adc_test/adc/counter @ sub-iteration 2 at Value unknown (/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd:25)
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 50 ns.
source compile_linux.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:47:02 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 13:47:02 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:47:02 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 13:47:02 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:47:02 on Mar 19,2024, Elapsed time: 0:00:16
# Errors: 1, Warnings: 1
# vsim work.adc_test -t 10ps 
# Start time: 13:47:02 on Mar 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
#############  Autofindloop Analysis  ###############
#############  Loop found at time 50 ns ###############
#       Signal: /adc_test/adc/counter @ sub-iteration 0 at Value unknown (/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd:25)
#   Active process: /adc_test/adc/seq @ sub-iteration 1
#     Source: /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd:50
#       Signal: /adc_test/adc/counter @ sub-iteration 2 at Value unknown (/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd:25)
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 50 ns.
source compile_linux.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:48:44 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 13:48:44 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:48:44 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# ** Error (suppressible): /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd(33): (vcom-1272) Length of expected is 8; length of actual is 9.
# ** Note: /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd(74): VHDL Compiler exiting
# End time: 13:48:44 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/ema/intelFPGA/20.1_Starter_Edition/modelsim_ase/linuxaloem/vcom failed.
source compile_linux.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:49:03 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 13:49:04 on Mar 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:49:04 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 13:49:04 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:49:04 on Mar 19,2024, Elapsed time: 0:02:02
# Errors: 1, Warnings: 1
# vsim work.adc_test -t 10ps 
# Start time: 13:49:04 on Mar 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
#############  Autofindloop Analysis  ###############
#############  Loop found at time 50 ns ###############
#       Signal: /adc_test/adc/counter @ sub-iteration 0 at Value unknown (/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd:25)
#   Active process: /adc_test/adc/seq @ sub-iteration 1
#     Source: /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd:50
#       Signal: /adc_test/adc/counter @ sub-iteration 2 at Value unknown (/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd:25)
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 50 ns.
source compile_linux.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:49:48 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 13:49:48 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:49:48 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 13:49:49 on Mar 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:49:49 on Mar 19,2024, Elapsed time: 0:00:45
# Errors: 1, Warnings: 1
# vsim work.adc_test -t 10ps 
# Start time: 13:49:49 on Mar 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
#############  Autofindloop Analysis  ###############
#############  Loop found at time 50 ns ###############
#       Signal: /adc_test/adc/counter @ sub-iteration 0 at Value unknown (/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd:25)
#   Active process: /adc_test/adc/seq @ sub-iteration 1
#     Source: /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd:50
#       Signal: /adc_test/adc/counter @ sub-iteration 2 at Value unknown (/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd:25)
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 50 ns.
source compile_linux.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:01 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 13:53:01 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:53:01 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 13:53:01 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:53:02 on Mar 19,2024, Elapsed time: 0:03:13
# Errors: 1, Warnings: 1
# vsim work.adc_test -t 10ps 
# Start time: 13:53:02 on Mar 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
run 100 ns
source compile_linux.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:54:42 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 13:54:42 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:54:43 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 13:54:43 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:54:43 on Mar 19,2024, Elapsed time: 0:01:41
# Errors: 0, Warnings: 1
# vsim work.adc_test -t 10ps 
# Start time: 13:54:43 on Mar 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
source compile_linux.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:48 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SAR_ADC
# -- Compiling architecture Behavioral of SAR_ADC
# End time: 13:58:48 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:58:48 on Mar 19,2024
# vcom -reportprogress 300 -work work /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adc_test
# -- Compiling architecture test of adc_test
# End time: 13:58:48 on Mar 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:58:48 on Mar 19,2024, Elapsed time: 0:04:05
# Errors: 0, Warnings: 1
# vsim work.adc_test -t 10ps 
# Start time: 13:58:48 on Mar 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adc_test(test)
# Loading work.sar_adc(behavioral)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /adc_test
# End time: 13:59:03 on Mar 19,2024, Elapsed time: 0:00:15
# Errors: 0, Warnings: 1
