// Seed: 3417211818
macromodule module_0 (
    id_1
);
  output wire id_1;
  tri0 id_2 = 1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input tri id_3,
    input tri id_4,
    input tri0 id_5,
    output uwire id_6
);
  wire id_8;
  module_0 modCall_1 (id_8);
  assign modCall_1.type_2 = 0;
endmodule
module module_2 (
    output wand id_0,
    output tri  id_1,
    output wand id_2,
    input  wand id_3,
    output tri0 id_4,
    input  wire id_5,
    input  wor  id_6
);
  wire id_8;
  wire id_9;
  module_0 modCall_1 (id_8);
endmodule
