Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto d9746928c0a74d06b13feac788a40f30 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.IntructionMemory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.signZeroExtend
Compiling module xil_defaultlib.SingleCycleCPU
Compiling module xil_defaultlib.SingleCircleCPUTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCircleCPUTest_behav
