# ShiftAddALU
A Verilog-based Arithmetic Logic Unit (ALU) supporting shift, addition, and subtraction operations, implemented and tested on the Terasic DE1-SoC FPGA development board using Quartus and simulated on ModelSim.

### Operations

<img width="485" height="528" alt="image" src="https://github.com/user-attachments/assets/4cf66b6f-e19a-428d-97b0-9bb8dd6f234e" />
