// Seed: 885563741
module module_0;
  wire id_1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout reg id_1;
  module_0 modCall_1 ();
  tri0 id_3 = -1;
  always id_1 = (id_3);
endmodule
module module_2 (
    input tri1 id_0,
    output uwire id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wor id_5,
    output supply0 id_6,
    input wire id_7,
    input wire id_8
    , id_19,
    input tri0 id_9,
    input tri id_10,
    input uwire id_11,
    input wor id_12,
    input tri0 id_13,
    input tri id_14,
    input tri0 id_15,
    output supply0 id_16,
    input wand id_17
);
  assign id_19 = -1;
  logic id_20;
  ;
  module_0 modCall_1 ();
  assign id_19 = id_19;
  always id_19 = -1 & -1;
endmodule
