Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Sep 19 15:32:13 2016
| Host         : sindre-PC running 64-bit Ubuntu 15.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mega_adder_timing_summary_routed.rpt -rpx mega_adder_timing_summary_routed.rpx
| Design       : mega_adder
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.933      -15.131                     32                  487        0.043        0.000                      0                  487        2.000        0.000                       0                   392  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.933      -15.131                     32                  487        0.043        0.000                      0                  487        2.000        0.000                       0                   392  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           32  Failing Endpoints,  Worst Slack       -0.933ns,  Total Violation      -15.131ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.933ns  (required time - arrival time)
  Source:                 u_adder_datapath/y_r_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/y_r_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 5.008ns (86.244%)  route 0.799ns (13.756%))
  Logic Levels:           33  (CARRY4=32 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 9.582 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.881     5.125    u_adder_datapath/CLK
    SLICE_X112Y41        FDCE                                         r  u_adder_datapath/y_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDCE (Prop_fdce_C_Q)         0.518     5.643 r  u_adder_datapath/y_r_reg[33]/Q
                         net (fo=1, routed)           0.798     6.441    u_adder_datapath/p_0_in[1]
    SLICE_X112Y33        LUT4 (Prop_lut4_I1_O)        0.124     6.565 r  u_adder_datapath/y_r[3]_i_8/O
                         net (fo=1, routed)           0.000     6.565    u_adder_datapath/y_r[3]_i_8_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.098 r  u_adder_datapath/y_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    u_adder_datapath/y_r_reg[3]_i_1_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  u_adder_datapath/y_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    u_adder_datapath/y_r_reg[7]_i_1_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  u_adder_datapath/y_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    u_adder_datapath/y_r_reg[11]_i_1_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  u_adder_datapath/y_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    u_adder_datapath/y_r_reg[15]_i_1_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  u_adder_datapath/y_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    u_adder_datapath/y_r_reg[19]_i_1_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  u_adder_datapath/y_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    u_adder_datapath/y_r_reg[23]_i_1_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  u_adder_datapath/y_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    u_adder_datapath/y_r_reg[27]_i_1_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  u_adder_datapath/y_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    u_adder_datapath/y_r_reg[31]_i_1_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  u_adder_datapath/y_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    u_adder_datapath/y_r_reg[35]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  u_adder_datapath/y_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    u_adder_datapath/y_r_reg[39]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  u_adder_datapath/y_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    u_adder_datapath/y_r_reg[43]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  u_adder_datapath/y_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    u_adder_datapath/y_r_reg[47]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  u_adder_datapath/y_r_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    u_adder_datapath/y_r_reg[51]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  u_adder_datapath/y_r_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    u_adder_datapath/y_r_reg[55]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  u_adder_datapath/y_r_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    u_adder_datapath/y_r_reg[59]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  u_adder_datapath/y_r_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    u_adder_datapath/y_r_reg[63]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  u_adder_datapath/y_r_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.970    u_adder_datapath/y_r_reg[67]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  u_adder_datapath/y_r_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    u_adder_datapath/y_r_reg[71]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  u_adder_datapath/y_r_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    u_adder_datapath/y_r_reg[75]_i_1_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  u_adder_datapath/y_r_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    u_adder_datapath/y_r_reg[79]_i_1_n_0
    SLICE_X112Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  u_adder_datapath/y_r_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    u_adder_datapath/y_r_reg[83]_i_1_n_0
    SLICE_X112Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  u_adder_datapath/y_r_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    u_adder_datapath/y_r_reg[87]_i_1_n_0
    SLICE_X112Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  u_adder_datapath/y_r_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    u_adder_datapath/y_r_reg[91]_i_1_n_0
    SLICE_X112Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  u_adder_datapath/y_r_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    u_adder_datapath/y_r_reg[95]_i_1_n_0
    SLICE_X112Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  u_adder_datapath/y_r_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    u_adder_datapath/y_r_reg[99]_i_1_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  u_adder_datapath/y_r_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    u_adder_datapath/y_r_reg[103]_i_1_n_0
    SLICE_X112Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  u_adder_datapath/y_r_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    u_adder_datapath/y_r_reg[107]_i_1_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  u_adder_datapath/y_r_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    u_adder_datapath/y_r_reg[111]_i_1_n_0
    SLICE_X112Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  u_adder_datapath/y_r_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    u_adder_datapath/y_r_reg[115]_i_1_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  u_adder_datapath/y_r_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    u_adder_datapath/y_r_reg[119]_i_1_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.608 r  u_adder_datapath/y_r_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    u_adder_datapath/y_r_reg[123]_i_1_n_0
    SLICE_X112Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.931 r  u_adder_datapath/y_r_reg[127]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.931    u_adder_datapath/y_r_reg[127]_i_2_n_6
    SLICE_X112Y64        FDCE                                         r  u_adder_datapath/y_r_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.681     9.582    u_adder_datapath/CLK
    SLICE_X112Y64        FDCE                                         r  u_adder_datapath/y_r_reg[125]/C
                         clock pessimism              0.342     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X112Y64        FDCE (Setup_fdce_C_D)        0.109     9.998    u_adder_datapath/y_r_reg[125]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                         -10.931    
  -------------------------------------------------------------------
                         slack                                 -0.933    

Slack (VIOLATED) :        -0.925ns  (required time - arrival time)
  Source:                 u_adder_datapath/y_r_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/y_r_reg[127]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 5.000ns (86.225%)  route 0.799ns (13.775%))
  Logic Levels:           33  (CARRY4=32 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 9.582 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.881     5.125    u_adder_datapath/CLK
    SLICE_X112Y41        FDCE                                         r  u_adder_datapath/y_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDCE (Prop_fdce_C_Q)         0.518     5.643 r  u_adder_datapath/y_r_reg[33]/Q
                         net (fo=1, routed)           0.798     6.441    u_adder_datapath/p_0_in[1]
    SLICE_X112Y33        LUT4 (Prop_lut4_I1_O)        0.124     6.565 r  u_adder_datapath/y_r[3]_i_8/O
                         net (fo=1, routed)           0.000     6.565    u_adder_datapath/y_r[3]_i_8_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.098 r  u_adder_datapath/y_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    u_adder_datapath/y_r_reg[3]_i_1_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  u_adder_datapath/y_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    u_adder_datapath/y_r_reg[7]_i_1_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  u_adder_datapath/y_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    u_adder_datapath/y_r_reg[11]_i_1_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  u_adder_datapath/y_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    u_adder_datapath/y_r_reg[15]_i_1_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  u_adder_datapath/y_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    u_adder_datapath/y_r_reg[19]_i_1_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  u_adder_datapath/y_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    u_adder_datapath/y_r_reg[23]_i_1_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  u_adder_datapath/y_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    u_adder_datapath/y_r_reg[27]_i_1_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  u_adder_datapath/y_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    u_adder_datapath/y_r_reg[31]_i_1_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  u_adder_datapath/y_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    u_adder_datapath/y_r_reg[35]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  u_adder_datapath/y_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    u_adder_datapath/y_r_reg[39]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  u_adder_datapath/y_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    u_adder_datapath/y_r_reg[43]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  u_adder_datapath/y_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    u_adder_datapath/y_r_reg[47]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  u_adder_datapath/y_r_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    u_adder_datapath/y_r_reg[51]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  u_adder_datapath/y_r_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    u_adder_datapath/y_r_reg[55]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  u_adder_datapath/y_r_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    u_adder_datapath/y_r_reg[59]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  u_adder_datapath/y_r_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    u_adder_datapath/y_r_reg[63]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  u_adder_datapath/y_r_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.970    u_adder_datapath/y_r_reg[67]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  u_adder_datapath/y_r_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    u_adder_datapath/y_r_reg[71]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  u_adder_datapath/y_r_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    u_adder_datapath/y_r_reg[75]_i_1_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  u_adder_datapath/y_r_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    u_adder_datapath/y_r_reg[79]_i_1_n_0
    SLICE_X112Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  u_adder_datapath/y_r_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    u_adder_datapath/y_r_reg[83]_i_1_n_0
    SLICE_X112Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  u_adder_datapath/y_r_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    u_adder_datapath/y_r_reg[87]_i_1_n_0
    SLICE_X112Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  u_adder_datapath/y_r_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    u_adder_datapath/y_r_reg[91]_i_1_n_0
    SLICE_X112Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  u_adder_datapath/y_r_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    u_adder_datapath/y_r_reg[95]_i_1_n_0
    SLICE_X112Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  u_adder_datapath/y_r_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    u_adder_datapath/y_r_reg[99]_i_1_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  u_adder_datapath/y_r_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    u_adder_datapath/y_r_reg[103]_i_1_n_0
    SLICE_X112Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  u_adder_datapath/y_r_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    u_adder_datapath/y_r_reg[107]_i_1_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  u_adder_datapath/y_r_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    u_adder_datapath/y_r_reg[111]_i_1_n_0
    SLICE_X112Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  u_adder_datapath/y_r_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    u_adder_datapath/y_r_reg[115]_i_1_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  u_adder_datapath/y_r_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    u_adder_datapath/y_r_reg[119]_i_1_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.608 r  u_adder_datapath/y_r_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    u_adder_datapath/y_r_reg[123]_i_1_n_0
    SLICE_X112Y64        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.923 r  u_adder_datapath/y_r_reg[127]_i_2/O[3]
                         net (fo=1, routed)           0.000    10.923    u_adder_datapath/y_r_reg[127]_i_2_n_4
    SLICE_X112Y64        FDCE                                         r  u_adder_datapath/y_r_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.681     9.582    u_adder_datapath/CLK
    SLICE_X112Y64        FDCE                                         r  u_adder_datapath/y_r_reg[127]/C
                         clock pessimism              0.342     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X112Y64        FDCE (Setup_fdce_C_D)        0.109     9.998    u_adder_datapath/y_r_reg[127]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                 -0.925    

Slack (VIOLATED) :        -0.849ns  (required time - arrival time)
  Source:                 u_adder_datapath/y_r_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/y_r_reg[126]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 4.924ns (86.042%)  route 0.799ns (13.958%))
  Logic Levels:           33  (CARRY4=32 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 9.582 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.881     5.125    u_adder_datapath/CLK
    SLICE_X112Y41        FDCE                                         r  u_adder_datapath/y_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDCE (Prop_fdce_C_Q)         0.518     5.643 r  u_adder_datapath/y_r_reg[33]/Q
                         net (fo=1, routed)           0.798     6.441    u_adder_datapath/p_0_in[1]
    SLICE_X112Y33        LUT4 (Prop_lut4_I1_O)        0.124     6.565 r  u_adder_datapath/y_r[3]_i_8/O
                         net (fo=1, routed)           0.000     6.565    u_adder_datapath/y_r[3]_i_8_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.098 r  u_adder_datapath/y_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    u_adder_datapath/y_r_reg[3]_i_1_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  u_adder_datapath/y_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    u_adder_datapath/y_r_reg[7]_i_1_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  u_adder_datapath/y_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    u_adder_datapath/y_r_reg[11]_i_1_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  u_adder_datapath/y_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    u_adder_datapath/y_r_reg[15]_i_1_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  u_adder_datapath/y_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    u_adder_datapath/y_r_reg[19]_i_1_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  u_adder_datapath/y_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    u_adder_datapath/y_r_reg[23]_i_1_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  u_adder_datapath/y_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    u_adder_datapath/y_r_reg[27]_i_1_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  u_adder_datapath/y_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    u_adder_datapath/y_r_reg[31]_i_1_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  u_adder_datapath/y_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    u_adder_datapath/y_r_reg[35]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  u_adder_datapath/y_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    u_adder_datapath/y_r_reg[39]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  u_adder_datapath/y_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    u_adder_datapath/y_r_reg[43]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  u_adder_datapath/y_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    u_adder_datapath/y_r_reg[47]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  u_adder_datapath/y_r_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    u_adder_datapath/y_r_reg[51]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  u_adder_datapath/y_r_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    u_adder_datapath/y_r_reg[55]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  u_adder_datapath/y_r_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    u_adder_datapath/y_r_reg[59]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  u_adder_datapath/y_r_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    u_adder_datapath/y_r_reg[63]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  u_adder_datapath/y_r_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.970    u_adder_datapath/y_r_reg[67]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  u_adder_datapath/y_r_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    u_adder_datapath/y_r_reg[71]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  u_adder_datapath/y_r_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    u_adder_datapath/y_r_reg[75]_i_1_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  u_adder_datapath/y_r_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    u_adder_datapath/y_r_reg[79]_i_1_n_0
    SLICE_X112Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  u_adder_datapath/y_r_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    u_adder_datapath/y_r_reg[83]_i_1_n_0
    SLICE_X112Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  u_adder_datapath/y_r_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    u_adder_datapath/y_r_reg[87]_i_1_n_0
    SLICE_X112Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  u_adder_datapath/y_r_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    u_adder_datapath/y_r_reg[91]_i_1_n_0
    SLICE_X112Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  u_adder_datapath/y_r_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    u_adder_datapath/y_r_reg[95]_i_1_n_0
    SLICE_X112Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  u_adder_datapath/y_r_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    u_adder_datapath/y_r_reg[99]_i_1_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  u_adder_datapath/y_r_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    u_adder_datapath/y_r_reg[103]_i_1_n_0
    SLICE_X112Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  u_adder_datapath/y_r_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    u_adder_datapath/y_r_reg[107]_i_1_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  u_adder_datapath/y_r_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    u_adder_datapath/y_r_reg[111]_i_1_n_0
    SLICE_X112Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  u_adder_datapath/y_r_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    u_adder_datapath/y_r_reg[115]_i_1_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  u_adder_datapath/y_r_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    u_adder_datapath/y_r_reg[119]_i_1_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.608 r  u_adder_datapath/y_r_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    u_adder_datapath/y_r_reg[123]_i_1_n_0
    SLICE_X112Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.847 r  u_adder_datapath/y_r_reg[127]_i_2/O[2]
                         net (fo=1, routed)           0.000    10.847    u_adder_datapath/y_r_reg[127]_i_2_n_5
    SLICE_X112Y64        FDCE                                         r  u_adder_datapath/y_r_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.681     9.582    u_adder_datapath/CLK
    SLICE_X112Y64        FDCE                                         r  u_adder_datapath/y_r_reg[126]/C
                         clock pessimism              0.342     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X112Y64        FDCE (Setup_fdce_C_D)        0.109     9.998    u_adder_datapath/y_r_reg[126]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                 -0.849    

Slack (VIOLATED) :        -0.829ns  (required time - arrival time)
  Source:                 u_adder_datapath/y_r_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/y_r_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 4.904ns (85.993%)  route 0.799ns (14.007%))
  Logic Levels:           33  (CARRY4=32 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 9.582 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.881     5.125    u_adder_datapath/CLK
    SLICE_X112Y41        FDCE                                         r  u_adder_datapath/y_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDCE (Prop_fdce_C_Q)         0.518     5.643 r  u_adder_datapath/y_r_reg[33]/Q
                         net (fo=1, routed)           0.798     6.441    u_adder_datapath/p_0_in[1]
    SLICE_X112Y33        LUT4 (Prop_lut4_I1_O)        0.124     6.565 r  u_adder_datapath/y_r[3]_i_8/O
                         net (fo=1, routed)           0.000     6.565    u_adder_datapath/y_r[3]_i_8_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.098 r  u_adder_datapath/y_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    u_adder_datapath/y_r_reg[3]_i_1_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  u_adder_datapath/y_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    u_adder_datapath/y_r_reg[7]_i_1_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  u_adder_datapath/y_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    u_adder_datapath/y_r_reg[11]_i_1_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  u_adder_datapath/y_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    u_adder_datapath/y_r_reg[15]_i_1_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  u_adder_datapath/y_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    u_adder_datapath/y_r_reg[19]_i_1_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  u_adder_datapath/y_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    u_adder_datapath/y_r_reg[23]_i_1_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  u_adder_datapath/y_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    u_adder_datapath/y_r_reg[27]_i_1_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  u_adder_datapath/y_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    u_adder_datapath/y_r_reg[31]_i_1_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  u_adder_datapath/y_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    u_adder_datapath/y_r_reg[35]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  u_adder_datapath/y_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    u_adder_datapath/y_r_reg[39]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  u_adder_datapath/y_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    u_adder_datapath/y_r_reg[43]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  u_adder_datapath/y_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    u_adder_datapath/y_r_reg[47]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  u_adder_datapath/y_r_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    u_adder_datapath/y_r_reg[51]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  u_adder_datapath/y_r_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    u_adder_datapath/y_r_reg[55]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  u_adder_datapath/y_r_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    u_adder_datapath/y_r_reg[59]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  u_adder_datapath/y_r_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    u_adder_datapath/y_r_reg[63]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  u_adder_datapath/y_r_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.970    u_adder_datapath/y_r_reg[67]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  u_adder_datapath/y_r_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    u_adder_datapath/y_r_reg[71]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  u_adder_datapath/y_r_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    u_adder_datapath/y_r_reg[75]_i_1_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  u_adder_datapath/y_r_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    u_adder_datapath/y_r_reg[79]_i_1_n_0
    SLICE_X112Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  u_adder_datapath/y_r_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    u_adder_datapath/y_r_reg[83]_i_1_n_0
    SLICE_X112Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  u_adder_datapath/y_r_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    u_adder_datapath/y_r_reg[87]_i_1_n_0
    SLICE_X112Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  u_adder_datapath/y_r_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    u_adder_datapath/y_r_reg[91]_i_1_n_0
    SLICE_X112Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  u_adder_datapath/y_r_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    u_adder_datapath/y_r_reg[95]_i_1_n_0
    SLICE_X112Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  u_adder_datapath/y_r_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    u_adder_datapath/y_r_reg[99]_i_1_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  u_adder_datapath/y_r_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    u_adder_datapath/y_r_reg[103]_i_1_n_0
    SLICE_X112Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  u_adder_datapath/y_r_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    u_adder_datapath/y_r_reg[107]_i_1_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  u_adder_datapath/y_r_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    u_adder_datapath/y_r_reg[111]_i_1_n_0
    SLICE_X112Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  u_adder_datapath/y_r_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    u_adder_datapath/y_r_reg[115]_i_1_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  u_adder_datapath/y_r_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    u_adder_datapath/y_r_reg[119]_i_1_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.608 r  u_adder_datapath/y_r_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    u_adder_datapath/y_r_reg[123]_i_1_n_0
    SLICE_X112Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.827 r  u_adder_datapath/y_r_reg[127]_i_2/O[0]
                         net (fo=1, routed)           0.000    10.827    u_adder_datapath/y_r_reg[127]_i_2_n_7
    SLICE_X112Y64        FDCE                                         r  u_adder_datapath/y_r_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.681     9.582    u_adder_datapath/CLK
    SLICE_X112Y64        FDCE                                         r  u_adder_datapath/y_r_reg[124]/C
                         clock pessimism              0.342     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X112Y64        FDCE (Setup_fdce_C_D)        0.109     9.998    u_adder_datapath/y_r_reg[124]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                 -0.829    

Slack (VIOLATED) :        -0.816ns  (required time - arrival time)
  Source:                 u_adder_datapath/y_r_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/y_r_reg[121]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 4.891ns (85.961%)  route 0.799ns (14.039%))
  Logic Levels:           32  (CARRY4=31 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 9.582 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.881     5.125    u_adder_datapath/CLK
    SLICE_X112Y41        FDCE                                         r  u_adder_datapath/y_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDCE (Prop_fdce_C_Q)         0.518     5.643 r  u_adder_datapath/y_r_reg[33]/Q
                         net (fo=1, routed)           0.798     6.441    u_adder_datapath/p_0_in[1]
    SLICE_X112Y33        LUT4 (Prop_lut4_I1_O)        0.124     6.565 r  u_adder_datapath/y_r[3]_i_8/O
                         net (fo=1, routed)           0.000     6.565    u_adder_datapath/y_r[3]_i_8_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.098 r  u_adder_datapath/y_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    u_adder_datapath/y_r_reg[3]_i_1_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  u_adder_datapath/y_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    u_adder_datapath/y_r_reg[7]_i_1_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  u_adder_datapath/y_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    u_adder_datapath/y_r_reg[11]_i_1_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  u_adder_datapath/y_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    u_adder_datapath/y_r_reg[15]_i_1_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  u_adder_datapath/y_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    u_adder_datapath/y_r_reg[19]_i_1_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  u_adder_datapath/y_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    u_adder_datapath/y_r_reg[23]_i_1_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  u_adder_datapath/y_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    u_adder_datapath/y_r_reg[27]_i_1_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  u_adder_datapath/y_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    u_adder_datapath/y_r_reg[31]_i_1_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  u_adder_datapath/y_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    u_adder_datapath/y_r_reg[35]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  u_adder_datapath/y_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    u_adder_datapath/y_r_reg[39]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  u_adder_datapath/y_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    u_adder_datapath/y_r_reg[43]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  u_adder_datapath/y_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    u_adder_datapath/y_r_reg[47]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  u_adder_datapath/y_r_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    u_adder_datapath/y_r_reg[51]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  u_adder_datapath/y_r_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    u_adder_datapath/y_r_reg[55]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  u_adder_datapath/y_r_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    u_adder_datapath/y_r_reg[59]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  u_adder_datapath/y_r_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    u_adder_datapath/y_r_reg[63]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  u_adder_datapath/y_r_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.970    u_adder_datapath/y_r_reg[67]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  u_adder_datapath/y_r_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    u_adder_datapath/y_r_reg[71]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  u_adder_datapath/y_r_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    u_adder_datapath/y_r_reg[75]_i_1_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  u_adder_datapath/y_r_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    u_adder_datapath/y_r_reg[79]_i_1_n_0
    SLICE_X112Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  u_adder_datapath/y_r_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    u_adder_datapath/y_r_reg[83]_i_1_n_0
    SLICE_X112Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  u_adder_datapath/y_r_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    u_adder_datapath/y_r_reg[87]_i_1_n_0
    SLICE_X112Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  u_adder_datapath/y_r_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    u_adder_datapath/y_r_reg[91]_i_1_n_0
    SLICE_X112Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  u_adder_datapath/y_r_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    u_adder_datapath/y_r_reg[95]_i_1_n_0
    SLICE_X112Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  u_adder_datapath/y_r_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    u_adder_datapath/y_r_reg[99]_i_1_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  u_adder_datapath/y_r_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    u_adder_datapath/y_r_reg[103]_i_1_n_0
    SLICE_X112Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  u_adder_datapath/y_r_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    u_adder_datapath/y_r_reg[107]_i_1_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  u_adder_datapath/y_r_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    u_adder_datapath/y_r_reg[111]_i_1_n_0
    SLICE_X112Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  u_adder_datapath/y_r_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    u_adder_datapath/y_r_reg[115]_i_1_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  u_adder_datapath/y_r_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    u_adder_datapath/y_r_reg[119]_i_1_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.814 r  u_adder_datapath/y_r_reg[123]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.814    u_adder_datapath/y_r_reg[123]_i_1_n_6
    SLICE_X112Y63        FDCE                                         r  u_adder_datapath/y_r_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.681     9.582    u_adder_datapath/CLK
    SLICE_X112Y63        FDCE                                         r  u_adder_datapath/y_r_reg[121]/C
                         clock pessimism              0.342     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X112Y63        FDCE (Setup_fdce_C_D)        0.109     9.998    u_adder_datapath/y_r_reg[121]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                         -10.814    
  -------------------------------------------------------------------
                         slack                                 -0.816    

Slack (VIOLATED) :        -0.808ns  (required time - arrival time)
  Source:                 u_adder_datapath/y_r_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/y_r_reg[123]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 4.883ns (85.941%)  route 0.799ns (14.059%))
  Logic Levels:           32  (CARRY4=31 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 9.582 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.881     5.125    u_adder_datapath/CLK
    SLICE_X112Y41        FDCE                                         r  u_adder_datapath/y_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDCE (Prop_fdce_C_Q)         0.518     5.643 r  u_adder_datapath/y_r_reg[33]/Q
                         net (fo=1, routed)           0.798     6.441    u_adder_datapath/p_0_in[1]
    SLICE_X112Y33        LUT4 (Prop_lut4_I1_O)        0.124     6.565 r  u_adder_datapath/y_r[3]_i_8/O
                         net (fo=1, routed)           0.000     6.565    u_adder_datapath/y_r[3]_i_8_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.098 r  u_adder_datapath/y_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    u_adder_datapath/y_r_reg[3]_i_1_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  u_adder_datapath/y_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    u_adder_datapath/y_r_reg[7]_i_1_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  u_adder_datapath/y_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    u_adder_datapath/y_r_reg[11]_i_1_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  u_adder_datapath/y_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    u_adder_datapath/y_r_reg[15]_i_1_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  u_adder_datapath/y_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    u_adder_datapath/y_r_reg[19]_i_1_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  u_adder_datapath/y_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    u_adder_datapath/y_r_reg[23]_i_1_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  u_adder_datapath/y_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    u_adder_datapath/y_r_reg[27]_i_1_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  u_adder_datapath/y_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    u_adder_datapath/y_r_reg[31]_i_1_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  u_adder_datapath/y_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    u_adder_datapath/y_r_reg[35]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  u_adder_datapath/y_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    u_adder_datapath/y_r_reg[39]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  u_adder_datapath/y_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    u_adder_datapath/y_r_reg[43]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  u_adder_datapath/y_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    u_adder_datapath/y_r_reg[47]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  u_adder_datapath/y_r_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    u_adder_datapath/y_r_reg[51]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  u_adder_datapath/y_r_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    u_adder_datapath/y_r_reg[55]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  u_adder_datapath/y_r_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    u_adder_datapath/y_r_reg[59]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  u_adder_datapath/y_r_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    u_adder_datapath/y_r_reg[63]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  u_adder_datapath/y_r_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.970    u_adder_datapath/y_r_reg[67]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  u_adder_datapath/y_r_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    u_adder_datapath/y_r_reg[71]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  u_adder_datapath/y_r_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    u_adder_datapath/y_r_reg[75]_i_1_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  u_adder_datapath/y_r_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    u_adder_datapath/y_r_reg[79]_i_1_n_0
    SLICE_X112Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  u_adder_datapath/y_r_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    u_adder_datapath/y_r_reg[83]_i_1_n_0
    SLICE_X112Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  u_adder_datapath/y_r_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    u_adder_datapath/y_r_reg[87]_i_1_n_0
    SLICE_X112Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  u_adder_datapath/y_r_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    u_adder_datapath/y_r_reg[91]_i_1_n_0
    SLICE_X112Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  u_adder_datapath/y_r_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    u_adder_datapath/y_r_reg[95]_i_1_n_0
    SLICE_X112Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  u_adder_datapath/y_r_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    u_adder_datapath/y_r_reg[99]_i_1_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  u_adder_datapath/y_r_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    u_adder_datapath/y_r_reg[103]_i_1_n_0
    SLICE_X112Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  u_adder_datapath/y_r_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    u_adder_datapath/y_r_reg[107]_i_1_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  u_adder_datapath/y_r_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    u_adder_datapath/y_r_reg[111]_i_1_n_0
    SLICE_X112Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  u_adder_datapath/y_r_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    u_adder_datapath/y_r_reg[115]_i_1_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  u_adder_datapath/y_r_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    u_adder_datapath/y_r_reg[119]_i_1_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.806 r  u_adder_datapath/y_r_reg[123]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.806    u_adder_datapath/y_r_reg[123]_i_1_n_4
    SLICE_X112Y63        FDCE                                         r  u_adder_datapath/y_r_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.681     9.582    u_adder_datapath/CLK
    SLICE_X112Y63        FDCE                                         r  u_adder_datapath/y_r_reg[123]/C
                         clock pessimism              0.342     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X112Y63        FDCE (Setup_fdce_C_D)        0.109     9.998    u_adder_datapath/y_r_reg[123]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                 -0.808    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 u_adder_datapath/y_r_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/y_r_reg[122]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 4.807ns (85.750%)  route 0.799ns (14.250%))
  Logic Levels:           32  (CARRY4=31 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 9.582 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.881     5.125    u_adder_datapath/CLK
    SLICE_X112Y41        FDCE                                         r  u_adder_datapath/y_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDCE (Prop_fdce_C_Q)         0.518     5.643 r  u_adder_datapath/y_r_reg[33]/Q
                         net (fo=1, routed)           0.798     6.441    u_adder_datapath/p_0_in[1]
    SLICE_X112Y33        LUT4 (Prop_lut4_I1_O)        0.124     6.565 r  u_adder_datapath/y_r[3]_i_8/O
                         net (fo=1, routed)           0.000     6.565    u_adder_datapath/y_r[3]_i_8_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.098 r  u_adder_datapath/y_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    u_adder_datapath/y_r_reg[3]_i_1_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  u_adder_datapath/y_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    u_adder_datapath/y_r_reg[7]_i_1_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  u_adder_datapath/y_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    u_adder_datapath/y_r_reg[11]_i_1_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  u_adder_datapath/y_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    u_adder_datapath/y_r_reg[15]_i_1_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  u_adder_datapath/y_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    u_adder_datapath/y_r_reg[19]_i_1_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  u_adder_datapath/y_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    u_adder_datapath/y_r_reg[23]_i_1_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  u_adder_datapath/y_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    u_adder_datapath/y_r_reg[27]_i_1_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  u_adder_datapath/y_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    u_adder_datapath/y_r_reg[31]_i_1_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  u_adder_datapath/y_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    u_adder_datapath/y_r_reg[35]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  u_adder_datapath/y_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    u_adder_datapath/y_r_reg[39]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  u_adder_datapath/y_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    u_adder_datapath/y_r_reg[43]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  u_adder_datapath/y_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    u_adder_datapath/y_r_reg[47]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  u_adder_datapath/y_r_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    u_adder_datapath/y_r_reg[51]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  u_adder_datapath/y_r_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    u_adder_datapath/y_r_reg[55]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  u_adder_datapath/y_r_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    u_adder_datapath/y_r_reg[59]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  u_adder_datapath/y_r_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    u_adder_datapath/y_r_reg[63]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  u_adder_datapath/y_r_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.970    u_adder_datapath/y_r_reg[67]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  u_adder_datapath/y_r_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    u_adder_datapath/y_r_reg[71]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  u_adder_datapath/y_r_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    u_adder_datapath/y_r_reg[75]_i_1_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  u_adder_datapath/y_r_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    u_adder_datapath/y_r_reg[79]_i_1_n_0
    SLICE_X112Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  u_adder_datapath/y_r_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    u_adder_datapath/y_r_reg[83]_i_1_n_0
    SLICE_X112Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  u_adder_datapath/y_r_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    u_adder_datapath/y_r_reg[87]_i_1_n_0
    SLICE_X112Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  u_adder_datapath/y_r_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    u_adder_datapath/y_r_reg[91]_i_1_n_0
    SLICE_X112Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  u_adder_datapath/y_r_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    u_adder_datapath/y_r_reg[95]_i_1_n_0
    SLICE_X112Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  u_adder_datapath/y_r_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    u_adder_datapath/y_r_reg[99]_i_1_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  u_adder_datapath/y_r_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    u_adder_datapath/y_r_reg[103]_i_1_n_0
    SLICE_X112Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  u_adder_datapath/y_r_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    u_adder_datapath/y_r_reg[107]_i_1_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  u_adder_datapath/y_r_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    u_adder_datapath/y_r_reg[111]_i_1_n_0
    SLICE_X112Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  u_adder_datapath/y_r_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    u_adder_datapath/y_r_reg[115]_i_1_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  u_adder_datapath/y_r_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    u_adder_datapath/y_r_reg[119]_i_1_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.730 r  u_adder_datapath/y_r_reg[123]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.730    u_adder_datapath/y_r_reg[123]_i_1_n_5
    SLICE_X112Y63        FDCE                                         r  u_adder_datapath/y_r_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.681     9.582    u_adder_datapath/CLK
    SLICE_X112Y63        FDCE                                         r  u_adder_datapath/y_r_reg[122]/C
                         clock pessimism              0.342     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X112Y63        FDCE (Setup_fdce_C_D)        0.109     9.998    u_adder_datapath/y_r_reg[122]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 u_adder_datapath/y_r_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/y_r_reg[120]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 4.787ns (85.699%)  route 0.799ns (14.301%))
  Logic Levels:           32  (CARRY4=31 LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 9.582 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.881     5.125    u_adder_datapath/CLK
    SLICE_X112Y41        FDCE                                         r  u_adder_datapath/y_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDCE (Prop_fdce_C_Q)         0.518     5.643 r  u_adder_datapath/y_r_reg[33]/Q
                         net (fo=1, routed)           0.798     6.441    u_adder_datapath/p_0_in[1]
    SLICE_X112Y33        LUT4 (Prop_lut4_I1_O)        0.124     6.565 r  u_adder_datapath/y_r[3]_i_8/O
                         net (fo=1, routed)           0.000     6.565    u_adder_datapath/y_r[3]_i_8_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.098 r  u_adder_datapath/y_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    u_adder_datapath/y_r_reg[3]_i_1_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  u_adder_datapath/y_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    u_adder_datapath/y_r_reg[7]_i_1_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  u_adder_datapath/y_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    u_adder_datapath/y_r_reg[11]_i_1_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  u_adder_datapath/y_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    u_adder_datapath/y_r_reg[15]_i_1_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  u_adder_datapath/y_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    u_adder_datapath/y_r_reg[19]_i_1_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  u_adder_datapath/y_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    u_adder_datapath/y_r_reg[23]_i_1_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  u_adder_datapath/y_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    u_adder_datapath/y_r_reg[27]_i_1_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  u_adder_datapath/y_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    u_adder_datapath/y_r_reg[31]_i_1_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  u_adder_datapath/y_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    u_adder_datapath/y_r_reg[35]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  u_adder_datapath/y_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    u_adder_datapath/y_r_reg[39]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  u_adder_datapath/y_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    u_adder_datapath/y_r_reg[43]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  u_adder_datapath/y_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    u_adder_datapath/y_r_reg[47]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  u_adder_datapath/y_r_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    u_adder_datapath/y_r_reg[51]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  u_adder_datapath/y_r_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    u_adder_datapath/y_r_reg[55]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  u_adder_datapath/y_r_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    u_adder_datapath/y_r_reg[59]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  u_adder_datapath/y_r_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    u_adder_datapath/y_r_reg[63]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  u_adder_datapath/y_r_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.970    u_adder_datapath/y_r_reg[67]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  u_adder_datapath/y_r_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    u_adder_datapath/y_r_reg[71]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  u_adder_datapath/y_r_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    u_adder_datapath/y_r_reg[75]_i_1_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  u_adder_datapath/y_r_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    u_adder_datapath/y_r_reg[79]_i_1_n_0
    SLICE_X112Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  u_adder_datapath/y_r_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    u_adder_datapath/y_r_reg[83]_i_1_n_0
    SLICE_X112Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  u_adder_datapath/y_r_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    u_adder_datapath/y_r_reg[87]_i_1_n_0
    SLICE_X112Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  u_adder_datapath/y_r_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    u_adder_datapath/y_r_reg[91]_i_1_n_0
    SLICE_X112Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  u_adder_datapath/y_r_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    u_adder_datapath/y_r_reg[95]_i_1_n_0
    SLICE_X112Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  u_adder_datapath/y_r_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    u_adder_datapath/y_r_reg[99]_i_1_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  u_adder_datapath/y_r_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    u_adder_datapath/y_r_reg[103]_i_1_n_0
    SLICE_X112Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  u_adder_datapath/y_r_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    u_adder_datapath/y_r_reg[107]_i_1_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  u_adder_datapath/y_r_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    u_adder_datapath/y_r_reg[111]_i_1_n_0
    SLICE_X112Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  u_adder_datapath/y_r_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    u_adder_datapath/y_r_reg[115]_i_1_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.491 r  u_adder_datapath/y_r_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    u_adder_datapath/y_r_reg[119]_i_1_n_0
    SLICE_X112Y63        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.710 r  u_adder_datapath/y_r_reg[123]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.710    u_adder_datapath/y_r_reg[123]_i_1_n_7
    SLICE_X112Y63        FDCE                                         r  u_adder_datapath/y_r_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.681     9.582    u_adder_datapath/CLK
    SLICE_X112Y63        FDCE                                         r  u_adder_datapath/y_r_reg[120]/C
                         clock pessimism              0.342     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X112Y63        FDCE (Setup_fdce_C_D)        0.109     9.998    u_adder_datapath/y_r_reg[120]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                 -0.712    

Slack (VIOLATED) :        -0.698ns  (required time - arrival time)
  Source:                 u_adder_datapath/y_r_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/y_r_reg[117]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 4.774ns (85.666%)  route 0.799ns (14.334%))
  Logic Levels:           31  (CARRY4=30 LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 9.583 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.881     5.125    u_adder_datapath/CLK
    SLICE_X112Y41        FDCE                                         r  u_adder_datapath/y_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDCE (Prop_fdce_C_Q)         0.518     5.643 r  u_adder_datapath/y_r_reg[33]/Q
                         net (fo=1, routed)           0.798     6.441    u_adder_datapath/p_0_in[1]
    SLICE_X112Y33        LUT4 (Prop_lut4_I1_O)        0.124     6.565 r  u_adder_datapath/y_r[3]_i_8/O
                         net (fo=1, routed)           0.000     6.565    u_adder_datapath/y_r[3]_i_8_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.098 r  u_adder_datapath/y_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    u_adder_datapath/y_r_reg[3]_i_1_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  u_adder_datapath/y_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    u_adder_datapath/y_r_reg[7]_i_1_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  u_adder_datapath/y_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    u_adder_datapath/y_r_reg[11]_i_1_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  u_adder_datapath/y_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    u_adder_datapath/y_r_reg[15]_i_1_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  u_adder_datapath/y_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    u_adder_datapath/y_r_reg[19]_i_1_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  u_adder_datapath/y_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    u_adder_datapath/y_r_reg[23]_i_1_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  u_adder_datapath/y_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    u_adder_datapath/y_r_reg[27]_i_1_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  u_adder_datapath/y_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    u_adder_datapath/y_r_reg[31]_i_1_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  u_adder_datapath/y_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    u_adder_datapath/y_r_reg[35]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  u_adder_datapath/y_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    u_adder_datapath/y_r_reg[39]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  u_adder_datapath/y_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    u_adder_datapath/y_r_reg[43]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  u_adder_datapath/y_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    u_adder_datapath/y_r_reg[47]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  u_adder_datapath/y_r_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    u_adder_datapath/y_r_reg[51]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  u_adder_datapath/y_r_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    u_adder_datapath/y_r_reg[55]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  u_adder_datapath/y_r_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    u_adder_datapath/y_r_reg[59]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  u_adder_datapath/y_r_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    u_adder_datapath/y_r_reg[63]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  u_adder_datapath/y_r_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.970    u_adder_datapath/y_r_reg[67]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  u_adder_datapath/y_r_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    u_adder_datapath/y_r_reg[71]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  u_adder_datapath/y_r_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    u_adder_datapath/y_r_reg[75]_i_1_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  u_adder_datapath/y_r_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    u_adder_datapath/y_r_reg[79]_i_1_n_0
    SLICE_X112Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  u_adder_datapath/y_r_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    u_adder_datapath/y_r_reg[83]_i_1_n_0
    SLICE_X112Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  u_adder_datapath/y_r_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    u_adder_datapath/y_r_reg[87]_i_1_n_0
    SLICE_X112Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  u_adder_datapath/y_r_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    u_adder_datapath/y_r_reg[91]_i_1_n_0
    SLICE_X112Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  u_adder_datapath/y_r_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    u_adder_datapath/y_r_reg[95]_i_1_n_0
    SLICE_X112Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  u_adder_datapath/y_r_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    u_adder_datapath/y_r_reg[99]_i_1_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  u_adder_datapath/y_r_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    u_adder_datapath/y_r_reg[103]_i_1_n_0
    SLICE_X112Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  u_adder_datapath/y_r_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    u_adder_datapath/y_r_reg[107]_i_1_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  u_adder_datapath/y_r_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    u_adder_datapath/y_r_reg[111]_i_1_n_0
    SLICE_X112Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  u_adder_datapath/y_r_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    u_adder_datapath/y_r_reg[115]_i_1_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.697 r  u_adder_datapath/y_r_reg[119]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.697    u_adder_datapath/y_r_reg[119]_i_1_n_6
    SLICE_X112Y62        FDCE                                         r  u_adder_datapath/y_r_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.682     9.583    u_adder_datapath/CLK
    SLICE_X112Y62        FDCE                                         r  u_adder_datapath/y_r_reg[117]/C
                         clock pessimism              0.342     9.925    
                         clock uncertainty           -0.035     9.890    
    SLICE_X112Y62        FDCE (Setup_fdce_C_D)        0.109     9.999    u_adder_datapath/y_r_reg[117]
  -------------------------------------------------------------------
                         required time                          9.999    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                 -0.698    

Slack (VIOLATED) :        -0.690ns  (required time - arrival time)
  Source:                 u_adder_datapath/y_r_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/y_r_reg[119]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 4.766ns (85.645%)  route 0.799ns (14.355%))
  Logic Levels:           31  (CARRY4=30 LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 9.583 - 5.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.881     5.125    u_adder_datapath/CLK
    SLICE_X112Y41        FDCE                                         r  u_adder_datapath/y_r_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y41        FDCE (Prop_fdce_C_Q)         0.518     5.643 r  u_adder_datapath/y_r_reg[33]/Q
                         net (fo=1, routed)           0.798     6.441    u_adder_datapath/p_0_in[1]
    SLICE_X112Y33        LUT4 (Prop_lut4_I1_O)        0.124     6.565 r  u_adder_datapath/y_r[3]_i_8/O
                         net (fo=1, routed)           0.000     6.565    u_adder_datapath/y_r[3]_i_8_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.098 r  u_adder_datapath/y_r_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    u_adder_datapath/y_r_reg[3]_i_1_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  u_adder_datapath/y_r_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    u_adder_datapath/y_r_reg[7]_i_1_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  u_adder_datapath/y_r_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    u_adder_datapath/y_r_reg[11]_i_1_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  u_adder_datapath/y_r_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    u_adder_datapath/y_r_reg[15]_i_1_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.566 r  u_adder_datapath/y_r_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    u_adder_datapath/y_r_reg[19]_i_1_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.683 r  u_adder_datapath/y_r_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.683    u_adder_datapath/y_r_reg[23]_i_1_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.800 r  u_adder_datapath/y_r_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.800    u_adder_datapath/y_r_reg[27]_i_1_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.917 r  u_adder_datapath/y_r_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    u_adder_datapath/y_r_reg[31]_i_1_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.034 r  u_adder_datapath/y_r_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.034    u_adder_datapath/y_r_reg[35]_i_1_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  u_adder_datapath/y_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.151    u_adder_datapath/y_r_reg[39]_i_1_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  u_adder_datapath/y_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.268    u_adder_datapath/y_r_reg[43]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  u_adder_datapath/y_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.385    u_adder_datapath/y_r_reg[47]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.502 r  u_adder_datapath/y_r_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.502    u_adder_datapath/y_r_reg[51]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.619 r  u_adder_datapath/y_r_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.619    u_adder_datapath/y_r_reg[55]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.736 r  u_adder_datapath/y_r_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.736    u_adder_datapath/y_r_reg[59]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.853 r  u_adder_datapath/y_r_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.853    u_adder_datapath/y_r_reg[63]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.970 r  u_adder_datapath/y_r_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.970    u_adder_datapath/y_r_reg[67]_i_1_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.087 r  u_adder_datapath/y_r_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.087    u_adder_datapath/y_r_reg[71]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.204 r  u_adder_datapath/y_r_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    u_adder_datapath/y_r_reg[75]_i_1_n_0
    SLICE_X112Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.321 r  u_adder_datapath/y_r_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.321    u_adder_datapath/y_r_reg[79]_i_1_n_0
    SLICE_X112Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.438 r  u_adder_datapath/y_r_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.438    u_adder_datapath/y_r_reg[83]_i_1_n_0
    SLICE_X112Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.555 r  u_adder_datapath/y_r_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.555    u_adder_datapath/y_r_reg[87]_i_1_n_0
    SLICE_X112Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.672 r  u_adder_datapath/y_r_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.672    u_adder_datapath/y_r_reg[91]_i_1_n_0
    SLICE_X112Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.789 r  u_adder_datapath/y_r_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.789    u_adder_datapath/y_r_reg[95]_i_1_n_0
    SLICE_X112Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.906 r  u_adder_datapath/y_r_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.906    u_adder_datapath/y_r_reg[99]_i_1_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.023 r  u_adder_datapath/y_r_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    u_adder_datapath/y_r_reg[103]_i_1_n_0
    SLICE_X112Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.140 r  u_adder_datapath/y_r_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.140    u_adder_datapath/y_r_reg[107]_i_1_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.257 r  u_adder_datapath/y_r_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.257    u_adder_datapath/y_r_reg[111]_i_1_n_0
    SLICE_X112Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.374 r  u_adder_datapath/y_r_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    u_adder_datapath/y_r_reg[115]_i_1_n_0
    SLICE_X112Y62        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.689 r  u_adder_datapath/y_r_reg[119]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.689    u_adder_datapath/y_r_reg[119]_i_1_n_4
    SLICE_X112Y62        FDCE                                         r  u_adder_datapath/y_r_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         1.682     9.583    u_adder_datapath/CLK
    SLICE_X112Y62        FDCE                                         r  u_adder_datapath/y_r_reg[119]/C
                         clock pessimism              0.342     9.925    
                         clock uncertainty           -0.035     9.890    
    SLICE_X112Y62        FDCE (Setup_fdce_C_D)        0.109     9.999    u_adder_datapath/y_r_reg[119]
  -------------------------------------------------------------------
                         required time                          9.999    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                 -0.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_adder_datapath/a_r_reg[78]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/a_r_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.676%)  route 0.254ns (64.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.637     1.504    u_adder_datapath/CLK
    SLICE_X111Y52        FDCE                                         r  u_adder_datapath/a_r_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDCE (Prop_fdce_C_Q)         0.141     1.645 r  u_adder_datapath/a_r_reg[78]/Q
                         net (fo=2, routed)           0.254     1.899    u_adder_datapath/a_nxt[46]
    SLICE_X113Y44        FDCE                                         r  u_adder_datapath/a_r_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.913     2.028    u_adder_datapath/CLK
    SLICE_X113Y44        FDCE                                         r  u_adder_datapath/a_r_reg[46]/C
                         clock pessimism             -0.248     1.780    
    SLICE_X113Y44        FDCE (Hold_fdce_C_D)         0.076     1.856    u_adder_datapath/a_r_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_adder_datapath/a_r_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/a_r_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.825%)  route 0.253ns (64.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.637     1.504    u_adder_datapath/CLK
    SLICE_X113Y50        FDCE                                         r  u_adder_datapath/a_r_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDCE (Prop_fdce_C_Q)         0.141     1.645 r  u_adder_datapath/a_r_reg[71]/Q
                         net (fo=2, routed)           0.253     1.897    u_adder_datapath/a_nxt[39]
    SLICE_X111Y42        FDCE                                         r  u_adder_datapath/a_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.912     2.027    u_adder_datapath/CLK
    SLICE_X111Y42        FDCE                                         r  u_adder_datapath/a_r_reg[39]/C
                         clock pessimism             -0.248     1.779    
    SLICE_X111Y42        FDCE (Hold_fdce_C_D)         0.072     1.851    u_adder_datapath/a_r_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_adder_datapath/a_r_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/a_r_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.920%)  route 0.252ns (64.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.637     1.504    u_adder_datapath/CLK
    SLICE_X113Y50        FDCE                                         r  u_adder_datapath/a_r_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDCE (Prop_fdce_C_Q)         0.141     1.645 r  u_adder_datapath/a_r_reg[68]/Q
                         net (fo=2, routed)           0.252     1.896    u_adder_datapath/a_nxt[36]
    SLICE_X111Y42        FDCE                                         r  u_adder_datapath/a_r_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.912     2.027    u_adder_datapath/CLK
    SLICE_X111Y42        FDCE                                         r  u_adder_datapath/a_r_reg[36]/C
                         clock pessimism             -0.248     1.779    
    SLICE_X111Y42        FDCE (Hold_fdce_C_D)         0.070     1.849    u_adder_datapath/a_r_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_adder_datapath/a_r_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/a_r_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.006%)  route 0.251ns (63.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.637     1.504    u_adder_datapath/CLK
    SLICE_X113Y50        FDCE                                         r  u_adder_datapath/a_r_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y50        FDCE (Prop_fdce_C_Q)         0.141     1.645 r  u_adder_datapath/a_r_reg[69]/Q
                         net (fo=2, routed)           0.251     1.895    u_adder_datapath/a_nxt[37]
    SLICE_X111Y42        FDCE                                         r  u_adder_datapath/a_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.912     2.027    u_adder_datapath/CLK
    SLICE_X111Y42        FDCE                                         r  u_adder_datapath/a_r_reg[37]/C
                         clock pessimism             -0.248     1.779    
    SLICE_X111Y42        FDCE (Hold_fdce_C_D)         0.066     1.845    u_adder_datapath/a_r_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_adder_datapath/a_r_reg[87]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/a_r_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.321%)  route 0.258ns (64.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.636     1.503    u_adder_datapath/CLK
    SLICE_X113Y54        FDCE                                         r  u_adder_datapath/a_r_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.141     1.644 r  u_adder_datapath/a_r_reg[87]/Q
                         net (fo=2, routed)           0.258     1.902    u_adder_datapath/a_nxt[55]
    SLICE_X111Y46        FDCE                                         r  u_adder_datapath/a_r_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.913     2.028    u_adder_datapath/CLK
    SLICE_X111Y46        FDCE                                         r  u_adder_datapath/a_r_reg[55]/C
                         clock pessimism             -0.248     1.780    
    SLICE_X111Y46        FDCE (Hold_fdce_C_D)         0.070     1.850    u_adder_datapath/a_r_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_adder_datapath/a_r_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/a_r_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.365%)  route 0.236ns (62.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.636     1.503    u_adder_datapath/CLK
    SLICE_X113Y54        FDCE                                         r  u_adder_datapath/a_r_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.141     1.644 r  u_adder_datapath/a_r_reg[84]/Q
                         net (fo=2, routed)           0.236     1.880    u_adder_datapath/a_nxt[52]
    SLICE_X113Y47        FDCE                                         r  u_adder_datapath/a_r_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.914     2.029    u_adder_datapath/CLK
    SLICE_X113Y47        FDCE                                         r  u_adder_datapath/a_r_reg[52]/C
                         clock pessimism             -0.248     1.781    
    SLICE_X113Y47        FDCE (Hold_fdce_C_D)         0.047     1.828    u_adder_datapath/a_r_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_adder_datapath/a_r_reg[85]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/a_r_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.071%)  route 0.261ns (64.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.636     1.503    u_adder_datapath/CLK
    SLICE_X113Y54        FDCE                                         r  u_adder_datapath/a_r_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.141     1.644 r  u_adder_datapath/a_r_reg[85]/Q
                         net (fo=2, routed)           0.261     1.905    u_adder_datapath/a_nxt[53]
    SLICE_X111Y46        FDCE                                         r  u_adder_datapath/a_r_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.913     2.028    u_adder_datapath/CLK
    SLICE_X111Y46        FDCE                                         r  u_adder_datapath/a_r_reg[53]/C
                         clock pessimism             -0.248     1.780    
    SLICE_X111Y46        FDCE (Hold_fdce_C_D)         0.070     1.850    u_adder_datapath/a_r_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_adder_datapath/b_r_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/b_r_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.025%)  route 0.262ns (64.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.637     1.504    u_adder_datapath/CLK
    SLICE_X111Y50        FDCE                                         r  u_adder_datapath/b_r_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.141     1.645 r  u_adder_datapath/b_r_reg[71]/Q
                         net (fo=3, routed)           0.262     1.906    u_adder_datapath/b_nxt[39]
    SLICE_X113Y42        FDCE                                         r  u_adder_datapath/b_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.912     2.027    u_adder_datapath/CLK
    SLICE_X113Y42        FDCE                                         r  u_adder_datapath/b_r_reg[39]/C
                         clock pessimism             -0.248     1.779    
    SLICE_X113Y42        FDCE (Hold_fdce_C_D)         0.072     1.851    u_adder_datapath/b_r_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_adder_datapath/a_r_reg[86]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/a_r_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.071%)  route 0.261ns (64.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.636     1.503    u_adder_datapath/CLK
    SLICE_X113Y54        FDCE                                         r  u_adder_datapath/a_r_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDCE (Prop_fdce_C_Q)         0.141     1.644 r  u_adder_datapath/a_r_reg[86]/Q
                         net (fo=2, routed)           0.261     1.905    u_adder_datapath/a_nxt[54]
    SLICE_X111Y46        FDCE                                         r  u_adder_datapath/a_r_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.913     2.028    u_adder_datapath/CLK
    SLICE_X111Y46        FDCE                                         r  u_adder_datapath/a_r_reg[54]/C
                         clock pessimism             -0.248     1.780    
    SLICE_X111Y46        FDCE (Hold_fdce_C_D)         0.066     1.846    u_adder_datapath/a_r_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_adder_datapath/b_r_reg[89]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_adder_datapath/b_r_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.062%)  route 0.217ns (62.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.636     1.503    u_adder_datapath/CLK
    SLICE_X113Y56        FDCE                                         r  u_adder_datapath/b_r_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDCE (Prop_fdce_C_Q)         0.128     1.631 r  u_adder_datapath/b_r_reg[89]/Q
                         net (fo=3, routed)           0.217     1.848    u_adder_datapath/b_nxt[57]
    SLICE_X113Y48        FDCE                                         r  u_adder_datapath/b_r_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=391, routed)         0.914     2.029    u_adder_datapath/CLK
    SLICE_X113Y48        FDCE                                         r  u_adder_datapath/b_r_reg[57]/C
                         clock pessimism             -0.248     1.781    
    SLICE_X113Y48        FDCE (Hold_fdce_C_D)        -0.007     1.774    u_adder_datapath/b_r_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X113Y59   u_adder_datapath/a_r_reg[121]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X113Y57   u_adder_datapath/a_r_reg[122]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X113Y59   u_adder_datapath/a_r_reg[123]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X113Y57   u_adder_datapath/a_r_reg[124]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X113Y52   u_adder_datapath/a_r_reg[125]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X113Y51   u_adder_datapath/a_r_reg[126]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X113Y52   u_adder_datapath/a_r_reg[127]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X113Y37   u_adder_datapath/a_r_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X113Y35   u_adder_datapath/a_r_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X113Y59   u_adder_datapath/a_r_reg[121]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X113Y59   u_adder_datapath/a_r_reg[123]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X113Y52   u_adder_datapath/a_r_reg[125]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X113Y51   u_adder_datapath/a_r_reg[126]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X113Y52   u_adder_datapath/a_r_reg[127]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X113Y55   u_adder_datapath/a_r_reg[88]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X113Y55   u_adder_datapath/a_r_reg[89]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X113Y55   u_adder_datapath/a_r_reg[90]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X113Y55   u_adder_datapath/a_r_reg[91]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X113Y56   u_adder_datapath/a_r_reg[92]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X113Y40   u_adder_datapath/b_r_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X113Y40   u_adder_datapath/b_r_reg[30]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y40   u_adder_datapath/y_r_reg[30]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y40   u_adder_datapath/y_r_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y41   u_adder_datapath/y_r_reg[32]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y41   u_adder_datapath/y_r_reg[33]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y41   u_adder_datapath/y_r_reg[34]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y41   u_adder_datapath/y_r_reg[35]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y42   u_adder_datapath/y_r_reg[36]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X112Y42   u_adder_datapath/y_r_reg[37]/C



