

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo'
================================================================
* Date:           Tue May  9 01:01:56 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        3_3_3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.268|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  262146|  262146|  262146|  262146|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  262144|  262144|         2|          1|          1|  262144|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     124|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      30|
|Register         |        -|      -|      84|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      84|     154|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |o_1_fu_149_p2                     |     +    |      0|  0|  32|           1|          32|
    |t_1_fu_137_p2                     |     +    |      0|  0|  19|          19|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   1|           1|           1|
    |ap_condition_70                   |    and   |      0|  0|   1|           1|           1|
    |ap_predicate_op23_read_state3     |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_131_p2                |   icmp   |      0|  0|   8|          19|          20|
    |tmp_fu_143_p2                     |   icmp   |      0|  0|  12|          32|           1|
    |tmp_s_fu_155_p2                   |   icmp   |      0|  0|  12|          32|           3|
    |ap_block_state1                   |    or    |      0|  0|   1|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   1|           1|           1|
    |p_s_fu_161_p3                     |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 124|         112|          66|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |   3|          4|    1|          4|
    |ap_done                            |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   3|          3|    1|          3|
    |ap_phi_mux_p_Val2_s_phi_fu_124_p4  |   3|          3|   32|         96|
    |in_V_V_blk_n                       |   3|          2|    1|          2|
    |o_reg_99                           |   3|          2|   32|         64|
    |out_V_V_blk_n                      |   3|          2|    1|          2|
    |p_1_reg_87                         |   3|          2|   24|         48|
    |real_start                         |   3|          2|    1|          2|
    |t_reg_110                          |   3|          2|   19|         38|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  30|         24|  113|        261|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_reg_189         |   1|   0|    1|          0|
    |o_reg_99                 |  32|   0|   32|          0|
    |p_1_reg_87               |  24|   0|   24|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |t_reg_110                |  19|   0|   19|          0|
    |tmp_reg_198              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  84|   0|   84|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|start_out       | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|start_write     | out |    1| ap_ctrl_hs | StreamingDataWidthCo | return value |
|in_V_V_dout     |  in |   32|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_din     | out |    8|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
+----------------+-----+-----+------------+----------------------+--------------+

