Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: omega_network.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "omega_network.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "omega_network"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : omega_network
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_13\mux_2_1.vhd" into library work
Parsing entity <mux_2_1>.
Parsing architecture <dataflow> of entity <mux_2_1>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_13\demux_1_2.vhd" into library work
Parsing entity <demux_1_2>.
Parsing architecture <Behavioral> of entity <demux_1_2>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_13\switch.vhd" into library work
Parsing entity <switch>.
Parsing architecture <structural> of entity <switch>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_13\mux_4_1.vhd" into library work
Parsing entity <mux_4_1>.
Parsing architecture <dataflow> of entity <mux_4_1>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_13\logic_arbiter.vhd" into library work
Parsing entity <logic_arbiter>.
Parsing architecture <Behavioral> of entity <logic_arbiter>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_13\demux_1_4.vhd" into library work
Parsing entity <demux_1_4>.
Parsing architecture <Behavioral> of entity <demux_1_4>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_13\operative_unit.vhd" into library work
Parsing entity <operative_unit>.
Parsing architecture <structural> of entity <operative_unit>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_13\decoder_2_4.vhd" into library work
Parsing entity <decoder_2_4>.
Parsing architecture <Behavioral> of entity <decoder_2_4>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_13\control_unit.vhd" into library work
Parsing entity <control_unit>.
Parsing architecture <structural> of entity <control_unit>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_13\omega_network.vhd" into library work
Parsing entity <omega_network>.
Parsing architecture <structural> of entity <omega_network>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <omega_network> (architecture <structural>) from library <work>.

Elaborating entity <control_unit> (architecture <structural>) from library <work>.

Elaborating entity <mux_4_1> (architecture <dataflow>) from library <work>.

Elaborating entity <demux_1_4> (architecture <Behavioral>) from library <work>.

Elaborating entity <logic_arbiter> (architecture <Behavioral>) from library <work>.

Elaborating entity <operative_unit> (architecture <structural>) from library <work>.

Elaborating entity <switch> (architecture <structural>) from library <work>.

Elaborating entity <mux_2_1> (architecture <dataflow>) from library <work>.

Elaborating entity <demux_1_2> (architecture <Behavioral>) from library <work>.

Elaborating entity <decoder_2_4> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <omega_network>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_13\omega_network.vhd".
    Summary:
	no macro.
Unit <omega_network> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_13\control_unit.vhd".
    Summary:
	no macro.
Unit <control_unit> synthesized.

Synthesizing Unit <mux_4_1>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_13\mux_4_1.vhd".
    Found 2-bit 4-to-1 multiplexer for signal <y> created at line 11.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_4_1> synthesized.

Synthesizing Unit <demux_1_4>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_13\demux_1_4.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <y1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y3<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y3<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y4<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y4<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <demux_1_4> synthesized.

Synthesizing Unit <logic_arbiter>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_13\logic_arbiter.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <logic_arbiter> synthesized.

Synthesizing Unit <operative_unit>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_13\operative_unit.vhd".
    Summary:
	no macro.
Unit <operative_unit> synthesized.

Synthesizing Unit <switch>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_13\switch.vhd".
    Summary:
	no macro.
Unit <switch> synthesized.

Synthesizing Unit <mux_2_1>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_13\mux_2_1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_1> synthesized.

Synthesizing Unit <demux_1_2>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_13\demux_1_2.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <y1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
Unit <demux_1_2> synthesized.

Synthesizing Unit <decoder_2_4>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_13\decoder_2_4.vhd".
    Found 4x4-bit Read Only RAM for signal <y>
    Summary:
	inferred   1 RAM(s).
Unit <decoder_2_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Latches                                              : 24
 1-bit latch                                           : 24
# Multiplexers                                         : 7
 2-bit 2-to-1 multiplexer                              : 6
 2-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <decoder_2_4>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_y> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <x>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <y>             |          |
    -----------------------------------------------------------------------
Unit <decoder_2_4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Multiplexers                                         : 7
 2-bit 2-to-1 multiplexer                              : 6
 2-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <omega_network> ...

Optimizing unit <demux_1_4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block omega_network, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : omega_network.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 15
#      INV                         : 1
#      LUT2                        : 4
#      LUT3                        : 8
#      LUT6                        : 2
# FlipFlops/Latches                : 24
#      LD                          : 12
#      LD_1                        : 8
#      LDE_1                       : 4
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 18
#      IBUF                        : 10
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              16  out of  126800     0%  
 Number of Slice LUTs:                   15  out of  63400     0%  
    Number used as Logic:                15  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     23
   Number with an unused Flip Flop:       7  out of     23    30%  
   Number with an unused LUT:             8  out of     23    34%  
   Number of fully used LUT-FF pairs:     8  out of     23    34%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    210     9%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         3  out of    128     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)  | Load  |
----------------------------------------------------------------+------------------------+-------+
dst<1>                                                          | BUFGP                  | 8     |
dst<0>                                                          | BUFGP                  | 8     |
src<1>                                                          | IBUF+BUFG              | 2     |
c/dem/GND_6_o_GND_6_o_AND_8_o(c/dem/GND_6_o_GND_6_o_AND_8_o1:O) | NONE(*)(c/dem/y4_1)    | 2     |
c/dem/GND_6_o_GND_6_o_AND_4_o(c/dem/GND_6_o_GND_6_o_AND_4_o1:O) | NONE(*)(c/dem/y3_1)    | 2     |
c/dem/GND_6_o_s[1]_equal_1_o(c/dem/GND_6_o_s[1]_equal_1_o<1>1:O)| NONE(*)(c/dem/y2_1)    | 2     |
----------------------------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 0.902ns
   Maximum output required time after clock: 0.754ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dst<1>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.655ns (Levels of Logic = 2)
  Source:            src<0> (PAD)
  Destination:       o/s1/d/y1_1 (LATCH)
  Destination Clock: dst<1> rising

  Data Path: src<0> to o/s1/d/y1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.001   0.558  src_0_IBUF (c/en<0>)
     LUT3:I0->O            2   0.097   0.000  o/s1/m/Mmux_y21 (o/s1/temp<1>)
     LD_1:D                   -0.028          o/s1/d/y1_1
    ----------------------------------------
    Total                      0.655ns (0.098ns logic, 0.558ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dst<0>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.651ns (Levels of Logic = 2)
  Source:            src<1> (PAD)
  Destination:       o/s3/d/y1_1 (LATCH)
  Destination Clock: dst<0> rising

  Data Path: src<1> to o/s3/d/y1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.001   0.553  src_1_IBUF (c/en<1>)
     LUT3:I0->O            2   0.097   0.000  o/s3/m/Mmux_y21 (o/s3/temp<1>)
     LD_1:D                   -0.028          o/s3/d/y1_1
    ----------------------------------------
    Total                      0.651ns (0.098ns logic, 0.553ns route)
                                       (15.1% logic, 84.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'src<1>'
  Total number of paths / destination ports: 14 / 4
-------------------------------------------------------------------------
Offset:              0.837ns (Levels of Logic = 2)
  Source:            src<0> (PAD)
  Destination:       c/dem/y1_1 (LATCH)
  Destination Clock: src<1> rising

  Data Path: src<0> to c/dem/y1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.001   0.326  src_0_IBUF (c/en<0>)
     INV:I->O              2   0.113   0.283  c/dem/s<0>_inv1_INV_0 (c/dem/s<0>_inv)
     LDE_1:GE                  0.095          c/dem/y1_0
    ----------------------------------------
    Total                      0.818ns (0.209ns logic, 0.609ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c/dem/GND_6_o_GND_6_o_AND_8_o'
  Total number of paths / destination ports: 12 / 2
-------------------------------------------------------------------------
Offset:              0.837ns (Levels of Logic = 2)
  Source:            src<0> (PAD)
  Destination:       c/dem/y4_1 (LATCH)
  Destination Clock: c/dem/GND_6_o_GND_6_o_AND_8_o falling

  Data Path: src<0> to c/dem/y4_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.001   0.740  src_0_IBUF (c/en<0>)
     LUT6:I0->O            4   0.097   0.000  c/m/Mmux_y11 (c/temp<0>)
     LD:D                     -0.028          c/dem/y4_0
    ----------------------------------------
    Total                      0.837ns (0.098ns logic, 0.740ns route)
                                       (11.7% logic, 88.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c/dem/GND_6_o_GND_6_o_AND_4_o'
  Total number of paths / destination ports: 12 / 2
-------------------------------------------------------------------------
Offset:              0.837ns (Levels of Logic = 2)
  Source:            src<0> (PAD)
  Destination:       c/dem/y3_1 (LATCH)
  Destination Clock: c/dem/GND_6_o_GND_6_o_AND_4_o falling

  Data Path: src<0> to c/dem/y3_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.001   0.740  src_0_IBUF (c/en<0>)
     LUT6:I0->O            4   0.097   0.000  c/m/Mmux_y11 (c/temp<0>)
     LD:D                     -0.028          c/dem/y3_0
    ----------------------------------------
    Total                      0.837ns (0.098ns logic, 0.740ns route)
                                       (11.7% logic, 88.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c/dem/GND_6_o_s[1]_equal_1_o'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              0.902ns (Levels of Logic = 2)
  Source:            src<0> (PAD)
  Destination:       c/dem/y2_1 (LATCH)
  Destination Clock: c/dem/GND_6_o_s[1]_equal_1_o rising

  Data Path: src<0> to c/dem/y2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.001   0.426  src_0_IBUF (c/en<0>)
     LUT2:I0->O            2   0.097   0.283  c/dem/GND_6_o_s[1]_equal_2_o<1>1 (c/dem/GND_6_o_s[1]_equal_2_o)
     LDE_1:GE                  0.095          c/dem/y2_0
    ----------------------------------------
    Total                      0.902ns (0.193ns logic, 0.709ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dst<0>'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.754ns (Levels of Logic = 1)
  Source:            o/s4/d/y1_1 (LATCH)
  Destination:       reg_destination<5> (PAD)
  Source Clock:      dst<0> rising

  Data Path: o/s4/d/y1_1 to reg_destination<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.475   0.279  o/s4/d/y1_1 (o/s4/d/y1_1)
     OBUF:I->O                 0.000          reg_destination_5_OBUF (reg_destination<5>)
    ----------------------------------------
    Total                      0.754ns (0.475ns logic, 0.279ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock dst<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dst<1>         |    0.951|    0.948|    0.951|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dst<1>
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
c/dem/GND_6_o_GND_6_o_AND_4_o|         |    0.864|    0.864|         |
c/dem/GND_6_o_GND_6_o_AND_8_o|         |    0.948|    0.948|         |
c/dem/GND_6_o_s[1]_equal_1_o |    0.951|         |    0.951|         |
src<1>                       |    0.867|         |    0.867|         |
-----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.32 secs
 
--> 

Total memory usage is 4623708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    2 (   0 filtered)

