/**
* Copyright @ 2019 - 2021 Nobo Automotive Technologies Co.,Ltd.
* All Rights Reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are NOT permitted except as agreed by
* Nobo Automotive Technologies Co.,Ltd.
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
*/

/***********************************************************************************************************
**
**  Name         : SWC_IPC_CANMatrix_D03.h
**
**  Description  :        
**
**  Organization :       
**
**********************************************************************************************************/

/**********************************************************************************************************
* Start Of File                                                                                           *
**********************************************************************************************************/
#ifndef SWC_IPC_CAN_MATRIX_D03H
#define SWC_IPC_CAN_MATRIX_D03H

/**********************************************************************************************************
* External Function Include                                                                               *
**********************************************************************************************************/
#include "Compiler.h"
#include "Platform_Types.h"
#include "Std_Types.h"
#include "Rte_Common_GateWay.h"

/**********************************************************************************************************
* Internel Function Include                                                                               *
**********************************************************************************************************/

/**********************************************************************************************************
* Start of code                                                                                           *
**********************************************************************************************************/

/*
 * Copyright (C) 2020 NOCH Group
 * File Name : SWC_IPC_CAN_MSG_MATRIX_GEN
 * DBC Name : D03-CAN-DBC-4.0
 * Author : Xuweicheng
 * Generate Date : 2022-04-08
 */

#ifndef SWC_IPC_CAN_MSG_MATRIX_GEN
#define SWC_IPC_CAN_MSG_MATRIX_GEN
/*
  Enum : IPC Can Message Configuration
*/
typedef enum
{
    SWC_IPC_CAN_MSG_START_INDEX = -1 ,
#ifdef COMEX_SIGNAL_RX_T_BOX_FD1_0X33
    SWC_IPC_CAN_MSG_T_BOX_FD1 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT7_0X44
    SWC_IPC_CAN_MSG_HUT7 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT6_0X4A
    SWC_IPC_CAN_MSG_HUT6 ,
#endif
#ifdef COMEX_SIGNAL_RX_GLO_NASS1_0X56
    SWC_IPC_CAN_MSG_GLO_NASS1 ,
#endif
#ifdef COMEX_SIGNAL_RX_HCU_FD1_0X60
    SWC_IPC_CAN_MSG_HCU_FD1 ,
#endif
#ifdef COMEX_SIGNAL_RX_ECM4_0X82
    SWC_IPC_CAN_MSG_ECM4 ,
#endif
#ifdef COMEX_SIGNAL_RX_ECM7_0X84
    SWC_IPC_CAN_MSG_ECM7 ,
#endif
#ifdef COMEX_SIGNAL_RX_ECM_PT5_0X8E
    SWC_IPC_CAN_MSG_ECM_PT5 ,
#endif
#ifdef COMEX_SIGNAL_RX_HCU_HC16_0X9E
    SWC_IPC_CAN_MSG_HCU_HC16 ,
#endif
#ifdef COMEX_SIGNAL_RX_CSA2_0XA1
    SWC_IPC_CAN_MSG_CSA2 ,
#endif
#ifdef COMEX_SIGNAL_RX_PEPS1_0XA5
    SWC_IPC_CAN_MSG_PEPS1 ,
#endif
#ifdef COMEX_SIGNAL_RX_DCT3_0XA6
    SWC_IPC_CAN_MSG_DCT3 ,
#endif
#ifdef COMEX_SIGNAL_RX_P2M1_0XAC
    SWC_IPC_CAN_MSG_P2M1 ,
#endif
#ifdef COMEX_SIGNAL_RX_P2M3_0XBE
    SWC_IPC_CAN_MSG_P2M3 ,
#endif
#ifdef COMEX_SIGNAL_RX_ESP11_0XC8
    SWC_IPC_CAN_MSG_ESP11 ,
#endif
#ifdef COMEX_SIGNAL_RX_ESP10_0XD8
    SWC_IPC_CAN_MSG_ESP10 ,
#endif
#ifdef COMEX_SIGNAL_RX_BMS4_0XF1
    SWC_IPC_CAN_MSG_BMS4 ,
#endif
#ifdef COMEX_SIGNAL_RX_HCU_HP8_0XF9
    SWC_IPC_CAN_MSG_HCU_HP8 ,
#endif
#ifdef COMEX_SIGNAL_RX_ECM9_0X102
    SWC_IPC_CAN_MSG_ECM9 ,
#endif
#ifdef COMEX_SIGNAL_RX_ECM1_0X111
    SWC_IPC_CAN_MSG_ECM1 ,
#endif
#ifdef COMEX_SIGNAL_RX_ECM_PT7_0X117
    SWC_IPC_CAN_MSG_ECM_PT7 ,
#endif
#ifdef COMEX_SIGNAL_RX_HCU_HP6_0X11A
    SWC_IPC_CAN_MSG_HCU_HP6 ,
#endif
#ifdef COMEX_SIGNAL_RX_IBC_FD1_0X12E
    SWC_IPC_CAN_MSG_IBC_FD1 ,
#endif
#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137
    SWC_IPC_CAN_MSG_ESP_FD2 ,
#endif
#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146
    SWC_IPC_CAN_MSG_VDC_FD1 ,
#endif
#ifdef COMEX_SIGNAL_RX_EPS_FD1_0X147
    SWC_IPC_CAN_MSG_EPS_FD1 ,
#endif
#ifdef COMEX_SIGNAL_RX_HCU_PT5_0X14A
    SWC_IPC_CAN_MSG_HCU_PT5 ,
#endif
#ifdef COMEX_SIGNAL_RX_BMS65_0X14F
    SWC_IPC_CAN_MSG_BMS65 ,
#endif
#ifdef COMEX_SIGNAL_RX_ELD1_0X152
    SWC_IPC_CAN_MSG_ELD1 ,
#endif
#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B
    SWC_IPC_CAN_MSG_HAP_FD1 ,
#endif
#ifdef COMEX_SIGNAL_RX_CR_FD1_0X15E
    SWC_IPC_CAN_MSG_CR_FD1 ,
#endif
#ifdef COMEX_SIGNAL_RX_CSA1_0X165
    SWC_IPC_CAN_MSG_CSA1 ,
#endif
#ifdef COMEX_SIGNAL_RX_EPB1_0X16B
    SWC_IPC_CAN_MSG_EPB1 ,
#endif
#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F
    SWC_IPC_CAN_MSG_RSDS_FD1 ,
#endif
#ifdef COMEX_SIGNAL_RX_ESP8_0X170
    SWC_IPC_CAN_MSG_ESP8 ,
#endif
#ifdef COMEX_SIGNAL_RX_AEB_FD1_0X18B
    SWC_IPC_CAN_MSG_AEB_FD1 ,
#endif
#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B
    SWC_IPC_CAN_MSG_F_PBOX1 ,
#endif
#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C
    SWC_IPC_CAN_MSG_R_PBOX1 ,
#endif
#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F
    SWC_IPC_CAN_MSG_IFC_FD5 ,
#endif
#ifdef COMEX_SIGNAL_RX_HCU_PT8_0X1C0
    SWC_IPC_CAN_MSG_HCU_PT8 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT49_0X1D1
    SWC_IPC_CAN_MSG_HUT49 ,
#endif
#ifdef COMEX_SIGNAL_RX_GW_OTA_0X1D9
    SWC_IPC_CAN_MSG_GW_OTA ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA
    SWC_IPC_CAN_MSG_HUT_FD4 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC
    SWC_IPC_CAN_MSG_HUT45 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT46_0X1DD
    SWC_IPC_CAN_MSG_HUT46 ,
#endif
#ifdef COMEX_SIGNAL_RX_T_BOX_FD4_0X1E1
    SWC_IPC_CAN_MSG_T_BOX_FD4 ,
#endif
#ifdef COMEX_SIGNAL_RX_HCU_HC8_0X1E2
    SWC_IPC_CAN_MSG_HCU_HC8 ,
#endif
#ifdef COMEX_SIGNAL_RX_BMS_FD14_0X1E3
    SWC_IPC_CAN_MSG_BMS_FD14 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5
    SWC_IPC_CAN_MSG_HUT35 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6
    SWC_IPC_CAN_MSG_HUT36 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7
    SWC_IPC_CAN_MSG_HUT38 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9
    SWC_IPC_CAN_MSG_HUT30 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB
    SWC_IPC_CAN_MSG_HUT39 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC
    SWC_IPC_CAN_MSG_HUT37 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED
    SWC_IPC_CAN_MSG_HUT33 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE
    SWC_IPC_CAN_MSG_HUT15 ,
#endif
#ifdef COMEX_SIGNAL_RX_ETC2_0X1F1
    SWC_IPC_CAN_MSG_ETC2 ,
#endif
#ifdef COMEX_SIGNAL_RX_ETC4_0X1F2
    SWC_IPC_CAN_MSG_ETC4 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT48_0X1F4
    SWC_IPC_CAN_MSG_HUT48 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT42_0X1F9
    SWC_IPC_CAN_MSG_HUT42 ,
#endif
#ifdef COMEX_SIGNAL_RX_BLE5_0X1FA
    SWC_IPC_CAN_MSG_BLE5 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB
    SWC_IPC_CAN_MSG_HUT41 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD
    SWC_IPC_CAN_MSG_HUT43 ,
#endif
#ifdef COMEX_SIGNAL_RX_HCU_HP5_0X201
    SWC_IPC_CAN_MSG_HCU_HP5 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203
    SWC_IPC_CAN_MSG_HUT_FD2 ,
#endif
#ifdef COMEX_SIGNAL_RX_DCT5_0X221
    SWC_IPC_CAN_MSG_DCT5 ,
#endif
#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222
    SWC_IPC_CAN_MSG_IFC_FD6 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT40_0X224
    SWC_IPC_CAN_MSG_HUT40 ,
#endif
#ifdef COMEX_SIGNAL_RX_ERC_FD1_0X225
    SWC_IPC_CAN_MSG_ERC_FD1 ,
#endif
#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227
    SWC_IPC_CAN_MSG_AEB_FD2 ,
#endif
#ifdef COMEX_SIGNAL_RX_ABS1_0X231
    SWC_IPC_CAN_MSG_ABS1 ,
#endif
#ifdef COMEX_SIGNAL_RX_DCT_FD4_0X236
    SWC_IPC_CAN_MSG_DCT_FD4 ,
#endif
#ifdef COMEX_SIGNAL_RX_BCM12_0X238
    SWC_IPC_CAN_MSG_BCM12 ,
#endif
#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D
    SWC_IPC_CAN_MSG_IFC_FD2 ,
#endif
#ifdef COMEX_SIGNAL_RX_BCM17_0X23E
    SWC_IPC_CAN_MSG_BCM17 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243
    SWC_IPC_CAN_MSG_HUT_FD3 ,
#endif
#ifdef COMEX_SIGNAL_RX_CSA3_0X244
    SWC_IPC_CAN_MSG_CSA3 ,
#endif
#ifdef COMEX_SIGNAL_RX_ABM2_0X245
    SWC_IPC_CAN_MSG_ABM2 ,
#endif
#ifdef COMEX_SIGNAL_RX_ABS2_0X246
    SWC_IPC_CAN_MSG_ABS2 ,
#endif
#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248
    SWC_IPC_CAN_MSG_HCU_PT7 ,
#endif
#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D
    SWC_IPC_CAN_MSG_DMS_FD1 ,
#endif
#ifdef COMEX_SIGNAL_RX_TOD1_0X251
    SWC_IPC_CAN_MSG_TOD1 ,
#endif
#ifdef COMEX_SIGNAL_RX_BLE1_0X25C
    SWC_IPC_CAN_MSG_BLE1 ,
#endif
#ifdef COMEX_SIGNAL_RX_HCU_HC3_0X268
    SWC_IPC_CAN_MSG_HCU_HC3 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT32_0X26F
    SWC_IPC_CAN_MSG_HUT32 ,
#endif
#ifdef COMEX_SIGNAL_RX_ECM2_0X271
    SWC_IPC_CAN_MSG_ECM2 ,
#endif
#ifdef COMEX_SIGNAL_RX_TRAILER1_0X273
    SWC_IPC_CAN_MSG_Trailer1 ,
#endif
#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274
    SWC_IPC_CAN_MSG_HAP_FD2 ,
#endif
#ifdef COMEX_SIGNAL_RX_AC8_0X27C
    SWC_IPC_CAN_MSG_AC8 ,
#endif
#ifdef COMEX_SIGNAL_TX_IP2_0X27F
    SWC_IPC_CAN_MSG_IP2 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT52_0X281
    SWC_IPC_CAN_MSG_HUT52 ,
#endif
#ifdef COMEX_SIGNAL_RX_IDC_L3_FD3_0X283
    SWC_IPC_CAN_MSG_IDC_L3_FD3 ,
#endif
#ifdef COMEX_SIGNAL_RX_BMS8_0X285
    SWC_IPC_CAN_MSG_BMS8 ,
#endif
#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289
    SWC_IPC_CAN_MSG_HAP_FD6 ,
#endif
#ifdef COMEX_SIGNAL_RX_BCM6_0X28C
    SWC_IPC_CAN_MSG_BCM6 ,
#endif
#ifdef COMEX_SIGNAL_RX_BCM7_0X28D
    SWC_IPC_CAN_MSG_BCM7 ,
#endif
#ifdef COMEX_SIGNAL_RX_ECM_PT6_0X290
    SWC_IPC_CAN_MSG_ECM_PT6 ,
#endif
#ifdef COMEX_SIGNAL_TX_IP1_0X293
    SWC_IPC_CAN_MSG_IP1 ,
#endif
#ifdef COMEX_SIGNAL_RX_PEPS2_0X295
    SWC_IPC_CAN_MSG_PEPS2 ,
#endif
#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298
    SWC_IPC_CAN_MSG_HAP_FD3 ,
#endif
#ifdef COMEX_SIGNAL_RX_AC14_0X299
    SWC_IPC_CAN_MSG_AC14 ,
#endif
#ifdef COMEX_SIGNAL_RX_HAP_FD7_0X29B
    SWC_IPC_CAN_MSG_HAP_FD7 ,
#endif
#ifdef COMEX_SIGNAL_RX_AC1_0X29D
    SWC_IPC_CAN_MSG_AC1 ,
#endif
#ifdef COMEX_SIGNAL_RX_BCM8_0X29F
    SWC_IPC_CAN_MSG_BCM8 ,
#endif
#ifdef COMEX_SIGNAL_RX_BCM14_0X2A3
    SWC_IPC_CAN_MSG_BCM14 ,
#endif
#ifdef COMEX_SIGNAL_RX_BCM13_0X2A7
    SWC_IPC_CAN_MSG_BCM13 ,
#endif
#ifdef COMEX_SIGNAL_RX_EEM1_0X2A8
    SWC_IPC_CAN_MSG_EEM1 ,
#endif
#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB
    SWC_IPC_CAN_MSG_ACC_FD2 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT27_0X2B2
    SWC_IPC_CAN_MSG_HUT27 ,
#endif
#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4
    SWC_IPC_CAN_MSG_ACC_FD3 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6
    SWC_IPC_CAN_MSG_HUT26 ,
#endif
#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8
    SWC_IPC_CAN_MSG_ACC_FD4 ,
#endif
#ifdef COMEX_SIGNAL_RX_DWD1_0X2B9
    SWC_IPC_CAN_MSG_DWD1 ,
#endif
#ifdef COMEX_SIGNAL_RX_WPC1_0X2BA
    SWC_IPC_CAN_MSG_WPC1 ,
#endif
#ifdef COMEX_SIGNAL_RX_GW_FD1_0X2BB
    SWC_IPC_CAN_MSG_GW_FD1 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT28_0X2C0
    SWC_IPC_CAN_MSG_HUT28 ,
#endif
#ifdef COMEX_SIGNAL_RX_DSM1_0X2C1
    SWC_IPC_CAN_MSG_DSM1 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3
    SWC_IPC_CAN_MSG_HUT_FD1 ,
#endif
#ifdef COMEX_SIGNAL_RX_BMS35_0X2C4
    SWC_IPC_CAN_MSG_BMS35 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT8_0X2C6
    SWC_IPC_CAN_MSG_HUT8 ,
#endif
#ifdef COMEX_SIGNAL_RX_DDCM1_0X2CA
    SWC_IPC_CAN_MSG_DDCM1 ,
#endif
#ifdef COMEX_SIGNAL_RX_AC4_0X2CC
    SWC_IPC_CAN_MSG_AC4 ,
#endif
#ifdef COMEX_SIGNAL_RX_PDCM1_0X2CD
    SWC_IPC_CAN_MSG_PDCM1 ,
#endif
#ifdef COMEX_SIGNAL_RX_DSC4_0X2CE
    SWC_IPC_CAN_MSG_DSC4 ,
#endif
#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF
    SWC_IPC_CAN_MSG_IFC_FD3 ,
#endif
#ifdef COMEX_SIGNAL_RX_AC7_0X2D0
    SWC_IPC_CAN_MSG_AC7 ,
#endif
#ifdef COMEX_SIGNAL_RX_SCM1_0X2D1
    SWC_IPC_CAN_MSG_SCM1 ,
#endif
#ifdef COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2
    SWC_IPC_CAN_MSG_AMP4_ANC1 ,
#endif
#ifdef COMEX_SIGNAL_RX_ECM11_0X2D3
    SWC_IPC_CAN_MSG_ECM11 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8
    SWC_IPC_CAN_MSG_HUT23 ,
#endif
#ifdef COMEX_SIGNAL_RX_EDC1_0X2D9
    SWC_IPC_CAN_MSG_EDC1 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA
    SWC_IPC_CAN_MSG_HUT22 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD
    SWC_IPC_CAN_MSG_HUT21 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE
    SWC_IPC_CAN_MSG_HUT20 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT51_0X2E9
    SWC_IPC_CAN_MSG_HUT51 ,
#endif
#ifdef COMEX_SIGNAL_TX_DVR_FD1_0X2EC
    SWC_IPC_CAN_MSG_DVR_FD1 ,
#endif
#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0
    SWC_IPC_CAN_MSG_T_Box_FD10 ,
#endif
#ifdef COMEX_SIGNAL_RX_DDCM3_0X2F7
    SWC_IPC_CAN_MSG_DDCM3 ,
#endif
#ifdef COMEX_SIGNAL_RX_AC6_0X2F8
    SWC_IPC_CAN_MSG_AC6 ,
#endif
#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA
    SWC_IPC_CAN_MSG_HCU_PT4 ,
#endif
#ifdef COMEX_SIGNAL_RX_VMDR1_0X2FB
    SWC_IPC_CAN_MSG_VMDR1 ,
#endif
#ifdef COMEX_SIGNAL_RX_AC3_0X2FD
    SWC_IPC_CAN_MSG_AC3 ,
#endif
#ifdef COMEX_SIGNAL_RX_PLG_1_0X2FE
    SWC_IPC_CAN_MSG_PLG_1 ,
#endif
#ifdef COMEX_SIGNAL_RX_PEPS4_0X302
    SWC_IPC_CAN_MSG_PEPS4 ,
#endif
#ifdef COMEX_SIGNAL_RX_ESCL2_0X303
    SWC_IPC_CAN_MSG_ESCL2 ,
#endif
#ifdef COMEX_SIGNAL_RX_BCM11_0X305
    SWC_IPC_CAN_MSG_BCM11 ,
#endif
#ifdef COMEX_SIGNAL_RX_HCM_L1_0X308
    SWC_IPC_CAN_MSG_HCM_L1 ,
#endif
#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A
    SWC_IPC_CAN_MSG_RSDS_FD2 ,
#endif
#ifdef COMEX_SIGNAL_RX_HCM_R1_0X30D
    SWC_IPC_CAN_MSG_HCM_R1 ,
#endif
#ifdef COMEX_SIGNAL_RX_BCM19_0X30F
    SWC_IPC_CAN_MSG_BCM19 ,
#endif
#ifdef COMEX_SIGNAL_RX_HCU_HC6_0X314
    SWC_IPC_CAN_MSG_HCU_HC6 ,
#endif
#ifdef COMEX_SIGNAL_RX_OBC1_0X316
    SWC_IPC_CAN_MSG_OBC1 ,
#endif
#ifdef COMEX_SIGNAL_RX_OBC2_0X317
    SWC_IPC_CAN_MSG_OBC2 ,
#endif
#ifdef COMEX_SIGNAL_RX_BCM1_0X319
    SWC_IPC_CAN_MSG_BCM1 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT13_0X31C
    SWC_IPC_CAN_MSG_HUT13 ,
#endif
#ifdef COMEX_SIGNAL_RX_HUD1_0X325
    SWC_IPC_CAN_MSG_HUD1 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT10_0X331
    SWC_IPC_CAN_MSG_HUT10 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT25_0X339
    SWC_IPC_CAN_MSG_HUT25 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT17_0X33B
    SWC_IPC_CAN_MSG_HUT17 ,
#endif
#ifdef COMEX_SIGNAL_RX_TPMS1_0X341
    SWC_IPC_CAN_MSG_TPMS1 ,
#endif
#ifdef COMEX_SIGNAL_RX_ETC3_0X344
    SWC_IPC_CAN_MSG_ETC3 ,
#endif
#ifdef COMEX_SIGNAL_RX_BCM3_0X345
    SWC_IPC_CAN_MSG_BCM3 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT16_0X348
    SWC_IPC_CAN_MSG_HUT16 ,
#endif
#ifdef COMEX_SIGNAL_TX_IP3_0X34A
    SWC_IPC_CAN_MSG_IP3 ,
#endif
#ifdef COMEX_SIGNAL_RX_BCM18_0X34D
    SWC_IPC_CAN_MSG_BCM18 ,
#endif
#ifdef COMEX_SIGNAL_RX_ECM24_0X350
    SWC_IPC_CAN_MSG_ECM24 ,
#endif
#ifdef COMEX_SIGNAL_RX_ABM1_0X351
    SWC_IPC_CAN_MSG_ABM1 ,
#endif
#ifdef COMEX_SIGNAL_RX_BMS19_0X352
    SWC_IPC_CAN_MSG_BMS19 ,
#endif
#ifdef COMEX_SIGNAL_RX_PPMI1_0X35B
    SWC_IPC_CAN_MSG_PPMI1 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT29_0X35C
    SWC_IPC_CAN_MSG_HUT29 ,
#endif
#ifdef COMEX_SIGNAL_RX_RWPC1_0X35D
    SWC_IPC_CAN_MSG_RWPC1 ,
#endif
#ifdef COMEX_SIGNAL_RX_CP1_0X35E
    SWC_IPC_CAN_MSG_CP1 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT1_0X367
    SWC_IPC_CAN_MSG_HUT1 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT2_0X369
    SWC_IPC_CAN_MSG_HUT2 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT3_0X36B
    SWC_IPC_CAN_MSG_HUT3 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT4_0X36D
    SWC_IPC_CAN_MSG_HUT4 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT34_0X370
    SWC_IPC_CAN_MSG_HUT34 ,
#endif
#ifdef COMEX_SIGNAL_RX_ECM3_0X371
    SWC_IPC_CAN_MSG_ECM3 ,
#endif
#ifdef COMEX_SIGNAL_RX_AC2_0X385
    SWC_IPC_CAN_MSG_AC2 ,
#endif
#ifdef COMEX_SIGNAL_RX_TPMS2_0X395
    SWC_IPC_CAN_MSG_TPMS2 ,
#endif
#ifdef COMEX_SIGNAL_RX_AMP5_IESS1_0X3A1
    SWC_IPC_CAN_MSG_AMP5_IESS1 ,
#endif
#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE
    SWC_IPC_CAN_MSG_BMS66 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT12_0X3AF
    SWC_IPC_CAN_MSG_HUT12 ,
#endif
#ifdef COMEX_SIGNAL_RX_ECM19_0X3B5
    SWC_IPC_CAN_MSG_ECM19 ,
#endif
#ifdef COMEX_SIGNAL_RX_ECM20_0X3B7
    SWC_IPC_CAN_MSG_ECM20 ,
#endif
#ifdef COMEX_SIGNAL_RX_BMS22_0X3BF
    SWC_IPC_CAN_MSG_BMS22 ,
#endif
#ifdef COMEX_SIGNAL_RX_HCU_HC7_0X3C2
    SWC_IPC_CAN_MSG_HCU_HC7 ,
#endif
#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1
    SWC_IPC_CAN_MSG_AMP1 ,
#endif
#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3
    SWC_IPC_CAN_MSG_AMP2 ,
#endif
#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5
    SWC_IPC_CAN_MSG_AMP3 ,
#endif
#ifdef COMEX_SIGNAL_RX_T_BOX_FD3_0X3E9
    SWC_IPC_CAN_MSG_T_BOX_FD3 ,
#endif
#ifdef COMEX_SIGNAL_RX_BMS30_0X3F1
    SWC_IPC_CAN_MSG_BMS30 ,
#endif
#ifdef COMEX_SIGNAL_TX_HUT19_0X415
    SWC_IPC_CAN_MSG_HUT19 ,
#endif
    SWC_IPC_CAN_MSG_TOTAL_NUMBER ,
}SWC_IPC_CanMsgList;

/*
  Define : IPC CAN Message Length Configuration
*/
#ifdef COMEX_SIGNAL_RX_T_BOX_FD1_0X33
    #define SWC_IPC_CAN_MSG_M2S_T_BOX_FD1_LENGTH                 16u
#else 
    #define SWC_IPC_CAN_MSG_M2S_T_BOX_FD1_LENGTH                 0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT7_0X44
    #define SWC_IPC_CAN_MSG_S2M_HUT7_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT7_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT6_0X4A
    #define SWC_IPC_CAN_MSG_S2M_HUT6_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT6_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_GLO_NASS1_0X56
    #define SWC_IPC_CAN_MSG_M2S_GLO_NASS1_LENGTH                 8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_GLO_NASS1_LENGTH                 0u
#endif
#ifdef COMEX_SIGNAL_RX_HCU_FD1_0X60
    #define SWC_IPC_CAN_MSG_M2S_HCU_FD1_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HCU_FD1_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_ECM4_0X82
    #define SWC_IPC_CAN_MSG_M2S_ECM4_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ECM4_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_ECM7_0X84
    #define SWC_IPC_CAN_MSG_M2S_ECM7_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ECM7_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_ECM_PT5_0X8E
    #define SWC_IPC_CAN_MSG_M2S_ECM_PT5_LENGTH                   8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ECM_PT5_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_HCU_HC16_0X9E
    #define SWC_IPC_CAN_MSG_M2S_HCU_HC16_LENGTH                  8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HCU_HC16_LENGTH                  0u
#endif
#ifdef COMEX_SIGNAL_RX_CSA2_0XA1
    #define SWC_IPC_CAN_MSG_M2S_CSA2_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_CSA2_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_PEPS1_0XA5
    #define SWC_IPC_CAN_MSG_M2S_PEPS1_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_PEPS1_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_DCT3_0XA6
    #define SWC_IPC_CAN_MSG_M2S_DCT3_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_DCT3_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_P2M1_0XAC
    #define SWC_IPC_CAN_MSG_M2S_P2M1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_P2M1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_P2M3_0XBE
    #define SWC_IPC_CAN_MSG_M2S_P2M3_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_P2M3_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_ESP11_0XC8
    #define SWC_IPC_CAN_MSG_M2S_ESP11_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ESP11_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_ESP10_0XD8
    #define SWC_IPC_CAN_MSG_M2S_ESP10_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ESP10_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_BMS4_0XF1
    #define SWC_IPC_CAN_MSG_M2S_BMS4_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BMS4_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_HCU_HP8_0XF9
    #define SWC_IPC_CAN_MSG_M2S_HCU_HP8_LENGTH                   8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HCU_HP8_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_ECM9_0X102
    #define SWC_IPC_CAN_MSG_M2S_ECM9_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ECM9_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_ECM1_0X111
    #define SWC_IPC_CAN_MSG_M2S_ECM1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ECM1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_ECM_PT7_0X117
    #define SWC_IPC_CAN_MSG_M2S_ECM_PT7_LENGTH                   8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ECM_PT7_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_HCU_HP6_0X11A
    #define SWC_IPC_CAN_MSG_M2S_HCU_HP6_LENGTH                   8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HCU_HP6_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_IBC_FD1_0X12E
    #define SWC_IPC_CAN_MSG_M2S_IBC_FD1_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_IBC_FD1_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137
    #define SWC_IPC_CAN_MSG_M2S_ESP_FD2_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ESP_FD2_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146
    #define SWC_IPC_CAN_MSG_M2S_VDC_FD1_LENGTH                   24u
#else 
    #define SWC_IPC_CAN_MSG_M2S_VDC_FD1_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_EPS_FD1_0X147
    #define SWC_IPC_CAN_MSG_M2S_EPS_FD1_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_EPS_FD1_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_HCU_PT5_0X14A
    #define SWC_IPC_CAN_MSG_M2S_HCU_PT5_LENGTH                   8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HCU_PT5_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_BMS65_0X14F
    #define SWC_IPC_CAN_MSG_M2S_BMS65_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BMS65_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_ELD1_0X152
    #define SWC_IPC_CAN_MSG_M2S_ELD1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ELD1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B
    #define SWC_IPC_CAN_MSG_M2S_HAP_FD1_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HAP_FD1_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_CR_FD1_0X15E
    #define SWC_IPC_CAN_MSG_M2S_CR_FD1_LENGTH                    64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_CR_FD1_LENGTH                    0u
#endif
#ifdef COMEX_SIGNAL_RX_CSA1_0X165
    #define SWC_IPC_CAN_MSG_M2S_CSA1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_CSA1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_EPB1_0X16B
    #define SWC_IPC_CAN_MSG_M2S_EPB1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_EPB1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F
    #define SWC_IPC_CAN_MSG_M2S_RSDS_FD1_LENGTH                  64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_RSDS_FD1_LENGTH                  0u
#endif
#ifdef COMEX_SIGNAL_RX_ESP8_0X170
    #define SWC_IPC_CAN_MSG_M2S_ESP8_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ESP8_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_AEB_FD1_0X18B
    #define SWC_IPC_CAN_MSG_M2S_AEB_FD1_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_AEB_FD1_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B
    #define SWC_IPC_CAN_MSG_M2S_F_PBOX1_LENGTH                   8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_F_PBOX1_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C
    #define SWC_IPC_CAN_MSG_M2S_R_PBOX1_LENGTH                   16u
#else 
    #define SWC_IPC_CAN_MSG_M2S_R_PBOX1_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F
    #define SWC_IPC_CAN_MSG_M2S_IFC_FD5_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_IFC_FD5_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_HCU_PT8_0X1C0
    #define SWC_IPC_CAN_MSG_M2S_HCU_PT8_LENGTH                   8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HCU_PT8_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT49_0X1D1
    #define SWC_IPC_CAN_MSG_S2M_HUT49_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT49_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_GW_OTA_0X1D9
    #define SWC_IPC_CAN_MSG_M2S_GW_OTA_LENGTH                    8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_GW_OTA_LENGTH                    0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA
    #define SWC_IPC_CAN_MSG_S2M_HUT_FD4_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT_FD4_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC
    #define SWC_IPC_CAN_MSG_S2M_HUT45_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT45_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT46_0X1DD
    #define SWC_IPC_CAN_MSG_S2M_HUT46_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT46_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_T_BOX_FD4_0X1E1
    #define SWC_IPC_CAN_MSG_M2S_T_BOX_FD4_LENGTH                 16u
#else 
    #define SWC_IPC_CAN_MSG_M2S_T_BOX_FD4_LENGTH                 0u
#endif
#ifdef COMEX_SIGNAL_RX_HCU_HC8_0X1E2
    #define SWC_IPC_CAN_MSG_M2S_HCU_HC8_LENGTH                   8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HCU_HC8_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_BMS_FD14_0X1E3
    #define SWC_IPC_CAN_MSG_M2S_BMS_FD14_LENGTH                  8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BMS_FD14_LENGTH                  0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5
    #define SWC_IPC_CAN_MSG_S2M_HUT35_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT35_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6
    #define SWC_IPC_CAN_MSG_S2M_HUT36_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT36_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7
    #define SWC_IPC_CAN_MSG_S2M_HUT38_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT38_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9
    #define SWC_IPC_CAN_MSG_S2M_HUT30_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT30_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB
    #define SWC_IPC_CAN_MSG_S2M_HUT39_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT39_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC
    #define SWC_IPC_CAN_MSG_S2M_HUT37_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT37_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED
    #define SWC_IPC_CAN_MSG_S2M_HUT33_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT33_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE
    #define SWC_IPC_CAN_MSG_S2M_HUT15_LENGTH                     16u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT15_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_ETC2_0X1F1
    #define SWC_IPC_CAN_MSG_M2S_ETC2_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ETC2_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_ETC4_0X1F2
    #define SWC_IPC_CAN_MSG_M2S_ETC4_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ETC4_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT48_0X1F4
    #define SWC_IPC_CAN_MSG_S2M_HUT48_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT48_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT42_0X1F9
    #define SWC_IPC_CAN_MSG_S2M_HUT42_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT42_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_BLE5_0X1FA
    #define SWC_IPC_CAN_MSG_M2S_BLE5_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BLE5_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB
    #define SWC_IPC_CAN_MSG_S2M_HUT41_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT41_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD
    #define SWC_IPC_CAN_MSG_S2M_HUT43_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT43_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_HCU_HP5_0X201
    #define SWC_IPC_CAN_MSG_M2S_HCU_HP5_LENGTH                   8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HCU_HP5_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203
    #define SWC_IPC_CAN_MSG_S2M_HUT_FD2_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT_FD2_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_DCT5_0X221
    #define SWC_IPC_CAN_MSG_M2S_DCT5_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_DCT5_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222
    #define SWC_IPC_CAN_MSG_M2S_IFC_FD6_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_IFC_FD6_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT40_0X224
    #define SWC_IPC_CAN_MSG_S2M_HUT40_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT40_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_ERC_FD1_0X225
    #define SWC_IPC_CAN_MSG_M2S_ERC_FD1_LENGTH                   16u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ERC_FD1_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227
    #define SWC_IPC_CAN_MSG_M2S_AEB_FD2_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_AEB_FD2_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_ABS1_0X231
    #define SWC_IPC_CAN_MSG_M2S_ABS1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ABS1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_DCT_FD4_0X236
    #define SWC_IPC_CAN_MSG_M2S_DCT_FD4_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_DCT_FD4_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_BCM12_0X238
    #define SWC_IPC_CAN_MSG_M2S_BCM12_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BCM12_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D
    #define SWC_IPC_CAN_MSG_M2S_IFC_FD2_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_IFC_FD2_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_BCM17_0X23E
    #define SWC_IPC_CAN_MSG_M2S_BCM17_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BCM17_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243
    #define SWC_IPC_CAN_MSG_S2M_HUT_FD3_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT_FD3_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_CSA3_0X244
    #define SWC_IPC_CAN_MSG_M2S_CSA3_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_CSA3_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_ABM2_0X245
    #define SWC_IPC_CAN_MSG_M2S_ABM2_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ABM2_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_ABS2_0X246
    #define SWC_IPC_CAN_MSG_M2S_ABS2_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ABS2_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248
    #define SWC_IPC_CAN_MSG_M2S_HCU_PT7_LENGTH                   8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HCU_PT7_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D
    #define SWC_IPC_CAN_MSG_S2M_DMS_FD1_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_S2M_DMS_FD1_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_TOD1_0X251
    #define SWC_IPC_CAN_MSG_M2S_TOD1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_TOD1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_BLE1_0X25C
    #define SWC_IPC_CAN_MSG_M2S_BLE1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BLE1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_HCU_HC3_0X268
    #define SWC_IPC_CAN_MSG_M2S_HCU_HC3_LENGTH                   8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HCU_HC3_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT32_0X26F
    #define SWC_IPC_CAN_MSG_S2M_HUT32_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT32_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_ECM2_0X271
    #define SWC_IPC_CAN_MSG_M2S_ECM2_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ECM2_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_TRAILER1_0X273
    #define SWC_IPC_CAN_MSG_M2S_Trailer1_LENGTH                  8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_Trailer1_LENGTH                  0u
#endif
#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274
    #define SWC_IPC_CAN_MSG_M2S_HAP_FD2_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HAP_FD2_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_AC8_0X27C
    #define SWC_IPC_CAN_MSG_M2S_AC8_LENGTH                       8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_AC8_LENGTH                       0u
#endif
#ifdef COMEX_SIGNAL_TX_IP2_0X27F
    #define SWC_IPC_CAN_MSG_S2M_IP2_LENGTH                       16u
#else 
    #define SWC_IPC_CAN_MSG_S2M_IP2_LENGTH                       0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT52_0X281
    #define SWC_IPC_CAN_MSG_S2M_HUT52_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT52_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_IDC_L3_FD3_0X283
    #define SWC_IPC_CAN_MSG_M2S_IDC_L3_FD3_LENGTH                16u
#else 
    #define SWC_IPC_CAN_MSG_M2S_IDC_L3_FD3_LENGTH                0u
#endif
#ifdef COMEX_SIGNAL_RX_BMS8_0X285
    #define SWC_IPC_CAN_MSG_M2S_BMS8_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BMS8_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289
    #define SWC_IPC_CAN_MSG_M2S_HAP_FD6_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HAP_FD6_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_BCM6_0X28C
    #define SWC_IPC_CAN_MSG_M2S_BCM6_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BCM6_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_BCM7_0X28D
    #define SWC_IPC_CAN_MSG_M2S_BCM7_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BCM7_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_ECM_PT6_0X290
    #define SWC_IPC_CAN_MSG_M2S_ECM_PT6_LENGTH                   8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ECM_PT6_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_TX_IP1_0X293
    #define SWC_IPC_CAN_MSG_S2M_IP1_LENGTH                       8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_IP1_LENGTH                       0u
#endif
#ifdef COMEX_SIGNAL_RX_PEPS2_0X295
    #define SWC_IPC_CAN_MSG_M2S_PEPS2_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_PEPS2_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298
    #define SWC_IPC_CAN_MSG_M2S_HAP_FD3_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HAP_FD3_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_AC14_0X299
    #define SWC_IPC_CAN_MSG_M2S_AC14_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_AC14_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_HAP_FD7_0X29B
    #define SWC_IPC_CAN_MSG_M2S_HAP_FD7_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HAP_FD7_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_AC1_0X29D
    #define SWC_IPC_CAN_MSG_M2S_AC1_LENGTH                       8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_AC1_LENGTH                       0u
#endif
#ifdef COMEX_SIGNAL_RX_BCM8_0X29F
    #define SWC_IPC_CAN_MSG_M2S_BCM8_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BCM8_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_BCM14_0X2A3
    #define SWC_IPC_CAN_MSG_M2S_BCM14_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BCM14_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_BCM13_0X2A7
    #define SWC_IPC_CAN_MSG_M2S_BCM13_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BCM13_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_EEM1_0X2A8
    #define SWC_IPC_CAN_MSG_M2S_EEM1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_EEM1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB
    #define SWC_IPC_CAN_MSG_M2S_ACC_FD2_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ACC_FD2_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT27_0X2B2
    #define SWC_IPC_CAN_MSG_S2M_HUT27_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT27_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4
    #define SWC_IPC_CAN_MSG_M2S_ACC_FD3_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ACC_FD3_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6
    #define SWC_IPC_CAN_MSG_S2M_HUT26_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT26_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8
    #define SWC_IPC_CAN_MSG_M2S_ACC_FD4_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ACC_FD4_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_DWD1_0X2B9
    #define SWC_IPC_CAN_MSG_M2S_DWD1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_DWD1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_WPC1_0X2BA
    #define SWC_IPC_CAN_MSG_M2S_WPC1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_WPC1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_GW_FD1_0X2BB
    #define SWC_IPC_CAN_MSG_M2S_GW_FD1_LENGTH                    64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_GW_FD1_LENGTH                    0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT28_0X2C0
    #define SWC_IPC_CAN_MSG_S2M_HUT28_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT28_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_DSM1_0X2C1
    #define SWC_IPC_CAN_MSG_M2S_DSM1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_DSM1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3
    #define SWC_IPC_CAN_MSG_S2M_HUT_FD1_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT_FD1_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_BMS35_0X2C4
    #define SWC_IPC_CAN_MSG_M2S_BMS35_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BMS35_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT8_0X2C6
    #define SWC_IPC_CAN_MSG_S2M_HUT8_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT8_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_DDCM1_0X2CA
    #define SWC_IPC_CAN_MSG_M2S_DDCM1_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_DDCM1_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_AC4_0X2CC
    #define SWC_IPC_CAN_MSG_M2S_AC4_LENGTH                       8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_AC4_LENGTH                       0u
#endif
#ifdef COMEX_SIGNAL_RX_PDCM1_0X2CD
    #define SWC_IPC_CAN_MSG_M2S_PDCM1_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_PDCM1_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_DSC4_0X2CE
    #define SWC_IPC_CAN_MSG_M2S_DSC4_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_DSC4_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF
    #define SWC_IPC_CAN_MSG_M2S_IFC_FD3_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_IFC_FD3_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_AC7_0X2D0
    #define SWC_IPC_CAN_MSG_M2S_AC7_LENGTH                       8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_AC7_LENGTH                       0u
#endif
#ifdef COMEX_SIGNAL_RX_SCM1_0X2D1
    #define SWC_IPC_CAN_MSG_M2S_SCM1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_SCM1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2
    #define SWC_IPC_CAN_MSG_M2S_AMP4_ANC1_LENGTH                 8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_AMP4_ANC1_LENGTH                 0u
#endif
#ifdef COMEX_SIGNAL_RX_ECM11_0X2D3
    #define SWC_IPC_CAN_MSG_M2S_ECM11_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ECM11_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8
    #define SWC_IPC_CAN_MSG_S2M_HUT23_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT23_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_EDC1_0X2D9
    #define SWC_IPC_CAN_MSG_M2S_EDC1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_EDC1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA
    #define SWC_IPC_CAN_MSG_S2M_HUT22_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT22_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD
    #define SWC_IPC_CAN_MSG_S2M_HUT21_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT21_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE
    #define SWC_IPC_CAN_MSG_S2M_HUT20_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT20_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT51_0X2E9
    #define SWC_IPC_CAN_MSG_S2M_HUT51_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT51_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_DVR_FD1_0X2EC
    #define SWC_IPC_CAN_MSG_S2M_DVR_FD1_LENGTH                   64u
#else 
    #define SWC_IPC_CAN_MSG_S2M_DVR_FD1_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0
    #define SWC_IPC_CAN_MSG_M2S_T_Box_FD10_LENGTH                64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_T_Box_FD10_LENGTH                0u
#endif
#ifdef COMEX_SIGNAL_RX_DDCM3_0X2F7
    #define SWC_IPC_CAN_MSG_M2S_DDCM3_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_DDCM3_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_AC6_0X2F8
    #define SWC_IPC_CAN_MSG_M2S_AC6_LENGTH                       8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_AC6_LENGTH                       0u
#endif
#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA
    #define SWC_IPC_CAN_MSG_M2S_HCU_PT4_LENGTH                   8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HCU_PT4_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_VMDR1_0X2FB
    #define SWC_IPC_CAN_MSG_M2S_VMDR1_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_VMDR1_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_AC3_0X2FD
    #define SWC_IPC_CAN_MSG_M2S_AC3_LENGTH                       8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_AC3_LENGTH                       0u
#endif
#ifdef COMEX_SIGNAL_RX_PLG_1_0X2FE
    #define SWC_IPC_CAN_MSG_M2S_PLG_1_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_PLG_1_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_PEPS4_0X302
    #define SWC_IPC_CAN_MSG_M2S_PEPS4_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_PEPS4_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_ESCL2_0X303
    #define SWC_IPC_CAN_MSG_M2S_ESCL2_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ESCL2_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_BCM11_0X305
    #define SWC_IPC_CAN_MSG_M2S_BCM11_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BCM11_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_HCM_L1_0X308
    #define SWC_IPC_CAN_MSG_M2S_HCM_L1_LENGTH                    8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HCM_L1_LENGTH                    0u
#endif
#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A
    #define SWC_IPC_CAN_MSG_M2S_RSDS_FD2_LENGTH                  64u
#else 
    #define SWC_IPC_CAN_MSG_M2S_RSDS_FD2_LENGTH                  0u
#endif
#ifdef COMEX_SIGNAL_RX_HCM_R1_0X30D
    #define SWC_IPC_CAN_MSG_M2S_HCM_R1_LENGTH                    8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HCM_R1_LENGTH                    0u
#endif
#ifdef COMEX_SIGNAL_RX_BCM19_0X30F
    #define SWC_IPC_CAN_MSG_M2S_BCM19_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BCM19_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_HCU_HC6_0X314
    #define SWC_IPC_CAN_MSG_M2S_HCU_HC6_LENGTH                   8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HCU_HC6_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_OBC1_0X316
    #define SWC_IPC_CAN_MSG_M2S_OBC1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_OBC1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_OBC2_0X317
    #define SWC_IPC_CAN_MSG_M2S_OBC2_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_OBC2_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_BCM1_0X319
    #define SWC_IPC_CAN_MSG_M2S_BCM1_LENGTH                      16u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BCM1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT13_0X31C
    #define SWC_IPC_CAN_MSG_S2M_HUT13_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT13_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_HUD1_0X325
    #define SWC_IPC_CAN_MSG_M2S_HUD1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HUD1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT10_0X331
    #define SWC_IPC_CAN_MSG_S2M_HUT10_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT10_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT25_0X339
    #define SWC_IPC_CAN_MSG_S2M_HUT25_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT25_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT17_0X33B
    #define SWC_IPC_CAN_MSG_S2M_HUT17_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT17_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_TPMS1_0X341
    #define SWC_IPC_CAN_MSG_M2S_TPMS1_LENGTH                     16u
#else 
    #define SWC_IPC_CAN_MSG_M2S_TPMS1_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_ETC3_0X344
    #define SWC_IPC_CAN_MSG_M2S_ETC3_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ETC3_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_BCM3_0X345
    #define SWC_IPC_CAN_MSG_M2S_BCM3_LENGTH                      16u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BCM3_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT16_0X348
    #define SWC_IPC_CAN_MSG_S2M_HUT16_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT16_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_IP3_0X34A
    #define SWC_IPC_CAN_MSG_S2M_IP3_LENGTH                       16u
#else 
    #define SWC_IPC_CAN_MSG_S2M_IP3_LENGTH                       0u
#endif
#ifdef COMEX_SIGNAL_RX_BCM18_0X34D
    #define SWC_IPC_CAN_MSG_M2S_BCM18_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BCM18_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_ECM24_0X350
    #define SWC_IPC_CAN_MSG_M2S_ECM24_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ECM24_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_ABM1_0X351
    #define SWC_IPC_CAN_MSG_M2S_ABM1_LENGTH                      16u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ABM1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_BMS19_0X352
    #define SWC_IPC_CAN_MSG_M2S_BMS19_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BMS19_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_PPMI1_0X35B
    #define SWC_IPC_CAN_MSG_M2S_PPMI1_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_PPMI1_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT29_0X35C
    #define SWC_IPC_CAN_MSG_S2M_HUT29_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT29_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_RWPC1_0X35D
    #define SWC_IPC_CAN_MSG_M2S_RWPC1_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_RWPC1_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_CP1_0X35E
    #define SWC_IPC_CAN_MSG_M2S_CP1_LENGTH                       8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_CP1_LENGTH                       0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT1_0X367
    #define SWC_IPC_CAN_MSG_S2M_HUT1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT2_0X369
    #define SWC_IPC_CAN_MSG_S2M_HUT2_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT2_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT3_0X36B
    #define SWC_IPC_CAN_MSG_S2M_HUT3_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT3_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT4_0X36D
    #define SWC_IPC_CAN_MSG_S2M_HUT4_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT4_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT34_0X370
    #define SWC_IPC_CAN_MSG_S2M_HUT34_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT34_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_ECM3_0X371
    #define SWC_IPC_CAN_MSG_M2S_ECM3_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ECM3_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_AC2_0X385
    #define SWC_IPC_CAN_MSG_M2S_AC2_LENGTH                       8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_AC2_LENGTH                       0u
#endif
#ifdef COMEX_SIGNAL_RX_TPMS2_0X395
    #define SWC_IPC_CAN_MSG_M2S_TPMS2_LENGTH                     16u
#else 
    #define SWC_IPC_CAN_MSG_M2S_TPMS2_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_AMP5_IESS1_0X3A1
    #define SWC_IPC_CAN_MSG_M2S_AMP5_IESS1_LENGTH                8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_AMP5_IESS1_LENGTH                0u
#endif
#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE
    #define SWC_IPC_CAN_MSG_M2S_BMS66_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BMS66_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT12_0X3AF
    #define SWC_IPC_CAN_MSG_S2M_HUT12_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT12_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_ECM19_0X3B5
    #define SWC_IPC_CAN_MSG_M2S_ECM19_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ECM19_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_ECM20_0X3B7
    #define SWC_IPC_CAN_MSG_M2S_ECM20_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_ECM20_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_BMS22_0X3BF
    #define SWC_IPC_CAN_MSG_M2S_BMS22_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BMS22_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_RX_HCU_HC7_0X3C2
    #define SWC_IPC_CAN_MSG_M2S_HCU_HC7_LENGTH                   8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_HCU_HC7_LENGTH                   0u
#endif
#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1
    #define SWC_IPC_CAN_MSG_M2S_AMP1_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_AMP1_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3
    #define SWC_IPC_CAN_MSG_M2S_AMP2_LENGTH                      16u
#else 
    #define SWC_IPC_CAN_MSG_M2S_AMP2_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5
    #define SWC_IPC_CAN_MSG_M2S_AMP3_LENGTH                      8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_AMP3_LENGTH                      0u
#endif
#ifdef COMEX_SIGNAL_RX_T_BOX_FD3_0X3E9
    #define SWC_IPC_CAN_MSG_M2S_T_BOX_FD3_LENGTH                 16u
#else 
    #define SWC_IPC_CAN_MSG_M2S_T_BOX_FD3_LENGTH                 0u
#endif
#ifdef COMEX_SIGNAL_RX_BMS30_0X3F1
    #define SWC_IPC_CAN_MSG_M2S_BMS30_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_M2S_BMS30_LENGTH                     0u
#endif
#ifdef COMEX_SIGNAL_TX_HUT19_0X415
    #define SWC_IPC_CAN_MSG_S2M_HUT19_LENGTH                     8u
#else 
    #define SWC_IPC_CAN_MSG_S2M_HUT19_LENGTH                     0u
#endif

/*
  Define : IPC CAN Message Buffer Offset Configuration
*/
#define SWC_IPC_CAN_MSG_DATA_BUFFER_START                   0u
#define SWC_IPC_CAN_MSG_M2S_T_BOX_FD1_OFFSET           SWC_IPC_CAN_MSG_DATA_BUFFER_START
#define SWC_IPC_CAN_MSG_S2M_HUT7_OFFSET                SWC_IPC_CAN_MSG_M2S_T_BOX_FD1_OFFSET + SWC_IPC_CAN_MSG_M2S_T_BOX_FD1_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT6_OFFSET                SWC_IPC_CAN_MSG_S2M_HUT7_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT7_LENGTH
#define SWC_IPC_CAN_MSG_M2S_GLO_NASS1_OFFSET           SWC_IPC_CAN_MSG_S2M_HUT6_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT6_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HCU_FD1_OFFSET             SWC_IPC_CAN_MSG_M2S_GLO_NASS1_OFFSET + SWC_IPC_CAN_MSG_M2S_GLO_NASS1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ECM4_OFFSET                SWC_IPC_CAN_MSG_M2S_HCU_FD1_OFFSET + SWC_IPC_CAN_MSG_M2S_HCU_FD1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ECM7_OFFSET                SWC_IPC_CAN_MSG_M2S_ECM4_OFFSET + SWC_IPC_CAN_MSG_M2S_ECM4_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ECM_PT5_OFFSET             SWC_IPC_CAN_MSG_M2S_ECM7_OFFSET + SWC_IPC_CAN_MSG_M2S_ECM7_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HCU_HC16_OFFSET            SWC_IPC_CAN_MSG_M2S_ECM_PT5_OFFSET + SWC_IPC_CAN_MSG_M2S_ECM_PT5_LENGTH
#define SWC_IPC_CAN_MSG_M2S_CSA2_OFFSET                SWC_IPC_CAN_MSG_M2S_HCU_HC16_OFFSET + SWC_IPC_CAN_MSG_M2S_HCU_HC16_LENGTH
#define SWC_IPC_CAN_MSG_M2S_PEPS1_OFFSET               SWC_IPC_CAN_MSG_M2S_CSA2_OFFSET + SWC_IPC_CAN_MSG_M2S_CSA2_LENGTH
#define SWC_IPC_CAN_MSG_M2S_DCT3_OFFSET                SWC_IPC_CAN_MSG_M2S_PEPS1_OFFSET + SWC_IPC_CAN_MSG_M2S_PEPS1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_P2M1_OFFSET                SWC_IPC_CAN_MSG_M2S_DCT3_OFFSET + SWC_IPC_CAN_MSG_M2S_DCT3_LENGTH
#define SWC_IPC_CAN_MSG_M2S_P2M3_OFFSET                SWC_IPC_CAN_MSG_M2S_P2M1_OFFSET + SWC_IPC_CAN_MSG_M2S_P2M1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ESP11_OFFSET               SWC_IPC_CAN_MSG_M2S_P2M3_OFFSET + SWC_IPC_CAN_MSG_M2S_P2M3_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ESP10_OFFSET               SWC_IPC_CAN_MSG_M2S_ESP11_OFFSET + SWC_IPC_CAN_MSG_M2S_ESP11_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BMS4_OFFSET                SWC_IPC_CAN_MSG_M2S_ESP10_OFFSET + SWC_IPC_CAN_MSG_M2S_ESP10_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HCU_HP8_OFFSET             SWC_IPC_CAN_MSG_M2S_BMS4_OFFSET + SWC_IPC_CAN_MSG_M2S_BMS4_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ECM9_OFFSET                SWC_IPC_CAN_MSG_M2S_HCU_HP8_OFFSET + SWC_IPC_CAN_MSG_M2S_HCU_HP8_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ECM1_OFFSET                SWC_IPC_CAN_MSG_M2S_ECM9_OFFSET + SWC_IPC_CAN_MSG_M2S_ECM9_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ECM_PT7_OFFSET             SWC_IPC_CAN_MSG_M2S_ECM1_OFFSET + SWC_IPC_CAN_MSG_M2S_ECM1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HCU_HP6_OFFSET             SWC_IPC_CAN_MSG_M2S_ECM_PT7_OFFSET + SWC_IPC_CAN_MSG_M2S_ECM_PT7_LENGTH
#define SWC_IPC_CAN_MSG_M2S_IBC_FD1_OFFSET             SWC_IPC_CAN_MSG_M2S_HCU_HP6_OFFSET + SWC_IPC_CAN_MSG_M2S_HCU_HP6_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ESP_FD2_OFFSET             SWC_IPC_CAN_MSG_M2S_IBC_FD1_OFFSET + SWC_IPC_CAN_MSG_M2S_IBC_FD1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_VDC_FD1_OFFSET             SWC_IPC_CAN_MSG_M2S_ESP_FD2_OFFSET + SWC_IPC_CAN_MSG_M2S_ESP_FD2_LENGTH
#define SWC_IPC_CAN_MSG_M2S_EPS_FD1_OFFSET             SWC_IPC_CAN_MSG_M2S_VDC_FD1_OFFSET + SWC_IPC_CAN_MSG_M2S_VDC_FD1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HCU_PT5_OFFSET             SWC_IPC_CAN_MSG_M2S_EPS_FD1_OFFSET + SWC_IPC_CAN_MSG_M2S_EPS_FD1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BMS65_OFFSET               SWC_IPC_CAN_MSG_M2S_HCU_PT5_OFFSET + SWC_IPC_CAN_MSG_M2S_HCU_PT5_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ELD1_OFFSET                SWC_IPC_CAN_MSG_M2S_BMS65_OFFSET + SWC_IPC_CAN_MSG_M2S_BMS65_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HAP_FD1_OFFSET             SWC_IPC_CAN_MSG_M2S_ELD1_OFFSET + SWC_IPC_CAN_MSG_M2S_ELD1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_CR_FD1_OFFSET              SWC_IPC_CAN_MSG_M2S_HAP_FD1_OFFSET + SWC_IPC_CAN_MSG_M2S_HAP_FD1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_CSA1_OFFSET                SWC_IPC_CAN_MSG_M2S_CR_FD1_OFFSET + SWC_IPC_CAN_MSG_M2S_CR_FD1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_EPB1_OFFSET                SWC_IPC_CAN_MSG_M2S_CSA1_OFFSET + SWC_IPC_CAN_MSG_M2S_CSA1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_RSDS_FD1_OFFSET            SWC_IPC_CAN_MSG_M2S_EPB1_OFFSET + SWC_IPC_CAN_MSG_M2S_EPB1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ESP8_OFFSET                SWC_IPC_CAN_MSG_M2S_RSDS_FD1_OFFSET + SWC_IPC_CAN_MSG_M2S_RSDS_FD1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_AEB_FD1_OFFSET             SWC_IPC_CAN_MSG_M2S_ESP8_OFFSET + SWC_IPC_CAN_MSG_M2S_ESP8_LENGTH
#define SWC_IPC_CAN_MSG_M2S_F_PBOX1_OFFSET             SWC_IPC_CAN_MSG_M2S_AEB_FD1_OFFSET + SWC_IPC_CAN_MSG_M2S_AEB_FD1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_R_PBOX1_OFFSET             SWC_IPC_CAN_MSG_M2S_F_PBOX1_OFFSET + SWC_IPC_CAN_MSG_M2S_F_PBOX1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_IFC_FD5_OFFSET             SWC_IPC_CAN_MSG_M2S_R_PBOX1_OFFSET + SWC_IPC_CAN_MSG_M2S_R_PBOX1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HCU_PT8_OFFSET             SWC_IPC_CAN_MSG_M2S_IFC_FD5_OFFSET + SWC_IPC_CAN_MSG_M2S_IFC_FD5_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT49_OFFSET               SWC_IPC_CAN_MSG_M2S_HCU_PT8_OFFSET + SWC_IPC_CAN_MSG_M2S_HCU_PT8_LENGTH
#define SWC_IPC_CAN_MSG_M2S_GW_OTA_OFFSET              SWC_IPC_CAN_MSG_S2M_HUT49_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT49_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT_FD4_OFFSET             SWC_IPC_CAN_MSG_M2S_GW_OTA_OFFSET + SWC_IPC_CAN_MSG_M2S_GW_OTA_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT45_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT_FD4_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT_FD4_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT46_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT45_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT45_LENGTH
#define SWC_IPC_CAN_MSG_M2S_T_BOX_FD4_OFFSET           SWC_IPC_CAN_MSG_S2M_HUT46_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT46_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HCU_HC8_OFFSET             SWC_IPC_CAN_MSG_M2S_T_BOX_FD4_OFFSET + SWC_IPC_CAN_MSG_M2S_T_BOX_FD4_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BMS_FD14_OFFSET            SWC_IPC_CAN_MSG_M2S_HCU_HC8_OFFSET + SWC_IPC_CAN_MSG_M2S_HCU_HC8_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT35_OFFSET               SWC_IPC_CAN_MSG_M2S_BMS_FD14_OFFSET + SWC_IPC_CAN_MSG_M2S_BMS_FD14_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT36_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT35_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT35_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT38_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT36_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT36_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT30_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT38_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT38_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT39_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT30_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT30_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT37_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT39_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT39_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT33_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT37_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT37_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT15_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT33_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT33_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ETC2_OFFSET                SWC_IPC_CAN_MSG_S2M_HUT15_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT15_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ETC4_OFFSET                SWC_IPC_CAN_MSG_M2S_ETC2_OFFSET + SWC_IPC_CAN_MSG_M2S_ETC2_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT48_OFFSET               SWC_IPC_CAN_MSG_M2S_ETC4_OFFSET + SWC_IPC_CAN_MSG_M2S_ETC4_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT42_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT48_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT48_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BLE5_OFFSET                SWC_IPC_CAN_MSG_S2M_HUT42_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT42_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT41_OFFSET               SWC_IPC_CAN_MSG_M2S_BLE5_OFFSET + SWC_IPC_CAN_MSG_M2S_BLE5_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT43_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT41_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT41_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HCU_HP5_OFFSET             SWC_IPC_CAN_MSG_S2M_HUT43_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT43_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT_FD2_OFFSET             SWC_IPC_CAN_MSG_M2S_HCU_HP5_OFFSET + SWC_IPC_CAN_MSG_M2S_HCU_HP5_LENGTH
#define SWC_IPC_CAN_MSG_M2S_DCT5_OFFSET                SWC_IPC_CAN_MSG_S2M_HUT_FD2_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT_FD2_LENGTH
#define SWC_IPC_CAN_MSG_M2S_IFC_FD6_OFFSET             SWC_IPC_CAN_MSG_M2S_DCT5_OFFSET + SWC_IPC_CAN_MSG_M2S_DCT5_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT40_OFFSET               SWC_IPC_CAN_MSG_M2S_IFC_FD6_OFFSET + SWC_IPC_CAN_MSG_M2S_IFC_FD6_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ERC_FD1_OFFSET             SWC_IPC_CAN_MSG_S2M_HUT40_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT40_LENGTH
#define SWC_IPC_CAN_MSG_M2S_AEB_FD2_OFFSET             SWC_IPC_CAN_MSG_M2S_ERC_FD1_OFFSET + SWC_IPC_CAN_MSG_M2S_ERC_FD1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ABS1_OFFSET                SWC_IPC_CAN_MSG_M2S_AEB_FD2_OFFSET + SWC_IPC_CAN_MSG_M2S_AEB_FD2_LENGTH
#define SWC_IPC_CAN_MSG_M2S_DCT_FD4_OFFSET             SWC_IPC_CAN_MSG_M2S_ABS1_OFFSET + SWC_IPC_CAN_MSG_M2S_ABS1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BCM12_OFFSET               SWC_IPC_CAN_MSG_M2S_DCT_FD4_OFFSET + SWC_IPC_CAN_MSG_M2S_DCT_FD4_LENGTH
#define SWC_IPC_CAN_MSG_M2S_IFC_FD2_OFFSET             SWC_IPC_CAN_MSG_M2S_BCM12_OFFSET + SWC_IPC_CAN_MSG_M2S_BCM12_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BCM17_OFFSET               SWC_IPC_CAN_MSG_M2S_IFC_FD2_OFFSET + SWC_IPC_CAN_MSG_M2S_IFC_FD2_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT_FD3_OFFSET             SWC_IPC_CAN_MSG_M2S_BCM17_OFFSET + SWC_IPC_CAN_MSG_M2S_BCM17_LENGTH
#define SWC_IPC_CAN_MSG_M2S_CSA3_OFFSET                SWC_IPC_CAN_MSG_S2M_HUT_FD3_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT_FD3_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ABM2_OFFSET                SWC_IPC_CAN_MSG_M2S_CSA3_OFFSET + SWC_IPC_CAN_MSG_M2S_CSA3_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ABS2_OFFSET                SWC_IPC_CAN_MSG_M2S_ABM2_OFFSET + SWC_IPC_CAN_MSG_M2S_ABM2_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HCU_PT7_OFFSET             SWC_IPC_CAN_MSG_M2S_ABS2_OFFSET + SWC_IPC_CAN_MSG_M2S_ABS2_LENGTH
#define SWC_IPC_CAN_MSG_S2M_DMS_FD1_OFFSET             SWC_IPC_CAN_MSG_M2S_HCU_PT7_OFFSET + SWC_IPC_CAN_MSG_M2S_HCU_PT7_LENGTH
#define SWC_IPC_CAN_MSG_M2S_TOD1_OFFSET                SWC_IPC_CAN_MSG_S2M_DMS_FD1_OFFSET + SWC_IPC_CAN_MSG_S2M_DMS_FD1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BLE1_OFFSET                SWC_IPC_CAN_MSG_M2S_TOD1_OFFSET + SWC_IPC_CAN_MSG_M2S_TOD1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HCU_HC3_OFFSET             SWC_IPC_CAN_MSG_M2S_BLE1_OFFSET + SWC_IPC_CAN_MSG_M2S_BLE1_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT32_OFFSET               SWC_IPC_CAN_MSG_M2S_HCU_HC3_OFFSET + SWC_IPC_CAN_MSG_M2S_HCU_HC3_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ECM2_OFFSET                SWC_IPC_CAN_MSG_S2M_HUT32_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT32_LENGTH
#define SWC_IPC_CAN_MSG_M2S_Trailer1_OFFSET            SWC_IPC_CAN_MSG_M2S_ECM2_OFFSET + SWC_IPC_CAN_MSG_M2S_ECM2_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HAP_FD2_OFFSET             SWC_IPC_CAN_MSG_M2S_Trailer1_OFFSET + SWC_IPC_CAN_MSG_M2S_Trailer1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_AC8_OFFSET                 SWC_IPC_CAN_MSG_M2S_HAP_FD2_OFFSET + SWC_IPC_CAN_MSG_M2S_HAP_FD2_LENGTH
#define SWC_IPC_CAN_MSG_S2M_IP2_OFFSET                 SWC_IPC_CAN_MSG_M2S_AC8_OFFSET + SWC_IPC_CAN_MSG_M2S_AC8_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT52_OFFSET               SWC_IPC_CAN_MSG_S2M_IP2_OFFSET + SWC_IPC_CAN_MSG_S2M_IP2_LENGTH
#define SWC_IPC_CAN_MSG_M2S_IDC_L3_FD3_OFFSET          SWC_IPC_CAN_MSG_S2M_HUT52_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT52_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BMS8_OFFSET                SWC_IPC_CAN_MSG_M2S_IDC_L3_FD3_OFFSET + SWC_IPC_CAN_MSG_M2S_IDC_L3_FD3_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HAP_FD6_OFFSET             SWC_IPC_CAN_MSG_M2S_BMS8_OFFSET + SWC_IPC_CAN_MSG_M2S_BMS8_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BCM6_OFFSET                SWC_IPC_CAN_MSG_M2S_HAP_FD6_OFFSET + SWC_IPC_CAN_MSG_M2S_HAP_FD6_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BCM7_OFFSET                SWC_IPC_CAN_MSG_M2S_BCM6_OFFSET + SWC_IPC_CAN_MSG_M2S_BCM6_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ECM_PT6_OFFSET             SWC_IPC_CAN_MSG_M2S_BCM7_OFFSET + SWC_IPC_CAN_MSG_M2S_BCM7_LENGTH
#define SWC_IPC_CAN_MSG_S2M_IP1_OFFSET                 SWC_IPC_CAN_MSG_M2S_ECM_PT6_OFFSET + SWC_IPC_CAN_MSG_M2S_ECM_PT6_LENGTH
#define SWC_IPC_CAN_MSG_M2S_PEPS2_OFFSET               SWC_IPC_CAN_MSG_S2M_IP1_OFFSET + SWC_IPC_CAN_MSG_S2M_IP1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HAP_FD3_OFFSET             SWC_IPC_CAN_MSG_M2S_PEPS2_OFFSET + SWC_IPC_CAN_MSG_M2S_PEPS2_LENGTH
#define SWC_IPC_CAN_MSG_M2S_AC14_OFFSET                SWC_IPC_CAN_MSG_M2S_HAP_FD3_OFFSET + SWC_IPC_CAN_MSG_M2S_HAP_FD3_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HAP_FD7_OFFSET             SWC_IPC_CAN_MSG_M2S_AC14_OFFSET + SWC_IPC_CAN_MSG_M2S_AC14_LENGTH
#define SWC_IPC_CAN_MSG_M2S_AC1_OFFSET                 SWC_IPC_CAN_MSG_M2S_HAP_FD7_OFFSET + SWC_IPC_CAN_MSG_M2S_HAP_FD7_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BCM8_OFFSET                SWC_IPC_CAN_MSG_M2S_AC1_OFFSET + SWC_IPC_CAN_MSG_M2S_AC1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BCM14_OFFSET               SWC_IPC_CAN_MSG_M2S_BCM8_OFFSET + SWC_IPC_CAN_MSG_M2S_BCM8_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BCM13_OFFSET               SWC_IPC_CAN_MSG_M2S_BCM14_OFFSET + SWC_IPC_CAN_MSG_M2S_BCM14_LENGTH
#define SWC_IPC_CAN_MSG_M2S_EEM1_OFFSET                SWC_IPC_CAN_MSG_M2S_BCM13_OFFSET + SWC_IPC_CAN_MSG_M2S_BCM13_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ACC_FD2_OFFSET             SWC_IPC_CAN_MSG_M2S_EEM1_OFFSET + SWC_IPC_CAN_MSG_M2S_EEM1_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT27_OFFSET               SWC_IPC_CAN_MSG_M2S_ACC_FD2_OFFSET + SWC_IPC_CAN_MSG_M2S_ACC_FD2_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ACC_FD3_OFFSET             SWC_IPC_CAN_MSG_S2M_HUT27_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT27_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT26_OFFSET               SWC_IPC_CAN_MSG_M2S_ACC_FD3_OFFSET + SWC_IPC_CAN_MSG_M2S_ACC_FD3_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ACC_FD4_OFFSET             SWC_IPC_CAN_MSG_S2M_HUT26_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT26_LENGTH
#define SWC_IPC_CAN_MSG_M2S_DWD1_OFFSET                SWC_IPC_CAN_MSG_M2S_ACC_FD4_OFFSET + SWC_IPC_CAN_MSG_M2S_ACC_FD4_LENGTH
#define SWC_IPC_CAN_MSG_M2S_WPC1_OFFSET                SWC_IPC_CAN_MSG_M2S_DWD1_OFFSET + SWC_IPC_CAN_MSG_M2S_DWD1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_GW_FD1_OFFSET              SWC_IPC_CAN_MSG_M2S_WPC1_OFFSET + SWC_IPC_CAN_MSG_M2S_WPC1_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT28_OFFSET               SWC_IPC_CAN_MSG_M2S_GW_FD1_OFFSET + SWC_IPC_CAN_MSG_M2S_GW_FD1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_DSM1_OFFSET                SWC_IPC_CAN_MSG_S2M_HUT28_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT28_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT_FD1_OFFSET             SWC_IPC_CAN_MSG_M2S_DSM1_OFFSET + SWC_IPC_CAN_MSG_M2S_DSM1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BMS35_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT_FD1_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT_FD1_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT8_OFFSET                SWC_IPC_CAN_MSG_M2S_BMS35_OFFSET + SWC_IPC_CAN_MSG_M2S_BMS35_LENGTH
#define SWC_IPC_CAN_MSG_M2S_DDCM1_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT8_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT8_LENGTH
#define SWC_IPC_CAN_MSG_M2S_AC4_OFFSET                 SWC_IPC_CAN_MSG_M2S_DDCM1_OFFSET + SWC_IPC_CAN_MSG_M2S_DDCM1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_PDCM1_OFFSET               SWC_IPC_CAN_MSG_M2S_AC4_OFFSET + SWC_IPC_CAN_MSG_M2S_AC4_LENGTH
#define SWC_IPC_CAN_MSG_M2S_DSC4_OFFSET                SWC_IPC_CAN_MSG_M2S_PDCM1_OFFSET + SWC_IPC_CAN_MSG_M2S_PDCM1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_IFC_FD3_OFFSET             SWC_IPC_CAN_MSG_M2S_DSC4_OFFSET + SWC_IPC_CAN_MSG_M2S_DSC4_LENGTH
#define SWC_IPC_CAN_MSG_M2S_AC7_OFFSET                 SWC_IPC_CAN_MSG_M2S_IFC_FD3_OFFSET + SWC_IPC_CAN_MSG_M2S_IFC_FD3_LENGTH
#define SWC_IPC_CAN_MSG_M2S_SCM1_OFFSET                SWC_IPC_CAN_MSG_M2S_AC7_OFFSET + SWC_IPC_CAN_MSG_M2S_AC7_LENGTH
#define SWC_IPC_CAN_MSG_M2S_AMP4_ANC1_OFFSET           SWC_IPC_CAN_MSG_M2S_SCM1_OFFSET + SWC_IPC_CAN_MSG_M2S_SCM1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ECM11_OFFSET               SWC_IPC_CAN_MSG_M2S_AMP4_ANC1_OFFSET + SWC_IPC_CAN_MSG_M2S_AMP4_ANC1_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT23_OFFSET               SWC_IPC_CAN_MSG_M2S_ECM11_OFFSET + SWC_IPC_CAN_MSG_M2S_ECM11_LENGTH
#define SWC_IPC_CAN_MSG_M2S_EDC1_OFFSET                SWC_IPC_CAN_MSG_S2M_HUT23_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT23_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT22_OFFSET               SWC_IPC_CAN_MSG_M2S_EDC1_OFFSET + SWC_IPC_CAN_MSG_M2S_EDC1_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT21_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT22_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT22_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT20_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT21_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT21_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT51_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT20_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT20_LENGTH
#define SWC_IPC_CAN_MSG_S2M_DVR_FD1_OFFSET             SWC_IPC_CAN_MSG_S2M_HUT51_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT51_LENGTH
#define SWC_IPC_CAN_MSG_M2S_T_Box_FD10_OFFSET          SWC_IPC_CAN_MSG_S2M_DVR_FD1_OFFSET + SWC_IPC_CAN_MSG_S2M_DVR_FD1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_DDCM3_OFFSET               SWC_IPC_CAN_MSG_M2S_T_Box_FD10_OFFSET + SWC_IPC_CAN_MSG_M2S_T_Box_FD10_LENGTH
#define SWC_IPC_CAN_MSG_M2S_AC6_OFFSET                 SWC_IPC_CAN_MSG_M2S_DDCM3_OFFSET + SWC_IPC_CAN_MSG_M2S_DDCM3_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HCU_PT4_OFFSET             SWC_IPC_CAN_MSG_M2S_AC6_OFFSET + SWC_IPC_CAN_MSG_M2S_AC6_LENGTH
#define SWC_IPC_CAN_MSG_M2S_VMDR1_OFFSET               SWC_IPC_CAN_MSG_M2S_HCU_PT4_OFFSET + SWC_IPC_CAN_MSG_M2S_HCU_PT4_LENGTH
#define SWC_IPC_CAN_MSG_M2S_AC3_OFFSET                 SWC_IPC_CAN_MSG_M2S_VMDR1_OFFSET + SWC_IPC_CAN_MSG_M2S_VMDR1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_PLG_1_OFFSET               SWC_IPC_CAN_MSG_M2S_AC3_OFFSET + SWC_IPC_CAN_MSG_M2S_AC3_LENGTH
#define SWC_IPC_CAN_MSG_M2S_PEPS4_OFFSET               SWC_IPC_CAN_MSG_M2S_PLG_1_OFFSET + SWC_IPC_CAN_MSG_M2S_PLG_1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ESCL2_OFFSET               SWC_IPC_CAN_MSG_M2S_PEPS4_OFFSET + SWC_IPC_CAN_MSG_M2S_PEPS4_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BCM11_OFFSET               SWC_IPC_CAN_MSG_M2S_ESCL2_OFFSET + SWC_IPC_CAN_MSG_M2S_ESCL2_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HCM_L1_OFFSET              SWC_IPC_CAN_MSG_M2S_BCM11_OFFSET + SWC_IPC_CAN_MSG_M2S_BCM11_LENGTH
#define SWC_IPC_CAN_MSG_M2S_RSDS_FD2_OFFSET            SWC_IPC_CAN_MSG_M2S_HCM_L1_OFFSET + SWC_IPC_CAN_MSG_M2S_HCM_L1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HCM_R1_OFFSET              SWC_IPC_CAN_MSG_M2S_RSDS_FD2_OFFSET + SWC_IPC_CAN_MSG_M2S_RSDS_FD2_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BCM19_OFFSET               SWC_IPC_CAN_MSG_M2S_HCM_R1_OFFSET + SWC_IPC_CAN_MSG_M2S_HCM_R1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HCU_HC6_OFFSET             SWC_IPC_CAN_MSG_M2S_BCM19_OFFSET + SWC_IPC_CAN_MSG_M2S_BCM19_LENGTH
#define SWC_IPC_CAN_MSG_M2S_OBC1_OFFSET                SWC_IPC_CAN_MSG_M2S_HCU_HC6_OFFSET + SWC_IPC_CAN_MSG_M2S_HCU_HC6_LENGTH
#define SWC_IPC_CAN_MSG_M2S_OBC2_OFFSET                SWC_IPC_CAN_MSG_M2S_OBC1_OFFSET + SWC_IPC_CAN_MSG_M2S_OBC1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BCM1_OFFSET                SWC_IPC_CAN_MSG_M2S_OBC2_OFFSET + SWC_IPC_CAN_MSG_M2S_OBC2_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT13_OFFSET               SWC_IPC_CAN_MSG_M2S_BCM1_OFFSET + SWC_IPC_CAN_MSG_M2S_BCM1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HUD1_OFFSET                SWC_IPC_CAN_MSG_S2M_HUT13_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT13_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT10_OFFSET               SWC_IPC_CAN_MSG_M2S_HUD1_OFFSET + SWC_IPC_CAN_MSG_M2S_HUD1_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT25_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT10_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT10_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT17_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT25_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT25_LENGTH
#define SWC_IPC_CAN_MSG_M2S_TPMS1_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT17_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT17_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ETC3_OFFSET                SWC_IPC_CAN_MSG_M2S_TPMS1_OFFSET + SWC_IPC_CAN_MSG_M2S_TPMS1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BCM3_OFFSET                SWC_IPC_CAN_MSG_M2S_ETC3_OFFSET + SWC_IPC_CAN_MSG_M2S_ETC3_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT16_OFFSET               SWC_IPC_CAN_MSG_M2S_BCM3_OFFSET + SWC_IPC_CAN_MSG_M2S_BCM3_LENGTH
#define SWC_IPC_CAN_MSG_S2M_IP3_OFFSET                 SWC_IPC_CAN_MSG_S2M_HUT16_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT16_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BCM18_OFFSET               SWC_IPC_CAN_MSG_S2M_IP3_OFFSET + SWC_IPC_CAN_MSG_S2M_IP3_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ECM24_OFFSET               SWC_IPC_CAN_MSG_M2S_BCM18_OFFSET + SWC_IPC_CAN_MSG_M2S_BCM18_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ABM1_OFFSET                SWC_IPC_CAN_MSG_M2S_ECM24_OFFSET + SWC_IPC_CAN_MSG_M2S_ECM24_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BMS19_OFFSET               SWC_IPC_CAN_MSG_M2S_ABM1_OFFSET + SWC_IPC_CAN_MSG_M2S_ABM1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_PPMI1_OFFSET               SWC_IPC_CAN_MSG_M2S_BMS19_OFFSET + SWC_IPC_CAN_MSG_M2S_BMS19_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT29_OFFSET               SWC_IPC_CAN_MSG_M2S_PPMI1_OFFSET + SWC_IPC_CAN_MSG_M2S_PPMI1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_RWPC1_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT29_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT29_LENGTH
#define SWC_IPC_CAN_MSG_M2S_CP1_OFFSET                 SWC_IPC_CAN_MSG_M2S_RWPC1_OFFSET + SWC_IPC_CAN_MSG_M2S_RWPC1_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT1_OFFSET                SWC_IPC_CAN_MSG_M2S_CP1_OFFSET + SWC_IPC_CAN_MSG_M2S_CP1_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT2_OFFSET                SWC_IPC_CAN_MSG_S2M_HUT1_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT1_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT3_OFFSET                SWC_IPC_CAN_MSG_S2M_HUT2_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT2_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT4_OFFSET                SWC_IPC_CAN_MSG_S2M_HUT3_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT3_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT34_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT4_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT4_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ECM3_OFFSET                SWC_IPC_CAN_MSG_S2M_HUT34_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT34_LENGTH
#define SWC_IPC_CAN_MSG_M2S_AC2_OFFSET                 SWC_IPC_CAN_MSG_M2S_ECM3_OFFSET + SWC_IPC_CAN_MSG_M2S_ECM3_LENGTH
#define SWC_IPC_CAN_MSG_M2S_TPMS2_OFFSET               SWC_IPC_CAN_MSG_M2S_AC2_OFFSET + SWC_IPC_CAN_MSG_M2S_AC2_LENGTH
#define SWC_IPC_CAN_MSG_M2S_AMP5_IESS1_OFFSET          SWC_IPC_CAN_MSG_M2S_TPMS2_OFFSET + SWC_IPC_CAN_MSG_M2S_TPMS2_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BMS66_OFFSET               SWC_IPC_CAN_MSG_M2S_AMP5_IESS1_OFFSET + SWC_IPC_CAN_MSG_M2S_AMP5_IESS1_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT12_OFFSET               SWC_IPC_CAN_MSG_M2S_BMS66_OFFSET + SWC_IPC_CAN_MSG_M2S_BMS66_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ECM19_OFFSET               SWC_IPC_CAN_MSG_S2M_HUT12_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT12_LENGTH
#define SWC_IPC_CAN_MSG_M2S_ECM20_OFFSET               SWC_IPC_CAN_MSG_M2S_ECM19_OFFSET + SWC_IPC_CAN_MSG_M2S_ECM19_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BMS22_OFFSET               SWC_IPC_CAN_MSG_M2S_ECM20_OFFSET + SWC_IPC_CAN_MSG_M2S_ECM20_LENGTH
#define SWC_IPC_CAN_MSG_M2S_HCU_HC7_OFFSET             SWC_IPC_CAN_MSG_M2S_BMS22_OFFSET + SWC_IPC_CAN_MSG_M2S_BMS22_LENGTH
#define SWC_IPC_CAN_MSG_M2S_AMP1_OFFSET                SWC_IPC_CAN_MSG_M2S_HCU_HC7_OFFSET + SWC_IPC_CAN_MSG_M2S_HCU_HC7_LENGTH
#define SWC_IPC_CAN_MSG_M2S_AMP2_OFFSET                SWC_IPC_CAN_MSG_M2S_AMP1_OFFSET + SWC_IPC_CAN_MSG_M2S_AMP1_LENGTH
#define SWC_IPC_CAN_MSG_M2S_AMP3_OFFSET                SWC_IPC_CAN_MSG_M2S_AMP2_OFFSET + SWC_IPC_CAN_MSG_M2S_AMP2_LENGTH
#define SWC_IPC_CAN_MSG_M2S_T_BOX_FD3_OFFSET           SWC_IPC_CAN_MSG_M2S_AMP3_OFFSET + SWC_IPC_CAN_MSG_M2S_AMP3_LENGTH
#define SWC_IPC_CAN_MSG_M2S_BMS30_OFFSET               SWC_IPC_CAN_MSG_M2S_T_BOX_FD3_OFFSET + SWC_IPC_CAN_MSG_M2S_T_BOX_FD3_LENGTH
#define SWC_IPC_CAN_MSG_S2M_HUT19_OFFSET               SWC_IPC_CAN_MSG_M2S_BMS30_OFFSET + SWC_IPC_CAN_MSG_M2S_BMS30_LENGTH
#define SWC_IPC_CAN_MSG_STATUS_BUFFER_START            SWC_IPC_CAN_MSG_S2M_HUT19_OFFSET + SWC_IPC_CAN_MSG_S2M_HUT19_LENGTH
#define SWC_IPC_CAN_MSG_DATA_BUFFER_LENGTH             SWC_IPC_CAN_MSG_STATUS_BUFFER_START + (uint32)SWC_IPC_CAN_MSG_TOTAL_NUMBER

/*
  Define : IPC CAN Message Attribute Configuration
*/
#ifdef COMEX_SIGNAL_RX_T_BOX_FD1_0X33

    #define SWC_IPC_CAN_MSG_T_BOX_FD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x33), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_T_BOX_FD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_T_BOX_FD1_LENGTH), \
        /*Priority */(uint8)(0) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_T_BOX_FD1_0X33 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_T_BOX_FD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD1_0X33 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

    #define SWC_IPC_CAN_MSG_HUT7_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x44), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT7_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT7_LENGTH), \
        /*Priority */(uint8)(1) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT7_0X44 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT7_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_MSG_HUT6_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x4a), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT6_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT6_LENGTH), \
        /*Priority */(uint8)(2) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT6_0X4A , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT6_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_RX_GLO_NASS1_0X56

    #define SWC_IPC_CAN_MSG_GLO_NASS1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x56), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_GLO_NASS1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_GLO_NASS1_LENGTH), \
        /*Priority */(uint8)(3) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_GLO_NASS1_0X56 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_GLO_NASS1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_GLO_NASS1_0X56 */

#ifdef COMEX_SIGNAL_RX_HCU_FD1_0X60

    #define SWC_IPC_CAN_MSG_HCU_FD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x60), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HCU_FD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HCU_FD1_LENGTH), \
        /*Priority */(uint8)(0) , \
        /*Cycle    */(uint16)(10/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HCU_FD1_0X60 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HCU_FD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HCU_FD1_0X60 */

#ifdef COMEX_SIGNAL_RX_ECM4_0X82

    #define SWC_IPC_CAN_MSG_ECM4_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x82), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ECM4_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ECM4_LENGTH), \
        /*Priority */(uint8)(1) , \
        /*Cycle    */(uint16)(10/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ECM4_0X82 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ECM4_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ECM4_0X82 */

#ifdef COMEX_SIGNAL_RX_ECM7_0X84

    #define SWC_IPC_CAN_MSG_ECM7_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x84), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ECM7_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ECM7_LENGTH), \
        /*Priority */(uint8)(2) , \
        /*Cycle    */(uint16)(10/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ECM7_0X84 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ECM7_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ECM7_0X84 */

#ifdef COMEX_SIGNAL_RX_ECM_PT5_0X8E

    #define SWC_IPC_CAN_MSG_ECM_PT5_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x8e), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ECM_PT5_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ECM_PT5_LENGTH), \
        /*Priority */(uint8)(3) , \
        /*Cycle    */(uint16)(10/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ECM_PT5_0X8E , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ECM_PT5_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ECM_PT5_0X8E */

#ifdef COMEX_SIGNAL_RX_HCU_HC16_0X9E

    #define SWC_IPC_CAN_MSG_HCU_HC16_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x9e), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HCU_HC16_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HCU_HC16_LENGTH), \
        /*Priority */(uint8)(4) , \
        /*Cycle    */(uint16)(10/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HCU_HC16_0X9E , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HCU_HC16_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HCU_HC16_0X9E */

#ifdef COMEX_SIGNAL_RX_CSA2_0XA1

    #define SWC_IPC_CAN_MSG_CSA2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0xa1), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_CSA2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_CSA2_LENGTH), \
        /*Priority */(uint8)(5) , \
        /*Cycle    */(uint16)(10/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_CSA2_0XA1 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_CSA2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_CSA2_0XA1 */

#ifdef COMEX_SIGNAL_RX_PEPS1_0XA5

    #define SWC_IPC_CAN_MSG_PEPS1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0xa5), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_PEPS1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_PEPS1_LENGTH), \
        /*Priority */(uint8)(4) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_PEPS1_0XA5 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_PEPS1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_PEPS1_0XA5 */

#ifdef COMEX_SIGNAL_RX_DCT3_0XA6

    #define SWC_IPC_CAN_MSG_DCT3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0xa6), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_DCT3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_DCT3_LENGTH), \
        /*Priority */(uint8)(6) , \
        /*Cycle    */(uint16)(10/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_DCT3_0XA6 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_DCT3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_DCT3_0XA6 */

#ifdef COMEX_SIGNAL_RX_P2M1_0XAC

    #define SWC_IPC_CAN_MSG_P2M1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0xac), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_P2M1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_P2M1_LENGTH), \
        /*Priority */(uint8)(7) , \
        /*Cycle    */(uint16)(10/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_P2M1_0XAC , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_P2M1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_P2M1_0XAC */

#ifdef COMEX_SIGNAL_RX_P2M3_0XBE

    #define SWC_IPC_CAN_MSG_P2M3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0xbe), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_P2M3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_P2M3_LENGTH), \
        /*Priority */(uint8)(8) , \
        /*Cycle    */(uint16)(10/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_P2M3_0XBE , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_P2M3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_P2M3_0XBE */

#ifdef COMEX_SIGNAL_RX_ESP11_0XC8

    #define SWC_IPC_CAN_MSG_ESP11_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0xc8), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ESP11_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ESP11_LENGTH), \
        /*Priority */(uint8)(9) , \
        /*Cycle    */(uint16)(10/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ESP11_0XC8 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ESP11_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ESP11_0XC8 */

#ifdef COMEX_SIGNAL_RX_ESP10_0XD8

    #define SWC_IPC_CAN_MSG_ESP10_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0xd8), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ESP10_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ESP10_LENGTH), \
        /*Priority */(uint8)(10) , \
        /*Cycle    */(uint16)(10/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ESP10_0XD8 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ESP10_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ESP10_0XD8 */

#ifdef COMEX_SIGNAL_RX_BMS4_0XF1

    #define SWC_IPC_CAN_MSG_BMS4_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0xf1), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BMS4_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BMS4_LENGTH), \
        /*Priority */(uint8)(11) , \
        /*Cycle    */(uint16)(10/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(TRUE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BMS4_0XF1 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BMS4_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BMS4_0XF1 */

#ifdef COMEX_SIGNAL_RX_HCU_HP8_0XF9

    #define SWC_IPC_CAN_MSG_HCU_HP8_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0xf9), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HCU_HP8_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HCU_HP8_LENGTH), \
        /*Priority */(uint8)(12) , \
        /*Cycle    */(uint16)(10/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HCU_HP8_0XF9 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HCU_HP8_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HCU_HP8_0XF9 */

#ifdef COMEX_SIGNAL_RX_ECM9_0X102

    #define SWC_IPC_CAN_MSG_ECM9_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x102), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ECM9_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ECM9_LENGTH), \
        /*Priority */(uint8)(0) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ECM9_0X102 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ECM9_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ECM9_0X102 */

#ifdef COMEX_SIGNAL_RX_ECM1_0X111

    #define SWC_IPC_CAN_MSG_ECM1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x111), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ECM1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ECM1_LENGTH), \
        /*Priority */(uint8)(13) , \
        /*Cycle    */(uint16)(10/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ECM1_0X111 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ECM1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ECM1_0X111 */

#ifdef COMEX_SIGNAL_RX_ECM_PT7_0X117

    #define SWC_IPC_CAN_MSG_ECM_PT7_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x117), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ECM_PT7_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ECM_PT7_LENGTH), \
        /*Priority */(uint8)(1) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ECM_PT7_0X117 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ECM_PT7_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ECM_PT7_0X117 */

#ifdef COMEX_SIGNAL_RX_HCU_HP6_0X11A

    #define SWC_IPC_CAN_MSG_HCU_HP6_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x11a), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HCU_HP6_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HCU_HP6_LENGTH), \
        /*Priority */(uint8)(2) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HCU_HP6_0X11A , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HCU_HP6_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HCU_HP6_0X11A */

#ifdef COMEX_SIGNAL_RX_IBC_FD1_0X12E

    #define SWC_IPC_CAN_MSG_IBC_FD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x12e), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_IBC_FD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_IBC_FD1_LENGTH), \
        /*Priority */(uint8)(3) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_IBC_FD1_0X12E , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_IBC_FD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_IBC_FD1_0X12E */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_MSG_ESP_FD2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x137), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ESP_FD2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ESP_FD2_LENGTH), \
        /*Priority */(uint8)(4) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(TRUE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ESP_FD2_0X137 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ESP_FD2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_MSG_VDC_FD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x146), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_VDC_FD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_VDC_FD1_LENGTH), \
        /*Priority */(uint8)(5) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_VDC_FD1_0X146 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_VDC_FD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_EPS_FD1_0X147

    #define SWC_IPC_CAN_MSG_EPS_FD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x147), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_EPS_FD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_EPS_FD1_LENGTH), \
        /*Priority */(uint8)(6) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(TRUE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_EPS_FD1_0X147 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_EPS_FD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_EPS_FD1_0X147 */

#ifdef COMEX_SIGNAL_RX_HCU_PT5_0X14A

    #define SWC_IPC_CAN_MSG_HCU_PT5_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x14a), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HCU_PT5_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HCU_PT5_LENGTH), \
        /*Priority */(uint8)(7) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HCU_PT5_0X14A , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HCU_PT5_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HCU_PT5_0X14A */

#ifdef COMEX_SIGNAL_RX_BMS65_0X14F

    #define SWC_IPC_CAN_MSG_BMS65_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x14f), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BMS65_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BMS65_LENGTH), \
        /*Priority */(uint8)(8) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BMS65_0X14F , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BMS65_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BMS65_0X14F */

#ifdef COMEX_SIGNAL_RX_ELD1_0X152

    #define SWC_IPC_CAN_MSG_ELD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x152), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ELD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ELD1_LENGTH), \
        /*Priority */(uint8)(9) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ELD1_0X152 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ELD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ELD1_0X152 */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_MSG_HAP_FD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x15b), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HAP_FD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HAP_FD1_LENGTH), \
        /*Priority */(uint8)(10) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HAP_FD1_0X15B , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HAP_FD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_CR_FD1_0X15E

    #define SWC_IPC_CAN_MSG_CR_FD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x15e), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_CR_FD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_CR_FD1_LENGTH), \
        /*Priority */(uint8)(11) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_CR_FD1_0X15E , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_CR_FD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_CR_FD1_0X15E */

#ifdef COMEX_SIGNAL_RX_CSA1_0X165

    #define SWC_IPC_CAN_MSG_CSA1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x165), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_CSA1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_CSA1_LENGTH), \
        /*Priority */(uint8)(12) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_CSA1_0X165 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_CSA1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_CSA1_0X165 */

#ifdef COMEX_SIGNAL_RX_EPB1_0X16B

    #define SWC_IPC_CAN_MSG_EPB1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x16b), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_EPB1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_EPB1_LENGTH), \
        /*Priority */(uint8)(13) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(TRUE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_EPB1_0X16B , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_EPB1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_EPB1_0X16B */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_MSG_RSDS_FD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x16f), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_RSDS_FD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_RSDS_FD1_LENGTH), \
        /*Priority */(uint8)(14) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_RSDS_FD1_0X16F , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_RSDS_FD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_ESP8_0X170

    #define SWC_IPC_CAN_MSG_ESP8_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x170), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ESP8_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ESP8_LENGTH), \
        /*Priority */(uint8)(15) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ESP8_0X170 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ESP8_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ESP8_0X170 */

#ifdef COMEX_SIGNAL_RX_AEB_FD1_0X18B

    #define SWC_IPC_CAN_MSG_AEB_FD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x18b), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_AEB_FD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_AEB_FD1_LENGTH), \
        /*Priority */(uint8)(16) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_AEB_FD1_0X18B , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_AEB_FD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_AEB_FD1_0X18B */

#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B

    #define SWC_IPC_CAN_MSG_F_PBOX1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x19b), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_F_PBOX1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_F_PBOX1_LENGTH), \
        /*Priority */(uint8)(0) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_F_PBOX1_0X19B , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_F_PBOX1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_F_PBOX1_0X19B */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_MSG_R_PBOX1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x19c), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_R_PBOX1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_R_PBOX1_LENGTH), \
        /*Priority */(uint8)(1) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_R_PBOX1_0X19C , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_R_PBOX1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_MSG_IFC_FD5_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x19f), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_IFC_FD5_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_IFC_FD5_LENGTH), \
        /*Priority */(uint8)(2) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_IFC_FD5_0X19F , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_IFC_FD5_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_HCU_PT8_0X1C0

    #define SWC_IPC_CAN_MSG_HCU_PT8_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1c0), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HCU_PT8_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HCU_PT8_LENGTH), \
        /*Priority */(uint8)(3) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HCU_PT8_0X1C0 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HCU_PT8_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HCU_PT8_0X1C0 */

#ifdef COMEX_SIGNAL_TX_HUT49_0X1D1

    #define SWC_IPC_CAN_MSG_HUT49_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1d1), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT49_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT49_LENGTH), \
        /*Priority */(uint8)(5) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT49_0X1D1 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT49_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT49_0X1D1 */

#ifdef COMEX_SIGNAL_RX_GW_OTA_0X1D9

    #define SWC_IPC_CAN_MSG_GW_OTA_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1d9), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_GW_OTA_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_GW_OTA_LENGTH), \
        /*Priority */(uint8)(6) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_GW_OTA_0X1D9 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_GW_OTA_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_GW_OTA_0X1D9 */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_MSG_HUT_FD4_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1da), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT_FD4_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT_FD4_LENGTH), \
        /*Priority */(uint8)(7) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT_FD4_0X1DA , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT_FD4_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC

    #define SWC_IPC_CAN_MSG_HUT45_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1dc), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT45_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT45_LENGTH), \
        /*Priority */(uint8)(8) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT45_0X1DC , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT45_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT45_0X1DC */

#ifdef COMEX_SIGNAL_TX_HUT46_0X1DD

    #define SWC_IPC_CAN_MSG_HUT46_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1dd), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT46_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT46_LENGTH), \
        /*Priority */(uint8)(9) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT46_0X1DD , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT46_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT46_0X1DD */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD4_0X1E1

    #define SWC_IPC_CAN_MSG_T_BOX_FD4_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1e1), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_T_BOX_FD4_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_T_BOX_FD4_LENGTH), \
        /*Priority */(uint8)(10) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_T_BOX_FD4_0X1E1 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_T_BOX_FD4_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD4_0X1E1 */

#ifdef COMEX_SIGNAL_RX_HCU_HC8_0X1E2

    #define SWC_IPC_CAN_MSG_HCU_HC8_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1e2), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HCU_HC8_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HCU_HC8_LENGTH), \
        /*Priority */(uint8)(11) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HCU_HC8_0X1E2 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HCU_HC8_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HCU_HC8_0X1E2 */

#ifdef COMEX_SIGNAL_RX_BMS_FD14_0X1E3

    #define SWC_IPC_CAN_MSG_BMS_FD14_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1e3), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BMS_FD14_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BMS_FD14_LENGTH), \
        /*Priority */(uint8)(12) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BMS_FD14_0X1E3 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BMS_FD14_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BMS_FD14_0X1E3 */

#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5

    #define SWC_IPC_CAN_MSG_HUT35_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1e5), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT35_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT35_LENGTH), \
        /*Priority */(uint8)(13) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT35_0X1E5 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT35_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT35_0X1E5 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

    #define SWC_IPC_CAN_MSG_HUT36_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1e6), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT36_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT36_LENGTH), \
        /*Priority */(uint8)(14) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT36_0X1E6 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT36_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

    #define SWC_IPC_CAN_MSG_HUT38_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1e7), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT38_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT38_LENGTH), \
        /*Priority */(uint8)(15) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT38_0X1E7 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT38_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9

    #define SWC_IPC_CAN_MSG_HUT30_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1e9), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT30_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT30_LENGTH), \
        /*Priority */(uint8)(16) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT30_0X1E9 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT30_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT30_0X1E9 */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_MSG_HUT39_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1eb), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT39_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT39_LENGTH), \
        /*Priority */(uint8)(17) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT39_0X1EB , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT39_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

    #define SWC_IPC_CAN_MSG_HUT37_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1ec), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT37_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT37_LENGTH), \
        /*Priority */(uint8)(18) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT37_0X1EC , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT37_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_MSG_HUT33_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1ed), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT33_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT33_LENGTH), \
        /*Priority */(uint8)(19) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT33_0X1ED , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT33_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_MSG_HUT15_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1ee), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT15_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT15_LENGTH), \
        /*Priority */(uint8)(20) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT15_0X1EE , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT15_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_RX_ETC2_0X1F1

    #define SWC_IPC_CAN_MSG_ETC2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1f1), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ETC2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ETC2_LENGTH), \
        /*Priority */(uint8)(21) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ETC2_0X1F1 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ETC2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ETC2_0X1F1 */

#ifdef COMEX_SIGNAL_RX_ETC4_0X1F2

    #define SWC_IPC_CAN_MSG_ETC4_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1f2), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ETC4_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ETC4_LENGTH), \
        /*Priority */(uint8)(22) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ETC4_0X1F2 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ETC4_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ETC4_0X1F2 */

#ifdef COMEX_SIGNAL_TX_HUT48_0X1F4

    #define SWC_IPC_CAN_MSG_HUT48_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1f4), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT48_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT48_LENGTH), \
        /*Priority */(uint8)(23) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT48_0X1F4 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT48_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT48_0X1F4 */

#ifdef COMEX_SIGNAL_TX_HUT42_0X1F9

    #define SWC_IPC_CAN_MSG_HUT42_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1f9), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT42_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT42_LENGTH), \
        /*Priority */(uint8)(24) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT42_0X1F9 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT42_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT42_0X1F9 */

#ifdef COMEX_SIGNAL_RX_BLE5_0X1FA

    #define SWC_IPC_CAN_MSG_BLE5_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1fa), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BLE5_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BLE5_LENGTH), \
        /*Priority */(uint8)(25) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BLE5_0X1FA , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BLE5_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BLE5_0X1FA */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_MSG_HUT41_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1fb), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT41_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT41_LENGTH), \
        /*Priority */(uint8)(26) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT41_0X1FB , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT41_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

    #define SWC_IPC_CAN_MSG_HUT43_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x1fd), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT43_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT43_LENGTH), \
        /*Priority */(uint8)(27) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT43_0X1FD , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT43_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_RX_HCU_HP5_0X201

    #define SWC_IPC_CAN_MSG_HCU_HP5_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x201), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HCU_HP5_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HCU_HP5_LENGTH), \
        /*Priority */(uint8)(4) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HCU_HP5_0X201 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HCU_HP5_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HCU_HP5_0X201 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_MSG_HUT_FD2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x203), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT_FD2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT_FD2_LENGTH), \
        /*Priority */(uint8)(5) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT_FD2_0X203 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT_FD2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_RX_DCT5_0X221

    #define SWC_IPC_CAN_MSG_DCT5_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x221), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_DCT5_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_DCT5_LENGTH), \
        /*Priority */(uint8)(17) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_DCT5_0X221 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_DCT5_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_DCT5_0X221 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_MSG_IFC_FD6_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x222), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_IFC_FD6_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_IFC_FD6_LENGTH), \
        /*Priority */(uint8)(6) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_IFC_FD6_0X222 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_IFC_FD6_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_TX_HUT40_0X224

    #define SWC_IPC_CAN_MSG_HUT40_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x224), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT40_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT40_LENGTH), \
        /*Priority */(uint8)(7) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT40_0X224 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT40_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT40_0X224 */

#ifdef COMEX_SIGNAL_RX_ERC_FD1_0X225

    #define SWC_IPC_CAN_MSG_ERC_FD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x225), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ERC_FD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ERC_FD1_LENGTH), \
        /*Priority */(uint8)(8) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ERC_FD1_0X225 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ERC_FD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ERC_FD1_0X225 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_MSG_AEB_FD2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x227), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_AEB_FD2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_AEB_FD2_LENGTH), \
        /*Priority */(uint8)(9) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(TRUE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_AEB_FD2_0X227 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_AEB_FD2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_ABS1_0X231

    #define SWC_IPC_CAN_MSG_ABS1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x231), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ABS1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ABS1_LENGTH), \
        /*Priority */(uint8)(18) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ABS1_0X231 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ABS1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ABS1_0X231 */

#ifdef COMEX_SIGNAL_RX_DCT_FD4_0X236

    #define SWC_IPC_CAN_MSG_DCT_FD4_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x236), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_DCT_FD4_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_DCT_FD4_LENGTH), \
        /*Priority */(uint8)(10) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(TRUE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_DCT_FD4_0X236 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_DCT_FD4_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_DCT_FD4_0X236 */

#ifdef COMEX_SIGNAL_RX_BCM12_0X238

    #define SWC_IPC_CAN_MSG_BCM12_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x238), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BCM12_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BCM12_LENGTH), \
        /*Priority */(uint8)(11) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BCM12_0X238 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BCM12_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BCM12_0X238 */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_MSG_IFC_FD2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x23d), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_IFC_FD2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_IFC_FD2_LENGTH), \
        /*Priority */(uint8)(12) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(TRUE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_IFC_FD2_0X23D , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_IFC_FD2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_BCM17_0X23E

    #define SWC_IPC_CAN_MSG_BCM17_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x23e), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BCM17_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BCM17_LENGTH), \
        /*Priority */(uint8)(13) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BCM17_0X23E , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BCM17_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BCM17_0X23E */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_MSG_HUT_FD3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x243), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT_FD3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT_FD3_LENGTH), \
        /*Priority */(uint8)(14) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT_FD3_0X243 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT_FD3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_MSG_CSA3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x244), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_CSA3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_CSA3_LENGTH), \
        /*Priority */(uint8)(15) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_CSA3_0X244 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_CSA3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_ABM2_0X245

    #define SWC_IPC_CAN_MSG_ABM2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x245), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ABM2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ABM2_LENGTH), \
        /*Priority */(uint8)(19) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ABM2_0X245 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ABM2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ABM2_0X245 */

#ifdef COMEX_SIGNAL_RX_ABS2_0X246

    #define SWC_IPC_CAN_MSG_ABS2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x246), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ABS2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ABS2_LENGTH), \
        /*Priority */(uint8)(20) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ABS2_0X246 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ABS2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ABS2_0X246 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_MSG_HCU_PT7_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x248), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HCU_PT7_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HCU_PT7_LENGTH), \
        /*Priority */(uint8)(16) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(TRUE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HCU_PT7_0X248 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HCU_PT7_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_MSG_DMS_FD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x24d), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_DMS_FD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_DMS_FD1_LENGTH), \
        /*Priority */(uint8)(17) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(TRUE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_DMS_FD1_0X24D , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_DMS_FD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_RX_TOD1_0X251

    #define SWC_IPC_CAN_MSG_TOD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x251), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_TOD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_TOD1_LENGTH), \
        /*Priority */(uint8)(21) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_TOD1_0X251 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_TOD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_TOD1_0X251 */

#ifdef COMEX_SIGNAL_RX_BLE1_0X25C

    #define SWC_IPC_CAN_MSG_BLE1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x25c), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BLE1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BLE1_LENGTH), \
        /*Priority */(uint8)(18) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BLE1_0X25C , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BLE1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BLE1_0X25C */

#ifdef COMEX_SIGNAL_RX_HCU_HC3_0X268

    #define SWC_IPC_CAN_MSG_HCU_HC3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x268), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HCU_HC3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HCU_HC3_LENGTH), \
        /*Priority */(uint8)(19) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HCU_HC3_0X268 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HCU_HC3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HCU_HC3_0X268 */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_MSG_HUT32_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x26f), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT32_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT32_LENGTH), \
        /*Priority */(uint8)(20) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(TRUE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT32_0X26F , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT32_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_RX_ECM2_0X271

    #define SWC_IPC_CAN_MSG_ECM2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x271), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ECM2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ECM2_LENGTH), \
        /*Priority */(uint8)(22) , \
        /*Cycle    */(uint16)(20/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ECM2_0X271 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ECM2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ECM2_0X271 */

#ifdef COMEX_SIGNAL_RX_TRAILER1_0X273

    #define SWC_IPC_CAN_MSG_Trailer1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x273), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_Trailer1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_Trailer1_LENGTH), \
        /*Priority */(uint8)(21) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_TRAILER1_0X273 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_Trailer1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_TRAILER1_0X273 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_MSG_HAP_FD2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x274), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HAP_FD2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HAP_FD2_LENGTH), \
        /*Priority */(uint8)(22) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HAP_FD2_0X274 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HAP_FD2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_AC8_0X27C

    #define SWC_IPC_CAN_MSG_AC8_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x27c), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_AC8_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_AC8_LENGTH), \
        /*Priority */(uint8)(23) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_AC8_0X27C , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_AC8_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_AC8_0X27C */

#ifdef COMEX_SIGNAL_TX_IP2_0X27F

    #define SWC_IPC_CAN_MSG_IP2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x27f), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_IP2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_IP2_LENGTH), \
        /*Priority */(uint8)(24) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(TRUE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_IP2_0X27F , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_IP2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_IP2_0X27F */

#ifdef COMEX_SIGNAL_TX_HUT52_0X281

    #define SWC_IPC_CAN_MSG_HUT52_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x281), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT52_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT52_LENGTH), \
        /*Priority */(uint8)(0) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT52_0X281 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT52_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT52_0X281 */

#ifdef COMEX_SIGNAL_RX_IDC_L3_FD3_0X283

    #define SWC_IPC_CAN_MSG_IDC_L3_FD3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x283), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_IDC_L3_FD3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_IDC_L3_FD3_LENGTH), \
        /*Priority */(uint8)(1) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(TRUE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_IDC_L3_FD3_0X283 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_IDC_L3_FD3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_IDC_L3_FD3_0X283 */

#ifdef COMEX_SIGNAL_RX_BMS8_0X285

    #define SWC_IPC_CAN_MSG_BMS8_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x285), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BMS8_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BMS8_LENGTH), \
        /*Priority */(uint8)(2) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BMS8_0X285 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BMS8_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BMS8_0X285 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_MSG_HAP_FD6_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x289), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HAP_FD6_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HAP_FD6_LENGTH), \
        /*Priority */(uint8)(3) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HAP_FD6_0X289 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HAP_FD6_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_BCM6_0X28C

    #define SWC_IPC_CAN_MSG_BCM6_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x28c), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BCM6_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BCM6_LENGTH), \
        /*Priority */(uint8)(4) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BCM6_0X28C , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BCM6_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BCM6_0X28C */

#ifdef COMEX_SIGNAL_RX_BCM7_0X28D

    #define SWC_IPC_CAN_MSG_BCM7_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x28d), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BCM7_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BCM7_LENGTH), \
        /*Priority */(uint8)(5) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BCM7_0X28D , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BCM7_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BCM7_0X28D */

#ifdef COMEX_SIGNAL_RX_ECM_PT6_0X290

    #define SWC_IPC_CAN_MSG_ECM_PT6_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x290), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ECM_PT6_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ECM_PT6_LENGTH), \
        /*Priority */(uint8)(6) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ECM_PT6_0X290 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ECM_PT6_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ECM_PT6_0X290 */

#ifdef COMEX_SIGNAL_TX_IP1_0X293

    #define SWC_IPC_CAN_MSG_IP1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x293), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_IP1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_IP1_LENGTH), \
        /*Priority */(uint8)(7) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_IP1_0X293 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_IP1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_IP1_0X293 */

#ifdef COMEX_SIGNAL_RX_PEPS2_0X295

    #define SWC_IPC_CAN_MSG_PEPS2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x295), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_PEPS2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_PEPS2_LENGTH), \
        /*Priority */(uint8)(25) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_PEPS2_0X295 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_PEPS2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_PEPS2_0X295 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_MSG_HAP_FD3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x298), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HAP_FD3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HAP_FD3_LENGTH), \
        /*Priority */(uint8)(8) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HAP_FD3_0X298 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HAP_FD3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_AC14_0X299

    #define SWC_IPC_CAN_MSG_AC14_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x299), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_AC14_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_AC14_LENGTH), \
        /*Priority */(uint8)(9) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_AC14_0X299 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_AC14_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_AC14_0X299 */

#ifdef COMEX_SIGNAL_RX_HAP_FD7_0X29B

    #define SWC_IPC_CAN_MSG_HAP_FD7_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x29b), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HAP_FD7_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HAP_FD7_LENGTH), \
        /*Priority */(uint8)(10) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HAP_FD7_0X29B , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HAP_FD7_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HAP_FD7_0X29B */

#ifdef COMEX_SIGNAL_RX_AC1_0X29D

    #define SWC_IPC_CAN_MSG_AC1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x29d), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_AC1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_AC1_LENGTH), \
        /*Priority */(uint8)(11) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_AC1_0X29D , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_AC1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_AC1_0X29D */

#ifdef COMEX_SIGNAL_RX_BCM8_0X29F

    #define SWC_IPC_CAN_MSG_BCM8_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x29f), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BCM8_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BCM8_LENGTH), \
        /*Priority */(uint8)(12) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BCM8_0X29F , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BCM8_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BCM8_0X29F */

#ifdef COMEX_SIGNAL_RX_BCM14_0X2A3

    #define SWC_IPC_CAN_MSG_BCM14_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2a3), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BCM14_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BCM14_LENGTH), \
        /*Priority */(uint8)(13) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BCM14_0X2A3 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BCM14_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BCM14_0X2A3 */

#ifdef COMEX_SIGNAL_RX_BCM13_0X2A7

    #define SWC_IPC_CAN_MSG_BCM13_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2a7), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BCM13_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BCM13_LENGTH), \
        /*Priority */(uint8)(14) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BCM13_0X2A7 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BCM13_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BCM13_0X2A7 */

#ifdef COMEX_SIGNAL_RX_EEM1_0X2A8

    #define SWC_IPC_CAN_MSG_EEM1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2a8), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_EEM1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_EEM1_LENGTH), \
        /*Priority */(uint8)(15) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_EEM1_0X2A8 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_EEM1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_EEM1_0X2A8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_MSG_ACC_FD2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2ab), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ACC_FD2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ACC_FD2_LENGTH), \
        /*Priority */(uint8)(16) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(TRUE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ACC_FD2_0X2AB , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ACC_FD2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_TX_HUT27_0X2B2

    #define SWC_IPC_CAN_MSG_HUT27_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2b2), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT27_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT27_LENGTH), \
        /*Priority */(uint8)(17) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT27_0X2B2 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT27_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT27_0X2B2 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_MSG_ACC_FD3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2b4), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ACC_FD3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ACC_FD3_LENGTH), \
        /*Priority */(uint8)(18) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ACC_FD3_0X2B4 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ACC_FD3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_MSG_HUT26_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2b6), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT26_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT26_LENGTH), \
        /*Priority */(uint8)(19) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT26_0X2B6 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT26_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_MSG_ACC_FD4_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2b8), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ACC_FD4_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ACC_FD4_LENGTH), \
        /*Priority */(uint8)(20) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ACC_FD4_0X2B8 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ACC_FD4_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_DWD1_0X2B9

    #define SWC_IPC_CAN_MSG_DWD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2b9), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_DWD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_DWD1_LENGTH), \
        /*Priority */(uint8)(21) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_DWD1_0X2B9 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_DWD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_DWD1_0X2B9 */

#ifdef COMEX_SIGNAL_RX_WPC1_0X2BA

    #define SWC_IPC_CAN_MSG_WPC1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2ba), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_WPC1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_WPC1_LENGTH), \
        /*Priority */(uint8)(22) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_WPC1_0X2BA , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_WPC1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_WPC1_0X2BA */

#ifdef COMEX_SIGNAL_RX_GW_FD1_0X2BB

    #define SWC_IPC_CAN_MSG_GW_FD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2bb), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_GW_FD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_GW_FD1_LENGTH), \
        /*Priority */(uint8)(23) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(TRUE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_GW_FD1_0X2BB , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_GW_FD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_GW_FD1_0X2BB */

#ifdef COMEX_SIGNAL_TX_HUT28_0X2C0

    #define SWC_IPC_CAN_MSG_HUT28_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2c0), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT28_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT28_LENGTH), \
        /*Priority */(uint8)(24) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT28_0X2C0 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT28_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT28_0X2C0 */

#ifdef COMEX_SIGNAL_RX_DSM1_0X2C1

    #define SWC_IPC_CAN_MSG_DSM1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2c1), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_DSM1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_DSM1_LENGTH), \
        /*Priority */(uint8)(25) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_DSM1_0X2C1 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_DSM1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_DSM1_0X2C1 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_MSG_HUT_FD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2c3), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT_FD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT_FD1_LENGTH), \
        /*Priority */(uint8)(26) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT_FD1_0X2C3 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT_FD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_RX_BMS35_0X2C4

    #define SWC_IPC_CAN_MSG_BMS35_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2c4), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BMS35_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BMS35_LENGTH), \
        /*Priority */(uint8)(27) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BMS35_0X2C4 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BMS35_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BMS35_0X2C4 */

#ifdef COMEX_SIGNAL_TX_HUT8_0X2C6

    #define SWC_IPC_CAN_MSG_HUT8_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2c6), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT8_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT8_LENGTH), \
        /*Priority */(uint8)(28) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT8_0X2C6 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT8_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT8_0X2C6 */

#ifdef COMEX_SIGNAL_RX_DDCM1_0X2CA

    #define SWC_IPC_CAN_MSG_DDCM1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2ca), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_DDCM1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_DDCM1_LENGTH), \
        /*Priority */(uint8)(29) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_DDCM1_0X2CA , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_DDCM1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_DDCM1_0X2CA */

#ifdef COMEX_SIGNAL_RX_AC4_0X2CC

    #define SWC_IPC_CAN_MSG_AC4_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2cc), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_AC4_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_AC4_LENGTH), \
        /*Priority */(uint8)(30) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_AC4_0X2CC , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_AC4_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_AC4_0X2CC */

#ifdef COMEX_SIGNAL_RX_PDCM1_0X2CD

    #define SWC_IPC_CAN_MSG_PDCM1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2cd), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_PDCM1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_PDCM1_LENGTH), \
        /*Priority */(uint8)(31) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_PDCM1_0X2CD , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_PDCM1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_PDCM1_0X2CD */

#ifdef COMEX_SIGNAL_RX_DSC4_0X2CE

    #define SWC_IPC_CAN_MSG_DSC4_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2ce), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_DSC4_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_DSC4_LENGTH), \
        /*Priority */(uint8)(32) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_DSC4_0X2CE , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_DSC4_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_DSC4_0X2CE */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_MSG_IFC_FD3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2cf), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_IFC_FD3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_IFC_FD3_LENGTH), \
        /*Priority */(uint8)(33) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_IFC_FD3_0X2CF , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_IFC_FD3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_AC7_0X2D0

    #define SWC_IPC_CAN_MSG_AC7_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2d0), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_AC7_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_AC7_LENGTH), \
        /*Priority */(uint8)(34) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_AC7_0X2D0 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_AC7_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_AC7_0X2D0 */

#ifdef COMEX_SIGNAL_RX_SCM1_0X2D1

    #define SWC_IPC_CAN_MSG_SCM1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2d1), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_SCM1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_SCM1_LENGTH), \
        /*Priority */(uint8)(35) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_SCM1_0X2D1 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_SCM1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_SCM1_0X2D1 */

#ifdef COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2

    #define SWC_IPC_CAN_MSG_AMP4_ANC1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2d2), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_AMP4_ANC1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_AMP4_ANC1_LENGTH), \
        /*Priority */(uint8)(28) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_AMP4_ANC1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2 */

#ifdef COMEX_SIGNAL_RX_ECM11_0X2D3

    #define SWC_IPC_CAN_MSG_ECM11_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2d3), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ECM11_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ECM11_LENGTH), \
        /*Priority */(uint8)(36) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ECM11_0X2D3 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ECM11_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ECM11_0X2D3 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_MSG_HUT23_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2d8), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT23_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT23_LENGTH), \
        /*Priority */(uint8)(29) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT23_0X2D8 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT23_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_RX_EDC1_0X2D9

    #define SWC_IPC_CAN_MSG_EDC1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2d9), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_EDC1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_EDC1_LENGTH), \
        /*Priority */(uint8)(37) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_EDC1_0X2D9 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_EDC1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_EDC1_0X2D9 */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_MSG_HUT22_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2da), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT22_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT22_LENGTH), \
        /*Priority */(uint8)(30) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT22_0X2DA , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT22_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

    #define SWC_IPC_CAN_MSG_HUT21_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2dd), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT21_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT21_LENGTH), \
        /*Priority */(uint8)(31) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT21_0X2DD , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT21_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

    #define SWC_IPC_CAN_MSG_HUT20_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2de), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT20_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT20_LENGTH), \
        /*Priority */(uint8)(32) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT20_0X2DE , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT20_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT51_0X2E9

    #define SWC_IPC_CAN_MSG_HUT51_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2e9), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT51_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT51_LENGTH), \
        /*Priority */(uint8)(38) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT51_0X2E9 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT51_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT51_0X2E9 */

#ifdef COMEX_SIGNAL_TX_DVR_FD1_0X2EC

    #define SWC_IPC_CAN_MSG_DVR_FD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2ec), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_DVR_FD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_DVR_FD1_LENGTH), \
        /*Priority */(uint8)(39) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_DVR_FD1_0X2EC , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_DVR_FD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_DVR_FD1_0X2EC */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_MSG_T_Box_FD10_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2f0), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_T_Box_FD10_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_T_Box_FD10_LENGTH), \
        /*Priority */(uint8)(40) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_T_Box_FD10_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_DDCM3_0X2F7

    #define SWC_IPC_CAN_MSG_DDCM3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2f7), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_DDCM3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_DDCM3_LENGTH), \
        /*Priority */(uint8)(41) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_DDCM3_0X2F7 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_DDCM3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_DDCM3_0X2F7 */

#ifdef COMEX_SIGNAL_RX_AC6_0X2F8

    #define SWC_IPC_CAN_MSG_AC6_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2f8), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_AC6_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_AC6_LENGTH), \
        /*Priority */(uint8)(42) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_AC6_0X2F8 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_AC6_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_AC6_0X2F8 */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    #define SWC_IPC_CAN_MSG_HCU_PT4_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2fa), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HCU_PT4_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HCU_PT4_LENGTH), \
        /*Priority */(uint8)(43) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HCU_PT4_0X2FA , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HCU_PT4_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_VMDR1_0X2FB

    #define SWC_IPC_CAN_MSG_VMDR1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2fb), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_VMDR1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_VMDR1_LENGTH), \
        /*Priority */(uint8)(44) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_VMDR1_0X2FB , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_VMDR1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_VMDR1_0X2FB */

#ifdef COMEX_SIGNAL_RX_AC3_0X2FD

    #define SWC_IPC_CAN_MSG_AC3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2fd), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_AC3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_AC3_LENGTH), \
        /*Priority */(uint8)(45) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_AC3_0X2FD , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_AC3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_AC3_0X2FD */

#ifdef COMEX_SIGNAL_RX_PLG_1_0X2FE

    #define SWC_IPC_CAN_MSG_PLG_1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x2fe), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_PLG_1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_PLG_1_LENGTH), \
        /*Priority */(uint8)(46) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_PLG_1_0X2FE , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_PLG_1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_PLG_1_0X2FE */

#ifdef COMEX_SIGNAL_RX_PEPS4_0X302

    #define SWC_IPC_CAN_MSG_PEPS4_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x302), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_PEPS4_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_PEPS4_LENGTH), \
        /*Priority */(uint8)(0) , \
        /*Cycle    */(uint16)(200/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_PEPS4_0X302 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_PEPS4_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_PEPS4_0X302 */

#ifdef COMEX_SIGNAL_RX_ESCL2_0X303

    #define SWC_IPC_CAN_MSG_ESCL2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x303), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ESCL2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ESCL2_LENGTH), \
        /*Priority */(uint8)(1) , \
        /*Cycle    */(uint16)(200/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ESCL2_0X303 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ESCL2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ESCL2_0X303 */

#ifdef COMEX_SIGNAL_RX_BCM11_0X305

    #define SWC_IPC_CAN_MSG_BCM11_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x305), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BCM11_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BCM11_LENGTH), \
        /*Priority */(uint8)(47) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BCM11_0X305 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BCM11_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BCM11_0X305 */

#ifdef COMEX_SIGNAL_RX_HCM_L1_0X308

    #define SWC_IPC_CAN_MSG_HCM_L1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x308), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HCM_L1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HCM_L1_LENGTH), \
        /*Priority */(uint8)(2) , \
        /*Cycle    */(uint16)(200/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HCM_L1_0X308 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HCM_L1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HCM_L1_0X308 */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_MSG_RSDS_FD2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x30a), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_RSDS_FD2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_RSDS_FD2_LENGTH), \
        /*Priority */(uint8)(3) , \
        /*Cycle    */(uint16)(200/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_RSDS_FD2_0X30A , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_RSDS_FD2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_HCM_R1_0X30D

    #define SWC_IPC_CAN_MSG_HCM_R1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x30d), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HCM_R1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HCM_R1_LENGTH), \
        /*Priority */(uint8)(4) , \
        /*Cycle    */(uint16)(200/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HCM_R1_0X30D , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HCM_R1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HCM_R1_0X30D */

#ifdef COMEX_SIGNAL_RX_BCM19_0X30F

    #define SWC_IPC_CAN_MSG_BCM19_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x30f), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BCM19_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BCM19_LENGTH), \
        /*Priority */(uint8)(48) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BCM19_0X30F , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BCM19_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BCM19_0X30F */

#ifdef COMEX_SIGNAL_RX_HCU_HC6_0X314

    #define SWC_IPC_CAN_MSG_HCU_HC6_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x314), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HCU_HC6_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HCU_HC6_LENGTH), \
        /*Priority */(uint8)(5) , \
        /*Cycle    */(uint16)(200/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HCU_HC6_0X314 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HCU_HC6_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HCU_HC6_0X314 */

#ifdef COMEX_SIGNAL_RX_OBC1_0X316

    #define SWC_IPC_CAN_MSG_OBC1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x316), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_OBC1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_OBC1_LENGTH), \
        /*Priority */(uint8)(6) , \
        /*Cycle    */(uint16)(200/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_OBC1_0X316 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_OBC1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_OBC1_0X316 */

#ifdef COMEX_SIGNAL_RX_OBC2_0X317

    #define SWC_IPC_CAN_MSG_OBC2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x317), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_OBC2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_OBC2_LENGTH), \
        /*Priority */(uint8)(7) , \
        /*Cycle    */(uint16)(200/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_OBC2_0X317 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_OBC2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_OBC2_0X317 */

#ifdef COMEX_SIGNAL_RX_BCM1_0X319

    #define SWC_IPC_CAN_MSG_BCM1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x319), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BCM1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BCM1_LENGTH), \
        /*Priority */(uint8)(26) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BCM1_0X319 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BCM1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BCM1_0X319 */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_MSG_HUT13_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x31c), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT13_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT13_LENGTH), \
        /*Priority */(uint8)(49) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT13_0X31C , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT13_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_RX_HUD1_0X325

    #define SWC_IPC_CAN_MSG_HUD1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x325), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HUD1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HUD1_LENGTH), \
        /*Priority */(uint8)(8) , \
        /*Cycle    */(uint16)(200/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HUD1_0X325 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUD1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HUD1_0X325 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

    #define SWC_IPC_CAN_MSG_HUT10_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x331), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT10_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT10_LENGTH), \
        /*Priority */(uint8)(33) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT10_0X331 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT10_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

    #define SWC_IPC_CAN_MSG_HUT25_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x339), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT25_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT25_LENGTH), \
        /*Priority */(uint8)(34) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT25_0X339 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT25_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

    #define SWC_IPC_CAN_MSG_HUT17_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x33b), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT17_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT17_LENGTH), \
        /*Priority */(uint8)(35) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT17_0X33B , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT17_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_RX_TPMS1_0X341

    #define SWC_IPC_CAN_MSG_TPMS1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x341), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_TPMS1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_TPMS1_LENGTH), \
        /*Priority */(uint8)(0) , \
        /*Cycle    */(uint16)(500/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_TPMS1_0X341 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_TPMS1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_TPMS1_0X341 */

#ifdef COMEX_SIGNAL_RX_ETC3_0X344

    #define SWC_IPC_CAN_MSG_ETC3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x344), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ETC3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ETC3_LENGTH), \
        /*Priority */(uint8)(1) , \
        /*Cycle    */(uint16)(500/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ETC3_0X344 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ETC3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ETC3_0X344 */

#ifdef COMEX_SIGNAL_RX_BCM3_0X345

    #define SWC_IPC_CAN_MSG_BCM3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x345), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BCM3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BCM3_LENGTH), \
        /*Priority */(uint8)(27) , \
        /*Cycle    */(uint16)(50/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BCM3_0X345 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BCM3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BCM3_0X345 */

#ifdef COMEX_SIGNAL_TX_HUT16_0X348

    #define SWC_IPC_CAN_MSG_HUT16_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x348), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT16_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT16_LENGTH), \
        /*Priority */(uint8)(2) , \
        /*Cycle    */(uint16)(500/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT16_0X348 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT16_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT16_0X348 */

#ifdef COMEX_SIGNAL_TX_IP3_0X34A

    #define SWC_IPC_CAN_MSG_IP3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x34a), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_IP3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_IP3_LENGTH), \
        /*Priority */(uint8)(3) , \
        /*Cycle    */(uint16)(500/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_IP3_0X34A , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_IP3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_IP3_0X34A */

#ifdef COMEX_SIGNAL_RX_BCM18_0X34D

    #define SWC_IPC_CAN_MSG_BCM18_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x34d), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BCM18_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BCM18_LENGTH), \
        /*Priority */(uint8)(4) , \
        /*Cycle    */(uint16)(500/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BCM18_0X34D , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BCM18_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BCM18_0X34D */

#ifdef COMEX_SIGNAL_RX_ECM24_0X350

    #define SWC_IPC_CAN_MSG_ECM24_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x350), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ECM24_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ECM24_LENGTH), \
        /*Priority */(uint8)(5) , \
        /*Cycle    */(uint16)(500/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ECM24_0X350 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ECM24_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ECM24_0X350 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_MSG_ABM1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x351), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ABM1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ABM1_LENGTH), \
        /*Priority */(uint8)(6) , \
        /*Cycle    */(uint16)(500/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(TRUE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ABM1_0X351 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ABM1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_BMS19_0X352

    #define SWC_IPC_CAN_MSG_BMS19_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x352), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BMS19_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BMS19_LENGTH), \
        /*Priority */(uint8)(7) , \
        /*Cycle    */(uint16)(500/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BMS19_0X352 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BMS19_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BMS19_0X352 */

#ifdef COMEX_SIGNAL_RX_PPMI1_0X35B

    #define SWC_IPC_CAN_MSG_PPMI1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x35b), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_PPMI1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_PPMI1_LENGTH), \
        /*Priority */(uint8)(8) , \
        /*Cycle    */(uint16)(500/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_PPMI1_0X35B , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_PPMI1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_PPMI1_0X35B */

#ifdef COMEX_SIGNAL_TX_HUT29_0X35C

    #define SWC_IPC_CAN_MSG_HUT29_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x35c), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT29_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT29_LENGTH), \
        /*Priority */(uint8)(9) , \
        /*Cycle    */(uint16)(500/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT29_0X35C , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT29_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT29_0X35C */

#ifdef COMEX_SIGNAL_RX_RWPC1_0X35D

    #define SWC_IPC_CAN_MSG_RWPC1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x35d), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_RWPC1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_RWPC1_LENGTH), \
        /*Priority */(uint8)(10) , \
        /*Cycle    */(uint16)(500/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_RWPC1_0X35D , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_RWPC1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_RWPC1_0X35D */

#ifdef COMEX_SIGNAL_RX_CP1_0X35E

    #define SWC_IPC_CAN_MSG_CP1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x35e), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_CP1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_CP1_LENGTH), \
        /*Priority */(uint8)(11) , \
        /*Cycle    */(uint16)(500/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_CP1_0X35E , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_CP1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_CP1_0X35E */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_MSG_HUT1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x367), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT1_LENGTH), \
        /*Priority */(uint8)(36) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT1_0X367 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_MSG_HUT2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x369), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT2_LENGTH), \
        /*Priority */(uint8)(37) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT2_0X369 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_MSG_HUT3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x36b), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT3_LENGTH), \
        /*Priority */(uint8)(38) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT3_0X36B , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_MSG_HUT4_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x36d), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT4_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT4_LENGTH), \
        /*Priority */(uint8)(39) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT4_0X36D , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT4_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT34_0X370

    #define SWC_IPC_CAN_MSG_HUT34_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x370), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT34_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT34_LENGTH), \
        /*Priority */(uint8)(0) , \
        /*Cycle    */(uint16)(1000/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT34_0X370 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT34_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT34_0X370 */

#ifdef COMEX_SIGNAL_RX_ECM3_0X371

    #define SWC_IPC_CAN_MSG_ECM3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x371), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ECM3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ECM3_LENGTH), \
        /*Priority */(uint8)(50) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ECM3_0X371 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ECM3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ECM3_0X371 */

#ifdef COMEX_SIGNAL_RX_AC2_0X385

    #define SWC_IPC_CAN_MSG_AC2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x385), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_AC2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_AC2_LENGTH), \
        /*Priority */(uint8)(51) , \
        /*Cycle    */(uint16)(100/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_AC2_0X385 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_AC2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_AC2_0X385 */

#ifdef COMEX_SIGNAL_RX_TPMS2_0X395

    #define SWC_IPC_CAN_MSG_TPMS2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x395), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_TPMS2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_TPMS2_LENGTH), \
        /*Priority */(uint8)(12) , \
        /*Cycle    */(uint16)(500/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_TPMS2_0X395 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_TPMS2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_TPMS2_0X395 */

#ifdef COMEX_SIGNAL_RX_AMP5_IESS1_0X3A1

    #define SWC_IPC_CAN_MSG_AMP5_IESS1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x3a1), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_AMP5_IESS1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_AMP5_IESS1_LENGTH), \
        /*Priority */(uint8)(40) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_AMP5_IESS1_0X3A1 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_AMP5_IESS1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_AMP5_IESS1_0X3A1 */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_MSG_BMS66_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x3ae), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BMS66_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BMS66_LENGTH), \
        /*Priority */(uint8)(1) , \
        /*Cycle    */(uint16)(1000/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BMS66_0X3AE , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BMS66_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_TX_HUT12_0X3AF

    #define SWC_IPC_CAN_MSG_HUT12_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x3af), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT12_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT12_LENGTH), \
        /*Priority */(uint8)(2) , \
        /*Cycle    */(uint16)(1000/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT12_0X3AF , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT12_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT12_0X3AF */

#ifdef COMEX_SIGNAL_RX_ECM19_0X3B5

    #define SWC_IPC_CAN_MSG_ECM19_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x3b5), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ECM19_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ECM19_LENGTH), \
        /*Priority */(uint8)(3) , \
        /*Cycle    */(uint16)(1000/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ECM19_0X3B5 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ECM19_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ECM19_0X3B5 */

#ifdef COMEX_SIGNAL_RX_ECM20_0X3B7

    #define SWC_IPC_CAN_MSG_ECM20_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x3b7), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_ECM20_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_ECM20_LENGTH), \
        /*Priority */(uint8)(4) , \
        /*Cycle    */(uint16)(1000/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_ECM20_0X3B7 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_ECM20_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_ECM20_0X3B7 */

#ifdef COMEX_SIGNAL_RX_BMS22_0X3BF

    #define SWC_IPC_CAN_MSG_BMS22_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x3bf), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BMS22_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BMS22_LENGTH), \
        /*Priority */(uint8)(5) , \
        /*Cycle    */(uint16)(1000/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BMS22_0X3BF , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BMS22_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BMS22_0X3BF */

#ifdef COMEX_SIGNAL_RX_HCU_HC7_0X3C2

    #define SWC_IPC_CAN_MSG_HCU_HC7_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x3c2), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_HCU_HC7_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_HCU_HC7_LENGTH), \
        /*Priority */(uint8)(6) , \
        /*Cycle    */(uint16)(1000/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_HCU_HC7_0X3C2 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HCU_HC7_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_HCU_HC7_0X3C2 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

    #define SWC_IPC_CAN_MSG_AMP1_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x3e1), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_AMP1_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_AMP1_LENGTH), \
        /*Priority */(uint8)(41) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_AMP1_0X3E1 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_AMP1_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_MSG_AMP2_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x3e3), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_AMP2_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_AMP2_LENGTH), \
        /*Priority */(uint8)(42) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_AMP2_0X3E3 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_AMP2_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

    #define SWC_IPC_CAN_MSG_AMP3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x3e5), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_AMP3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_AMP3_LENGTH), \
        /*Priority */(uint8)(43) , \
        /*Cycle    */(uint16)(5/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(TRUE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_AMP3_0X3E5 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_AMP3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD3_0X3E9

    #define SWC_IPC_CAN_MSG_T_BOX_FD3_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x3e9), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_T_BOX_FD3_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_T_BOX_FD3_LENGTH), \
        /*Priority */(uint8)(7) , \
        /*Cycle    */(uint16)(1000/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(TRUE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_T_BOX_FD3_0X3E9 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_T_BOX_FD3_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD3_0X3E9 */

#ifdef COMEX_SIGNAL_RX_BMS30_0X3F1

    #define SWC_IPC_CAN_MSG_BMS30_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x3f1), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_M2S_BMS30_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_M2S_BMS30_LENGTH), \
        /*Priority */(uint8)(8) , \
        /*Cycle    */(uint16)(1000/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_MCU2SOC) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_RX_BMS30_0X3F1 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_BMS30_ATTRIBUTE \

#endif /* COMEX_SIGNAL_RX_BMS30_0X3F1 */

#ifdef COMEX_SIGNAL_TX_HUT19_0X415

    #define SWC_IPC_CAN_MSG_HUT19_ATTRIBUTE    { \
        /*FrameId  */(uint16)(0x415), \
        /*Offset   */(uint16)(SWC_IPC_CAN_MSG_S2M_HUT19_OFFSET), \
        /*Length   */(uint8)(SWC_IPC_CAN_MSG_S2M_HUT19_LENGTH), \
        /*Priority */(uint8)(0) , \
        /*Cycle    */(uint16)(5000/SWC_IPC_CAN_REPEATER_TASK_CYCLE) , \
        /*Event    */(boolean)(FALSE) , \
        /*Direction*/(uint8)(SWC_IPC_SOC2MCU) , \
        /*E2E      */(boolean)(FALSE) , \
        /*SecOc    */(boolean)(FALSE) , \
        /*SignalID */(uint16)COMEX_SIGNAL_TX_HUT19_0X415 , \
        }, \

#else 

    #define SWC_IPC_CAN_MSG_HUT19_ATTRIBUTE \

#endif /* COMEX_SIGNAL_TX_HUT19_0X415 */

#define SWC_IPC_CAN_MSG_ATTRIBUTE_TABLE     \
{ \
    SWC_IPC_CAN_MSG_T_BOX_FD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT7_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT6_ATTRIBUTE \
    SWC_IPC_CAN_MSG_GLO_NASS1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HCU_FD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ECM4_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ECM7_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ECM_PT5_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HCU_HC16_ATTRIBUTE \
    SWC_IPC_CAN_MSG_CSA2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_PEPS1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_DCT3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_P2M1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_P2M3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ESP11_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ESP10_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BMS4_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HCU_HP8_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ECM9_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ECM1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ECM_PT7_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HCU_HP6_ATTRIBUTE \
    SWC_IPC_CAN_MSG_IBC_FD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ESP_FD2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_VDC_FD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_EPS_FD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HCU_PT5_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BMS65_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ELD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HAP_FD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_CR_FD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_CSA1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_EPB1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_RSDS_FD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ESP8_ATTRIBUTE \
    SWC_IPC_CAN_MSG_AEB_FD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_F_PBOX1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_R_PBOX1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_IFC_FD5_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HCU_PT8_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT49_ATTRIBUTE \
    SWC_IPC_CAN_MSG_GW_OTA_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT_FD4_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT45_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT46_ATTRIBUTE \
    SWC_IPC_CAN_MSG_T_BOX_FD4_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HCU_HC8_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BMS_FD14_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT35_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT36_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT38_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT30_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT39_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT37_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT33_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT15_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ETC2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ETC4_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT48_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT42_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BLE5_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT41_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT43_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HCU_HP5_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT_FD2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_DCT5_ATTRIBUTE \
    SWC_IPC_CAN_MSG_IFC_FD6_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT40_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ERC_FD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_AEB_FD2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ABS1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_DCT_FD4_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BCM12_ATTRIBUTE \
    SWC_IPC_CAN_MSG_IFC_FD2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BCM17_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT_FD3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_CSA3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ABM2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ABS2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HCU_PT7_ATTRIBUTE \
    SWC_IPC_CAN_MSG_DMS_FD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_TOD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BLE1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HCU_HC3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT32_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ECM2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_Trailer1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HAP_FD2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_AC8_ATTRIBUTE \
    SWC_IPC_CAN_MSG_IP2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT52_ATTRIBUTE \
    SWC_IPC_CAN_MSG_IDC_L3_FD3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BMS8_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HAP_FD6_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BCM6_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BCM7_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ECM_PT6_ATTRIBUTE \
    SWC_IPC_CAN_MSG_IP1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_PEPS2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HAP_FD3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_AC14_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HAP_FD7_ATTRIBUTE \
    SWC_IPC_CAN_MSG_AC1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BCM8_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BCM14_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BCM13_ATTRIBUTE \
    SWC_IPC_CAN_MSG_EEM1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ACC_FD2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT27_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ACC_FD3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT26_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ACC_FD4_ATTRIBUTE \
    SWC_IPC_CAN_MSG_DWD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_WPC1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_GW_FD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT28_ATTRIBUTE \
    SWC_IPC_CAN_MSG_DSM1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT_FD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BMS35_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT8_ATTRIBUTE \
    SWC_IPC_CAN_MSG_DDCM1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_AC4_ATTRIBUTE \
    SWC_IPC_CAN_MSG_PDCM1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_DSC4_ATTRIBUTE \
    SWC_IPC_CAN_MSG_IFC_FD3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_AC7_ATTRIBUTE \
    SWC_IPC_CAN_MSG_SCM1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_AMP4_ANC1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ECM11_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT23_ATTRIBUTE \
    SWC_IPC_CAN_MSG_EDC1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT22_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT21_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT20_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT51_ATTRIBUTE \
    SWC_IPC_CAN_MSG_DVR_FD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_T_Box_FD10_ATTRIBUTE \
    SWC_IPC_CAN_MSG_DDCM3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_AC6_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HCU_PT4_ATTRIBUTE \
    SWC_IPC_CAN_MSG_VMDR1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_AC3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_PLG_1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_PEPS4_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ESCL2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BCM11_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HCM_L1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_RSDS_FD2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HCM_R1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BCM19_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HCU_HC6_ATTRIBUTE \
    SWC_IPC_CAN_MSG_OBC1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_OBC2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BCM1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT13_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUD1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT10_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT25_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT17_ATTRIBUTE \
    SWC_IPC_CAN_MSG_TPMS1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ETC3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BCM3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT16_ATTRIBUTE \
    SWC_IPC_CAN_MSG_IP3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BCM18_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ECM24_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ABM1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BMS19_ATTRIBUTE \
    SWC_IPC_CAN_MSG_PPMI1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT29_ATTRIBUTE \
    SWC_IPC_CAN_MSG_RWPC1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_CP1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT4_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT34_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ECM3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_AC2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_TPMS2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_AMP5_IESS1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BMS66_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT12_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ECM19_ATTRIBUTE \
    SWC_IPC_CAN_MSG_ECM20_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BMS22_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HCU_HC7_ATTRIBUTE \
    SWC_IPC_CAN_MSG_AMP1_ATTRIBUTE \
    SWC_IPC_CAN_MSG_AMP2_ATTRIBUTE \
    SWC_IPC_CAN_MSG_AMP3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_T_BOX_FD3_ATTRIBUTE \
    SWC_IPC_CAN_MSG_BMS30_ATTRIBUTE \
    SWC_IPC_CAN_MSG_HUT19_ATTRIBUTE \
}

/*
  Define : IPC CAN Message Const Configuration
*/
#ifdef COMEX_SIGNAL_RX_T_BOX_FD1_0X33

#define SWC_IPC_CAN_MSG_M2S_T_BOX_FD1_VALID_MASK    0xe0,0x3,0x0,0x0,0x0,0xf,0x3,0xff,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_T_BOX_FD1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD1_0X33 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

#define SWC_IPC_CAN_MSG_S2M_HUT7_INIT_VALUE    0x0,0x1,0x0,0x1,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT7_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_CAN_MSG_S2M_HUT6_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT6_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_RX_GLO_NASS1_0X56

#define SWC_IPC_CAN_MSG_M2S_GLO_NASS1_VALID_MASK    0x87,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_GLO_NASS1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_GLO_NASS1_0X56 */

#ifdef COMEX_SIGNAL_RX_HCU_FD1_0X60

#define SWC_IPC_CAN_MSG_M2S_HCU_FD1_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0xff,0x20,0x0,0xff,0x0,0x0,0x80,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0xc0,0x0,0xf8,0x0,0xe0,0x0,0x0,0x0,0x0,0xff,0xf8,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HCU_FD1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HCU_FD1_0X60 */

#ifdef COMEX_SIGNAL_RX_ECM4_0X82

#define SWC_IPC_CAN_MSG_M2S_ECM4_VALID_MASK    0x0,0xff,0xff,0xff,0xff,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ECM4_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ECM4_0X82 */

#ifdef COMEX_SIGNAL_RX_ECM7_0X84

#define SWC_IPC_CAN_MSG_M2S_ECM7_VALID_MASK    0x0,0x0,0xe0,0x0,0x0,0x0,0x0,0x30, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ECM7_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ECM7_0X84 */

#ifdef COMEX_SIGNAL_RX_ECM_PT5_0X8E

#define SWC_IPC_CAN_MSG_M2S_ECM_PT5_VALID_MASK    0x0,0x0,0x0,0xf,0xff,0x0,0x0,0x20, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ECM_PT5_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ECM_PT5_0X8E */

#ifdef COMEX_SIGNAL_RX_HCU_HC16_0X9E

#define SWC_IPC_CAN_MSG_M2S_HCU_HC16_VALID_MASK    0x0,0x0,0x0,0x3,0xff,0xf0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HCU_HC16_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HCU_HC16_0X9E */

#ifdef COMEX_SIGNAL_RX_CSA2_0XA1

#define SWC_IPC_CAN_MSG_M2S_CSA2_VALID_MASK    0x0,0xff,0xff,0xff,0xff,0x0,0xc0,0x10, \

#else 

#define SWC_IPC_CAN_MSG_M2S_CSA2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_CSA2_0XA1 */

#ifdef COMEX_SIGNAL_RX_PEPS1_0XA5

#define SWC_IPC_CAN_MSG_M2S_PEPS1_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0xc0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_PEPS1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_PEPS1_0XA5 */

#ifdef COMEX_SIGNAL_RX_DCT3_0XA6

#define SWC_IPC_CAN_MSG_M2S_DCT3_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0xff,0xf4,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_DCT3_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_DCT3_0XA6 */

#ifdef COMEX_SIGNAL_RX_P2M1_0XAC

#define SWC_IPC_CAN_MSG_M2S_P2M1_VALID_MASK    0x0,0x0,0x0,0x0,0x7f,0xfe,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_P2M1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_P2M1_0XAC */

#ifdef COMEX_SIGNAL_RX_P2M3_0XBE

#define SWC_IPC_CAN_MSG_M2S_P2M3_VALID_MASK    0x0,0xff,0xf0,0x0,0x0,0xf,0xff,0xf0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_P2M3_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_P2M3_0XBE */

#ifdef COMEX_SIGNAL_RX_ESP11_0XC8

#define SWC_IPC_CAN_MSG_M2S_ESP11_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x30,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ESP11_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ESP11_0XC8 */

#ifdef COMEX_SIGNAL_RX_ESP10_0XD8

#define SWC_IPC_CAN_MSG_M2S_ESP10_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0xc0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ESP10_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ESP10_0XD8 */

#ifdef COMEX_SIGNAL_RX_BMS4_0XF1

#define SWC_IPC_CAN_MSG_M2S_BMS4_VALID_MASK    0x0,0xff,0xfc,0xff,0x0,0x0,0x21,0xf0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BMS4_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BMS4_0XF1 */

#ifdef COMEX_SIGNAL_RX_HCU_HP8_0XF9

#define SWC_IPC_CAN_MSG_M2S_HCU_HP8_VALID_MASK    0x0,0x0,0x1,0xff,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HCU_HP8_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HCU_HP8_0XF9 */

#ifdef COMEX_SIGNAL_RX_ECM9_0X102

#define SWC_IPC_CAN_MSG_M2S_ECM9_VALID_MASK    0x0,0x0,0x0,0x0,0xff,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ECM9_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ECM9_0X102 */

#ifdef COMEX_SIGNAL_RX_ECM1_0X111

#define SWC_IPC_CAN_MSG_M2S_ECM1_VALID_MASK    0x0,0x0,0x0,0x3,0x0,0xff,0xff,0xc0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ECM1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ECM1_0X111 */

#ifdef COMEX_SIGNAL_RX_ECM_PT7_0X117

#define SWC_IPC_CAN_MSG_M2S_ECM_PT7_VALID_MASK    0x0,0x0,0x0,0xe0,0x0,0x0,0xf0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ECM_PT7_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ECM_PT7_0X117 */

#ifdef COMEX_SIGNAL_RX_HCU_HP6_0X11A

#define SWC_IPC_CAN_MSG_M2S_HCU_HP6_VALID_MASK    0x0,0x0,0x0,0x1e,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HCU_HP6_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HCU_HP6_0X11A */

#ifdef COMEX_SIGNAL_RX_IBC_FD1_0X12E

#define SWC_IPC_CAN_MSG_M2S_IBC_FD1_VALID_MASK    0x0,0x0,0x7,0x0,0x0,0x0,0x33,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_IBC_FD1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_IBC_FD1_0X12E */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

#define SWC_IPC_CAN_MSG_M2S_ESP_FD2_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x78,0xfe,0xff,0xbd,0xfc,0xff,0x0,0x0,0xf0,0xf1,0xff,0xff,0x80,0x0,0x10,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x30,0x0,0xff,0xff,0x8f,0xff,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ESP_FD2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

#define SWC_IPC_CAN_MSG_M2S_VDC_FD1_VALID_MASK    0x0,0xff,0x0,0x0,0x0,0x0,0x7f,0x70,0x0,0x1,0xff,0x7f,0xc,0x0,0xc,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_VDC_FD1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_EPS_FD1_0X147

#define SWC_IPC_CAN_MSG_M2S_EPS_FD1_VALID_MASK    0x0,0x70,0x0,0x0,0x0,0x0,0xe0,0xe0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x30,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_EPS_FD1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_EPS_FD1_0X147 */

#ifdef COMEX_SIGNAL_RX_HCU_PT5_0X14A

#define SWC_IPC_CAN_MSG_M2S_HCU_PT5_VALID_MASK    0x0,0xf0,0x31,0xff,0xff,0x0,0xff,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HCU_PT5_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HCU_PT5_0X14A */

#ifdef COMEX_SIGNAL_RX_BMS65_0X14F

#define SWC_IPC_CAN_MSG_M2S_BMS65_VALID_MASK    0x0,0x0,0x0,0x0,0x3,0xff,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BMS65_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BMS65_0X14F */

#ifdef COMEX_SIGNAL_RX_ELD1_0X152

#define SWC_IPC_CAN_MSG_M2S_ELD1_VALID_MASK    0x0,0x0,0x0,0x0,0xff,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ELD1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ELD1_0X152 */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

#define SWC_IPC_CAN_MSG_M2S_HAP_FD1_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0xfc,0x0,0x0,0xff,0xff,0xf0,0x0,0x0,0x0,0x7,0x0,0x0,0x1,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x3f,0xff,0xef,0xe0,0x0,0x0,0x0,0x0,0xff,0xfc,0xfc,0xfc,0xff,0xc0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HAP_FD1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_CR_FD1_0X15E

#define SWC_IPC_CAN_MSG_M2S_CR_FD1_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0xf8,0x48,0x0,0x0,0x7e,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_CR_FD1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_CR_FD1_0X15E */

#ifdef COMEX_SIGNAL_RX_CSA1_0X165

#define SWC_IPC_CAN_MSG_M2S_CSA1_VALID_MASK    0x0,0x0,0x18,0x30,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_CSA1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_CSA1_0X165 */

#ifdef COMEX_SIGNAL_RX_EPB1_0X16B

#define SWC_IPC_CAN_MSG_M2S_EPB1_VALID_MASK    0x0,0x0,0x2,0x3f,0xf0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_EPB1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_EPB1_0X16B */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

#define SWC_IPC_CAN_MSG_M2S_RSDS_FD1_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x3,0xff,0x0,0x3,0xff,0xf0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_RSDS_FD1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_ESP8_0X170

#define SWC_IPC_CAN_MSG_M2S_ESP8_VALID_MASK    0x0,0x0,0x0,0xc1,0xdf,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ESP8_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ESP8_0X170 */

#ifdef COMEX_SIGNAL_RX_AEB_FD1_0X18B

#define SWC_IPC_CAN_MSG_M2S_AEB_FD1_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0xff,0xff,0xff,0xfe,0xe0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_AEB_FD1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_AEB_FD1_0X18B */

#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B

#define SWC_IPC_CAN_MSG_M2S_F_PBOX1_VALID_MASK    0x0,0xf3,0x3e,0x0,0xc,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_F_PBOX1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_F_PBOX1_0X19B */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

#define SWC_IPC_CAN_MSG_M2S_R_PBOX1_VALID_MASK    0x0,0xff,0x30,0xf5,0xc0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_R_PBOX1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

#define SWC_IPC_CAN_MSG_M2S_IFC_FD5_VALID_MASK    0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xf0,0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xf0,0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xf0,0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xf0,0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xf0,0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xf0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_IFC_FD5_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_HCU_PT8_0X1C0

#define SWC_IPC_CAN_MSG_M2S_HCU_PT8_VALID_MASK    0x0,0x0,0x7,0xff,0x0,0xf0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HCU_PT8_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HCU_PT8_0X1C0 */

#ifdef COMEX_SIGNAL_TX_HUT49_0X1D1

#define SWC_IPC_CAN_MSG_S2M_HUT49_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT49_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT49_0X1D1 */

#ifdef COMEX_SIGNAL_RX_GW_OTA_0X1D9

#define SWC_IPC_CAN_MSG_M2S_GW_OTA_VALID_MASK    0x0,0x60,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_GW_OTA_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_GW_OTA_0X1D9 */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_CAN_MSG_S2M_HUT_FD4_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT_FD4_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC

#define SWC_IPC_CAN_MSG_S2M_HUT45_INIT_VALUE    0x0,0x0,0x1,0xf4,0xf4,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT45_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT45_0X1DC */

#ifdef COMEX_SIGNAL_TX_HUT46_0X1DD

#define SWC_IPC_CAN_MSG_S2M_HUT46_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT46_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT46_0X1DD */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD4_0X1E1

#define SWC_IPC_CAN_MSG_M2S_T_BOX_FD4_VALID_MASK    0x0,0x6,0x0,0x0,0x0,0x3,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_T_BOX_FD4_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD4_0X1E1 */

#ifdef COMEX_SIGNAL_RX_HCU_HC8_0X1E2

#define SWC_IPC_CAN_MSG_M2S_HCU_HC8_VALID_MASK    0x0,0x0,0xe0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HCU_HC8_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HCU_HC8_0X1E2 */

#ifdef COMEX_SIGNAL_RX_BMS_FD14_0X1E3

#define SWC_IPC_CAN_MSG_M2S_BMS_FD14_VALID_MASK    0x0,0x2,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BMS_FD14_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BMS_FD14_0X1E3 */

#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5

#define SWC_IPC_CAN_MSG_S2M_HUT35_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT35_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT35_0X1E5 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

#define SWC_IPC_CAN_MSG_S2M_HUT36_INIT_VALUE    0x10,0x12,0x2,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT36_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

#define SWC_IPC_CAN_MSG_S2M_HUT38_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT38_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9

#define SWC_IPC_CAN_MSG_S2M_HUT30_INIT_VALUE    0x28,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT30_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT30_0X1E9 */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_CAN_MSG_S2M_HUT39_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x40,0x81,0x81, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT39_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

#define SWC_IPC_CAN_MSG_S2M_HUT37_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT37_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_CAN_MSG_S2M_HUT33_INIT_VALUE    0xa0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT33_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_CAN_MSG_S2M_HUT15_INIT_VALUE    0x5,0x51,0x0,0x2,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT15_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_RX_ETC2_0X1F1

#define SWC_IPC_CAN_MSG_M2S_ETC2_VALID_MASK    0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ETC2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ETC2_0X1F1 */

#ifdef COMEX_SIGNAL_RX_ETC4_0X1F2

#define SWC_IPC_CAN_MSG_M2S_ETC4_VALID_MASK    0xff,0xff,0xff,0xff,0xff,0xff,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ETC4_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ETC4_0X1F2 */

#ifdef COMEX_SIGNAL_TX_HUT48_0X1F4

#define SWC_IPC_CAN_MSG_S2M_HUT48_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT48_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT48_0X1F4 */

#ifdef COMEX_SIGNAL_TX_HUT42_0X1F9

#define SWC_IPC_CAN_MSG_S2M_HUT42_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT42_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT42_0X1F9 */

#ifdef COMEX_SIGNAL_RX_BLE5_0X1FA

#define SWC_IPC_CAN_MSG_M2S_BLE5_VALID_MASK    0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BLE5_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BLE5_0X1FA */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_CAN_MSG_S2M_HUT41_INIT_VALUE    0x80,0x80,0x81,0x81,0x0,0x0,0x0,0xf, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT41_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

#define SWC_IPC_CAN_MSG_S2M_HUT43_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT43_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_RX_HCU_HP5_0X201

#define SWC_IPC_CAN_MSG_M2S_HCU_HP5_VALID_MASK    0x0,0x0,0xc,0x0,0x0,0x0,0xff,0xc0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HCU_HP5_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HCU_HP5_0X201 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

#define SWC_IPC_CAN_MSG_S2M_HUT_FD2_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT_FD2_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_RX_DCT5_0X221

#define SWC_IPC_CAN_MSG_M2S_DCT5_VALID_MASK    0x0,0x0,0x7,0xf,0x0,0x0,0xff,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_DCT5_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_DCT5_0X221 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

#define SWC_IPC_CAN_MSG_M2S_IFC_FD6_VALID_MASK    0x0,0xff,0xff,0xff,0xff,0xff,0xff,0x0,0x0,0xff,0xfe,0xff,0xfe,0xff,0xfe,0x0,0x0,0xff,0xff,0xff,0xff,0xff,0xff,0x0,0x0,0xff,0xfe,0xff,0xfe,0xff,0xfe,0x0,0x0,0xff,0xff,0xff,0xff,0xff,0xff,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_IFC_FD6_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_TX_HUT40_0X224

#define SWC_IPC_CAN_MSG_S2M_HUT40_INIT_VALUE    0x0,0xcb,0x97,0x2e,0x5c,0xb9,0x72,0xa0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT40_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT40_0X224 */

#ifdef COMEX_SIGNAL_RX_ERC_FD1_0X225

#define SWC_IPC_CAN_MSG_M2S_ERC_FD1_VALID_MASK    0x0,0xf0,0xc0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ERC_FD1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ERC_FD1_0X225 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

#define SWC_IPC_CAN_MSG_M2S_AEB_FD2_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0xf8,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0xc6,0xff,0xc0,0x0,0x0,0x0,0x0,0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xf0,0x0,0xff,0xff,0xff,0xf8,0xfc,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_AEB_FD2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_ABS1_0X231

#define SWC_IPC_CAN_MSG_M2S_ABS1_VALID_MASK    0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xc0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ABS1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ABS1_0X231 */

#ifdef COMEX_SIGNAL_RX_DCT_FD4_0X236

#define SWC_IPC_CAN_MSG_M2S_DCT_FD4_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x7,0x0,0xfc,0xfe,0xf8,0xc0,0xf0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_DCT_FD4_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_DCT_FD4_0X236 */

#ifdef COMEX_SIGNAL_RX_BCM12_0X238

#define SWC_IPC_CAN_MSG_M2S_BCM12_VALID_MASK    0x0,0xff,0xff,0xff,0xff,0xff,0xff,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BCM12_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BCM12_0X238 */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

#define SWC_IPC_CAN_MSG_M2S_IFC_FD2_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0xff,0xff,0xf0,0x0,0x0,0x0,0x0,0x0,0xff,0xff,0xff,0xfc,0x0,0x0,0xf0,0x0,0xff,0xff,0xff,0xff,0xff,0xff,0x0,0x0,0xff,0xff,0xff,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_IFC_FD2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_BCM17_0X23E

#define SWC_IPC_CAN_MSG_M2S_BCM17_VALID_MASK    0x0,0x2,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BCM17_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BCM17_0X23E */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

#define SWC_IPC_CAN_MSG_S2M_HUT_FD3_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT_FD3_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

#define SWC_IPC_CAN_MSG_M2S_CSA3_VALID_MASK    0x0,0xff,0xfc,0xcc,0xc0,0x7,0xff,0xf0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_CSA3_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_ABM2_0X245

#define SWC_IPC_CAN_MSG_M2S_ABM2_VALID_MASK    0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xe0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ABM2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ABM2_0X245 */

#ifdef COMEX_SIGNAL_RX_ABS2_0X246

#define SWC_IPC_CAN_MSG_M2S_ABS2_VALID_MASK    0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xc0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ABS2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ABS2_0X246 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

#define SWC_IPC_CAN_MSG_M2S_HCU_PT7_VALID_MASK    0x0,0xff,0xf8,0xf,0xf0,0xe,0xf8,0xf0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HCU_PT7_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

#define SWC_IPC_CAN_MSG_S2M_DMS_FD1_INIT_VALUE    0x0,0x3f,0xf0,0x0,0x1f,0xfe,0x0,0x0,0x0,0xfe,0xfe,0xfc,0x0,0x0,0x0,0x0,0x0,0xff,0xff,0xff,0xff,0xff,0x0,0x0,0x0,0xff,0xff,0xff,0xff,0x80,0x0,0x0,0x0,0xff,0xff,0xff,0xfe,0xe0,0x0,0x0,0x0,0xff,0xff,0xc8,0xc8,0xfe,0xa7,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_DMS_FD1_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_RX_TOD1_0X251

#define SWC_IPC_CAN_MSG_M2S_TOD1_VALID_MASK    0x78,0x57,0x8,0x7,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_TOD1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_TOD1_0X251 */

#ifdef COMEX_SIGNAL_RX_BLE1_0X25C

#define SWC_IPC_CAN_MSG_M2S_BLE1_VALID_MASK    0x0,0xf0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BLE1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BLE1_0X25C */

#ifdef COMEX_SIGNAL_RX_HCU_HC3_0X268

#define SWC_IPC_CAN_MSG_M2S_HCU_HC3_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x0,0xff,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HCU_HC3_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HCU_HC3_0X268 */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

#define SWC_IPC_CAN_MSG_S2M_HUT32_INIT_VALUE    0x0,0x0,0xff,0xe7,0xff,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT32_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_RX_ECM2_0X271

#define SWC_IPC_CAN_MSG_M2S_ECM2_VALID_MASK    0x0,0xff,0xff,0xff,0xff,0xff,0xc7,0xe0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ECM2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ECM2_0X271 */

#ifdef COMEX_SIGNAL_RX_TRAILER1_0X273

#define SWC_IPC_CAN_MSG_M2S_Trailer1_VALID_MASK    0x80,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_Trailer1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_TRAILER1_0X273 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

#define SWC_IPC_CAN_MSG_M2S_HAP_FD2_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0xff,0xf8,0xff,0xff,0xfb,0xff,0xe0,0x0,0xf0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HAP_FD2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_AC8_0X27C

#define SWC_IPC_CAN_MSG_M2S_AC8_VALID_MASK    0x0,0x0,0x0,0xfc,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_AC8_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_AC8_0X27C */

#ifdef COMEX_SIGNAL_TX_IP2_0X27F

#define SWC_IPC_CAN_MSG_S2M_IP2_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_IP2_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_IP2_0X27F */

#ifdef COMEX_SIGNAL_TX_HUT52_0X281

#define SWC_IPC_CAN_MSG_S2M_HUT52_INIT_VALUE    0xff,0xf8,0x0,0x0,0x0,0xff,0x80,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT52_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT52_0X281 */

#ifdef COMEX_SIGNAL_RX_IDC_L3_FD3_0X283

#define SWC_IPC_CAN_MSG_M2S_IDC_L3_FD3_VALID_MASK    0x0,0xff,0xff,0xff,0xff,0xff,0xfe,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_IDC_L3_FD3_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_IDC_L3_FD3_0X283 */

#ifdef COMEX_SIGNAL_RX_BMS8_0X285

#define SWC_IPC_CAN_MSG_M2S_BMS8_VALID_MASK    0x0,0x0,0x0,0xff,0x0,0x0,0x0,0x30, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BMS8_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BMS8_0X285 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

#define SWC_IPC_CAN_MSG_M2S_HAP_FD6_VALID_MASK    0x0,0xfe,0xff,0xff,0xff,0xf0,0x0,0x30,0x0,0xfe,0xff,0xff,0xff,0xf0,0x0,0x0,0x0,0xfe,0xff,0xff,0xff,0xf0,0x0,0x0,0x0,0xfe,0xff,0xff,0xff,0xf0,0x0,0x0,0x0,0xff,0xfe,0xfe,0xfe,0xfe,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HAP_FD6_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_BCM6_0X28C

#define SWC_IPC_CAN_MSG_M2S_BCM6_VALID_MASK    0x0,0x0,0x1,0x0,0x0,0x40,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BCM6_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BCM6_0X28C */

#ifdef COMEX_SIGNAL_RX_BCM7_0X28D

#define SWC_IPC_CAN_MSG_M2S_BCM7_VALID_MASK    0x0,0xff,0xfc,0x0,0x1c,0xfc,0xe0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BCM7_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BCM7_0X28D */

#ifdef COMEX_SIGNAL_RX_ECM_PT6_0X290

#define SWC_IPC_CAN_MSG_M2S_ECM_PT6_VALID_MASK    0x0,0x0,0xff,0x0,0x0,0x1,0x6,0xf0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ECM_PT6_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ECM_PT6_0X290 */

#ifdef COMEX_SIGNAL_TX_IP1_0X293

#define SWC_IPC_CAN_MSG_S2M_IP1_INIT_VALUE    0x0,0x0,0x10,0xa,0x2,0x80,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_IP1_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_IP1_0X293 */

#ifdef COMEX_SIGNAL_RX_PEPS2_0X295

#define SWC_IPC_CAN_MSG_M2S_PEPS2_VALID_MASK    0x0,0xe0,0x0,0xe0,0xc0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_PEPS2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_PEPS2_0X295 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

#define SWC_IPC_CAN_MSG_M2S_HAP_FD3_VALID_MASK    0x0,0xff,0xfe,0xfe,0x0,0x0,0x0,0x0,0x0,0xff,0xff,0xff,0xff,0xff,0xfd,0x0,0x0,0xff,0xff,0xff,0xff,0xfc,0xdc,0x0,0x0,0xff,0xff,0xff,0xff,0xfd,0xc7,0xf0,0x0,0xff,0xfc,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x1,0xf0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HAP_FD3_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_AC14_0X299

#define SWC_IPC_CAN_MSG_M2S_AC14_VALID_MASK    0x0,0x0,0x0,0xff,0xff,0xfc,0xff,0xe0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_AC14_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_AC14_0X299 */

#ifdef COMEX_SIGNAL_RX_HAP_FD7_0X29B

#define SWC_IPC_CAN_MSG_M2S_HAP_FD7_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0xff,0xfc,0xf8,0x0,0xf8,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HAP_FD7_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HAP_FD7_0X29B */

#ifdef COMEX_SIGNAL_RX_AC1_0X29D

#define SWC_IPC_CAN_MSG_M2S_AC1_VALID_MASK    0x0,0xff,0xe9,0x3,0xf0,0x0,0x1,0xf0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_AC1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_AC1_0X29D */

#ifdef COMEX_SIGNAL_RX_BCM8_0X29F

#define SWC_IPC_CAN_MSG_M2S_BCM8_VALID_MASK    0x0,0x7,0xf,0x0,0xff,0x10,0xf,0xa0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BCM8_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BCM8_0X29F */

#ifdef COMEX_SIGNAL_RX_BCM14_0X2A3

#define SWC_IPC_CAN_MSG_M2S_BCM14_VALID_MASK    0x0,0x0,0x0,0x0,0xff,0xff,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BCM14_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BCM14_0X2A3 */

#ifdef COMEX_SIGNAL_RX_BCM13_0X2A7

#define SWC_IPC_CAN_MSG_M2S_BCM13_VALID_MASK    0x0,0x0,0x0,0x0,0x4,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BCM13_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BCM13_0X2A7 */

#ifdef COMEX_SIGNAL_RX_EEM1_0X2A8

#define SWC_IPC_CAN_MSG_M2S_EEM1_VALID_MASK    0xf0,0x0,0xe0,0x3,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_EEM1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_EEM1_0X2A8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

#define SWC_IPC_CAN_MSG_M2S_ACC_FD2_VALID_MASK    0x0,0xff,0xff,0xff,0xff,0x0,0xfe,0xe0,0x0,0xfa,0xff,0xff,0xff,0xff,0xf0,0xc0,0x0,0xfe,0xfe,0xff,0xfe,0xff,0xff,0xf0,0x0,0xff,0x30,0xe3,0xff,0xff,0x0,0x0,0x0,0xff,0xff,0xff,0xff,0xff,0xbe,0x0,0x0,0xff,0xff,0xff,0xff,0xff,0xf0,0xe0,0x0,0xff,0xff,0xff,0xff,0xff,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ACC_FD2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_TX_HUT27_0X2B2

#define SWC_IPC_CAN_MSG_S2M_HUT27_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT27_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT27_0X2B2 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

#define SWC_IPC_CAN_MSG_M2S_ACC_FD3_VALID_MASK    0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xf0,0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xe0,0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xe0,0x0,0xff,0xfe,0xff,0xff,0xfe,0xfc,0x0,0x0,0xff,0xff,0xff,0xff,0xff,0xf0,0x0,0x0,0xff,0xc0,0xff,0xff,0x3f,0xff,0xf0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ACC_FD3_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

#define SWC_IPC_CAN_MSG_S2M_HUT26_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x2,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT26_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

#define SWC_IPC_CAN_MSG_M2S_ACC_FD4_VALID_MASK    0xff,0xfe,0xff,0xff,0xff,0xff,0xf7,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xef,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xfe,0x1f,0xff,0xfc,0xff, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ACC_FD4_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_DWD1_0X2B9

#define SWC_IPC_CAN_MSG_M2S_DWD1_VALID_MASK    0x0,0xff,0xfe,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_DWD1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_DWD1_0X2B9 */

#ifdef COMEX_SIGNAL_RX_WPC1_0X2BA

#define SWC_IPC_CAN_MSG_M2S_WPC1_VALID_MASK    0x0,0xff,0x30,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_WPC1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_WPC1_0X2BA */

#ifdef COMEX_SIGNAL_RX_GW_FD1_0X2BB

#define SWC_IPC_CAN_MSG_M2S_GW_FD1_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0xff,0xff,0xff,0xff,0x0,0x0,0x0,0x0,0xff,0xff,0x0,0x0,0x0,0x0,0xf0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0xc0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_GW_FD1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_GW_FD1_0X2BB */

#ifdef COMEX_SIGNAL_TX_HUT28_0X2C0

#define SWC_IPC_CAN_MSG_S2M_HUT28_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT28_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT28_0X2C0 */

#ifdef COMEX_SIGNAL_RX_DSM1_0X2C1

#define SWC_IPC_CAN_MSG_M2S_DSM1_VALID_MASK    0x0,0xe,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_DSM1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_DSM1_0X2C1 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

#define SWC_IPC_CAN_MSG_S2M_HUT_FD1_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x41,0x5,0xc0,0x80,0x0,0x2,0x0,0x1e,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x1,0x27,0x1,0x0,0x0,0x1,0x10,0x1f,0xff,0x0,0x0,0x0,0x1,0xff,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT_FD1_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_RX_BMS35_0X2C4

#define SWC_IPC_CAN_MSG_M2S_BMS35_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x7,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BMS35_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BMS35_0X2C4 */

#ifdef COMEX_SIGNAL_TX_HUT8_0X2C6

#define SWC_IPC_CAN_MSG_S2M_HUT8_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT8_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT8_0X2C6 */

#ifdef COMEX_SIGNAL_RX_DDCM1_0X2CA

#define SWC_IPC_CAN_MSG_M2S_DDCM1_VALID_MASK    0x0,0x0,0x0,0x0,0x1b,0x7,0xc0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_DDCM1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_DDCM1_0X2CA */

#ifdef COMEX_SIGNAL_RX_AC4_0X2CC

#define SWC_IPC_CAN_MSG_M2S_AC4_VALID_MASK    0x0,0x0,0x17,0x0,0x0,0x0,0x0,0xb0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_AC4_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_AC4_0X2CC */

#ifdef COMEX_SIGNAL_RX_PDCM1_0X2CD

#define SWC_IPC_CAN_MSG_M2S_PDCM1_VALID_MASK    0x0,0x0,0xd,0x10,0xf8,0xf8,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_PDCM1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_PDCM1_0X2CD */

#ifdef COMEX_SIGNAL_RX_DSC4_0X2CE

#define SWC_IPC_CAN_MSG_M2S_DSC4_VALID_MASK    0x0,0xf7,0xf7,0xf7,0x0,0xf7,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_DSC4_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_DSC4_0X2CE */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

#define SWC_IPC_CAN_MSG_M2S_IFC_FD3_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0xff,0xff,0xff,0xff,0x70,0x0,0x0,0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xe0,0x0,0xff,0xfe,0xff,0xe2,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_IFC_FD3_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_AC7_0X2D0

#define SWC_IPC_CAN_MSG_M2S_AC7_VALID_MASK    0x0,0xff,0xf0,0x0,0x0,0x7,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_AC7_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_AC7_0X2D0 */

#ifdef COMEX_SIGNAL_RX_SCM1_0X2D1

#define SWC_IPC_CAN_MSG_M2S_SCM1_VALID_MASK    0x0,0xff,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_SCM1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_SCM1_0X2D1 */

#ifdef COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2

#define SWC_IPC_CAN_MSG_M2S_AMP4_ANC1_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0xff, \

#else 

#define SWC_IPC_CAN_MSG_M2S_AMP4_ANC1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2 */

#ifdef COMEX_SIGNAL_RX_ECM11_0X2D3

#define SWC_IPC_CAN_MSG_M2S_ECM11_VALID_MASK    0x0,0x0,0x0,0x0,0x1,0xff,0xff,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ECM11_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ECM11_0X2D3 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_CAN_MSG_S2M_HUT23_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT23_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_RX_EDC1_0X2D9

#define SWC_IPC_CAN_MSG_M2S_EDC1_VALID_MASK    0x0,0xf0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_EDC1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_EDC1_0X2D9 */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_CAN_MSG_S2M_HUT22_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT22_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

#define SWC_IPC_CAN_MSG_S2M_HUT21_INIT_VALUE    0x0,0x0,0x0,0x0,0xc0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT21_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

#define SWC_IPC_CAN_MSG_S2M_HUT20_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT20_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT51_0X2E9

#define SWC_IPC_CAN_MSG_S2M_HUT51_INIT_VALUE    0x0,0x5,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT51_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT51_0X2E9 */

#ifdef COMEX_SIGNAL_TX_DVR_FD1_0X2EC

#define SWC_IPC_CAN_MSG_S2M_DVR_FD1_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_DVR_FD1_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_DVR_FD1_0X2EC */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

#define SWC_IPC_CAN_MSG_M2S_T_Box_FD10_VALID_MASK    0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xf0,0x0,0xfc,0xff,0xff,0xff,0xff,0xff,0x0,0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xf0,0x0,0xff,0xff,0xff,0xff,0xff,0xff,0xf0,0x0,0xff,0xff,0xff,0xff,0xff,0xf0,0x0,0x0,0xff,0xff,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_T_Box_FD10_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_DDCM3_0X2F7

#define SWC_IPC_CAN_MSG_M2S_DDCM3_VALID_MASK    0x0,0xf8,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_DDCM3_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_DDCM3_0X2F7 */

#ifdef COMEX_SIGNAL_RX_AC6_0X2F8

#define SWC_IPC_CAN_MSG_M2S_AC6_VALID_MASK    0x0,0x0,0xff,0xf8,0x1,0x0,0xf0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_AC6_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_AC6_0X2F8 */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

#define SWC_IPC_CAN_MSG_M2S_HCU_PT4_VALID_MASK    0x0,0x0,0xfc,0xfb,0x1e,0xf0,0x6,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HCU_PT4_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_VMDR1_0X2FB

#define SWC_IPC_CAN_MSG_M2S_VMDR1_VALID_MASK    0x0,0x0,0x0,0x36,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_VMDR1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_VMDR1_0X2FB */

#ifdef COMEX_SIGNAL_RX_AC3_0X2FD

#define SWC_IPC_CAN_MSG_M2S_AC3_VALID_MASK    0x0,0xfc,0x7,0x80,0xf2,0xc0,0x80,0x30, \

#else 

#define SWC_IPC_CAN_MSG_M2S_AC3_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_AC3_0X2FD */

#ifdef COMEX_SIGNAL_RX_PLG_1_0X2FE

#define SWC_IPC_CAN_MSG_M2S_PLG_1_VALID_MASK    0x0,0xe0,0x0,0x40,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_PLG_1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_PLG_1_0X2FE */

#ifdef COMEX_SIGNAL_RX_PEPS4_0X302

#define SWC_IPC_CAN_MSG_M2S_PEPS4_VALID_MASK    0x0,0x1e,0xf0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_PEPS4_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_PEPS4_0X302 */

#ifdef COMEX_SIGNAL_RX_ESCL2_0X303

#define SWC_IPC_CAN_MSG_M2S_ESCL2_VALID_MASK    0x0,0x0,0x20,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ESCL2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ESCL2_0X303 */

#ifdef COMEX_SIGNAL_RX_BCM11_0X305

#define SWC_IPC_CAN_MSG_M2S_BCM11_VALID_MASK    0x0,0x90,0x18,0x1,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BCM11_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BCM11_0X305 */

#ifdef COMEX_SIGNAL_RX_HCM_L1_0X308

#define SWC_IPC_CAN_MSG_M2S_HCM_L1_VALID_MASK    0x0,0x3f,0x30,0xf0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HCM_L1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HCM_L1_0X308 */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

#define SWC_IPC_CAN_MSG_M2S_RSDS_FD2_VALID_MASK    0x0,0xff,0xff,0xff,0x0,0x0,0x0,0x0,0x0,0xff,0xff,0xff,0xff,0xff,0xfe,0x0,0x0,0xff,0xff,0xff,0xff,0xff,0xf0,0x0,0x0,0xff,0xff,0x80,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_RSDS_FD2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_HCM_R1_0X30D

#define SWC_IPC_CAN_MSG_M2S_HCM_R1_VALID_MASK    0x0,0x3f,0x30,0xf0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HCM_R1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HCM_R1_0X30D */

#ifdef COMEX_SIGNAL_RX_BCM19_0X30F

#define SWC_IPC_CAN_MSG_M2S_BCM19_VALID_MASK    0x0,0x80,0x0,0x4,0x0,0x3,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BCM19_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BCM19_0X30F */

#ifdef COMEX_SIGNAL_RX_HCU_HC6_0X314

#define SWC_IPC_CAN_MSG_M2S_HCU_HC6_VALID_MASK    0x0,0x0,0x0,0x0,0x23,0xe0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HCU_HC6_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HCU_HC6_0X314 */

#ifdef COMEX_SIGNAL_RX_OBC1_0X316

#define SWC_IPC_CAN_MSG_M2S_OBC1_VALID_MASK    0x0,0x0,0xf,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_OBC1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_OBC1_0X316 */

#ifdef COMEX_SIGNAL_RX_OBC2_0X317

#define SWC_IPC_CAN_MSG_M2S_OBC2_VALID_MASK    0x0,0xc0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_OBC2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_OBC2_0X317 */

#ifdef COMEX_SIGNAL_RX_BCM1_0X319

#define SWC_IPC_CAN_MSG_M2S_BCM1_VALID_MASK    0x0,0x0,0xfd,0x0,0xff,0x18,0x0,0xa0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BCM1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BCM1_0X319 */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

#define SWC_IPC_CAN_MSG_S2M_HUT13_INIT_VALUE    0x0,0x1,0x0,0x0,0xf0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT13_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_RX_HUD1_0X325

#define SWC_IPC_CAN_MSG_M2S_HUD1_VALID_MASK    0x0,0xf1,0x7c,0x0,0x0,0xfc,0x0,0x30, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HUD1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HUD1_0X325 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

#define SWC_IPC_CAN_MSG_S2M_HUT10_INIT_VALUE    0x0,0x0,0x0,0x1,0x0,0x0,0x0,0x3c, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT10_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

#define SWC_IPC_CAN_MSG_S2M_HUT25_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0xc0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT25_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

#define SWC_IPC_CAN_MSG_S2M_HUT17_INIT_VALUE    0x0,0x0,0x41,0x33,0xa0,0x0,0x10,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT17_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_RX_TPMS1_0X341

#define SWC_IPC_CAN_MSG_M2S_TPMS1_VALID_MASK    0x0,0xff,0xfc,0xff,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_TPMS1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_TPMS1_0X341 */

#ifdef COMEX_SIGNAL_RX_ETC3_0X344

#define SWC_IPC_CAN_MSG_M2S_ETC3_VALID_MASK    0xfc,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ETC3_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ETC3_0X344 */

#ifdef COMEX_SIGNAL_RX_BCM3_0X345

#define SWC_IPC_CAN_MSG_M2S_BCM3_VALID_MASK    0x0,0xf1,0x0,0x0,0xf,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BCM3_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BCM3_0X345 */

#ifdef COMEX_SIGNAL_TX_HUT16_0X348

#define SWC_IPC_CAN_MSG_S2M_HUT16_INIT_VALUE    0x0,0x0,0x0,0x0,0x80,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT16_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT16_0X348 */

#ifdef COMEX_SIGNAL_TX_IP3_0X34A

#define SWC_IPC_CAN_MSG_S2M_IP3_INIT_VALUE    0x0,0x0,0x0,0xff,0xff,0xff,0xc0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_IP3_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_IP3_0X34A */

#ifdef COMEX_SIGNAL_RX_BCM18_0X34D

#define SWC_IPC_CAN_MSG_M2S_BCM18_VALID_MASK    0x0,0x0,0xfe,0xf8,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BCM18_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BCM18_0X34D */

#ifdef COMEX_SIGNAL_RX_ECM24_0X350

#define SWC_IPC_CAN_MSG_M2S_ECM24_VALID_MASK    0x0,0xff,0xff,0xc0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ECM24_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ECM24_0X350 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

#define SWC_IPC_CAN_MSG_M2S_ABM1_VALID_MASK    0x0,0x7e,0xff,0xff,0xff,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ABM1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_BMS19_0X352

#define SWC_IPC_CAN_MSG_M2S_BMS19_VALID_MASK    0x0,0x0,0x4,0x0,0x0,0x30,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BMS19_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BMS19_0X352 */

#ifdef COMEX_SIGNAL_RX_PPMI1_0X35B

#define SWC_IPC_CAN_MSG_M2S_PPMI1_VALID_MASK    0x0,0xe0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_PPMI1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_PPMI1_0X35B */

#ifdef COMEX_SIGNAL_TX_HUT29_0X35C

#define SWC_IPC_CAN_MSG_S2M_HUT29_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT29_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT29_0X35C */

#ifdef COMEX_SIGNAL_RX_RWPC1_0X35D

#define SWC_IPC_CAN_MSG_M2S_RWPC1_VALID_MASK    0x0,0xfe,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_RWPC1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_RWPC1_0X35D */

#ifdef COMEX_SIGNAL_RX_CP1_0X35E

#define SWC_IPC_CAN_MSG_M2S_CP1_VALID_MASK    0x0,0x7,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_CP1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_CP1_0X35E */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_CAN_MSG_S2M_HUT1_INIT_VALUE    0x22,0x50,0x0,0x0,0x10,0x1,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT1_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_CAN_MSG_S2M_HUT2_INIT_VALUE    0x0,0x52,0x50,0x52,0x10,0x50,0x50,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT2_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_CAN_MSG_S2M_HUT3_INIT_VALUE    0x28,0x28,0x28,0x28,0x0,0x0,0x0,0x3, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT3_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_CAN_MSG_S2M_HUT4_INIT_VALUE    0x0,0x0,0x20,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT4_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT34_0X370

#define SWC_IPC_CAN_MSG_S2M_HUT34_INIT_VALUE    0x0,0xf8,0xfc,0xfc,0xff,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT34_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT34_0X370 */

#ifdef COMEX_SIGNAL_RX_ECM3_0X371

#define SWC_IPC_CAN_MSG_M2S_ECM3_VALID_MASK    0x0,0xff,0xff,0xff,0x0,0xfd,0xc2,0x20, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ECM3_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ECM3_0X371 */

#ifdef COMEX_SIGNAL_RX_AC2_0X385

#define SWC_IPC_CAN_MSG_M2S_AC2_VALID_MASK    0x0,0xff,0xff,0x0,0xff,0xf,0x3f,0x80, \

#else 

#define SWC_IPC_CAN_MSG_M2S_AC2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_AC2_0X385 */

#ifdef COMEX_SIGNAL_RX_TPMS2_0X395

#define SWC_IPC_CAN_MSG_M2S_TPMS2_VALID_MASK    0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_TPMS2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_TPMS2_0X395 */

#ifdef COMEX_SIGNAL_RX_AMP5_IESS1_0X3A1

#define SWC_IPC_CAN_MSG_M2S_AMP5_IESS1_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0x0,0x30,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_AMP5_IESS1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_AMP5_IESS1_0X3A1 */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

#define SWC_IPC_CAN_MSG_M2S_BMS66_VALID_MASK    0xf8,0xff,0xff,0xff,0xff,0xff,0xff,0xff, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BMS66_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_TX_HUT12_0X3AF

#define SWC_IPC_CAN_MSG_S2M_HUT12_INIT_VALUE    0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT12_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT12_0X3AF */

#ifdef COMEX_SIGNAL_RX_ECM19_0X3B5

#define SWC_IPC_CAN_MSG_M2S_ECM19_VALID_MASK    0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ECM19_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ECM19_0X3B5 */

#ifdef COMEX_SIGNAL_RX_ECM20_0X3B7

#define SWC_IPC_CAN_MSG_M2S_ECM20_VALID_MASK    0xff,0xff,0xff,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_ECM20_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_ECM20_0X3B7 */

#ifdef COMEX_SIGNAL_RX_BMS22_0X3BF

#define SWC_IPC_CAN_MSG_M2S_BMS22_VALID_MASK    0x0,0x0,0x0,0x0,0x0,0xff,0xc0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BMS22_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BMS22_0X3BF */

#ifdef COMEX_SIGNAL_RX_HCU_HC7_0X3C2

#define SWC_IPC_CAN_MSG_M2S_HCU_HC7_VALID_MASK    0x0,0x0,0xff,0x3,0xff,0xff,0xd0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_HCU_HC7_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_HCU_HC7_0X3C2 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

#define SWC_IPC_CAN_MSG_M2S_AMP1_VALID_MASK    0xff,0xff,0xff,0xff,0xff,0xff,0xfc,0xff, \

#else 

#define SWC_IPC_CAN_MSG_M2S_AMP1_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

#define SWC_IPC_CAN_MSG_M2S_AMP2_VALID_MASK    0xff,0xff,0xff,0xfb,0xec,0xfe,0xfa,0xff,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_AMP2_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

#define SWC_IPC_CAN_MSG_M2S_AMP3_VALID_MASK    0xfc,0xfc,0xfc,0xfc,0xfc,0xff,0xc0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_AMP3_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD3_0X3E9

#define SWC_IPC_CAN_MSG_M2S_T_BOX_FD3_VALID_MASK    0xf8,0x0,0x7,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_T_BOX_FD3_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD3_0X3E9 */

#ifdef COMEX_SIGNAL_RX_BMS30_0X3F1

#define SWC_IPC_CAN_MSG_M2S_BMS30_VALID_MASK    0x0,0x0,0x0,0x80,0x0,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_M2S_BMS30_VALID_MASK     \

#endif /* COMEX_SIGNAL_RX_BMS30_0X3F1 */

#ifdef COMEX_SIGNAL_TX_HUT19_0X415

#define SWC_IPC_CAN_MSG_S2M_HUT19_INIT_VALUE    0x0,0x0,0x0,0x0,0x80,0x0,0x0,0x0, \

#else 

#define SWC_IPC_CAN_MSG_S2M_HUT19_INIT_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT19_0X415 */

#define SWC_IPC_CAN_MSG_CONST_TABLE     \
{ \
    SWC_IPC_CAN_MSG_M2S_T_BOX_FD1_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT7_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT6_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_GLO_NASS1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HCU_FD1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ECM4_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ECM7_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ECM_PT5_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HCU_HC16_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_CSA2_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_PEPS1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_DCT3_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_P2M1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_P2M3_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ESP11_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ESP10_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BMS4_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HCU_HP8_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ECM9_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ECM1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ECM_PT7_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HCU_HP6_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_IBC_FD1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ESP_FD2_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_VDC_FD1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_EPS_FD1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HCU_PT5_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BMS65_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ELD1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HAP_FD1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_CR_FD1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_CSA1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_EPB1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_RSDS_FD1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ESP8_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_AEB_FD1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_F_PBOX1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_R_PBOX1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_IFC_FD5_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HCU_PT8_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT49_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_GW_OTA_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT_FD4_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT45_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT46_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_T_BOX_FD4_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HCU_HC8_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BMS_FD14_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT35_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT36_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT38_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT30_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT39_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT37_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT33_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT15_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_ETC2_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ETC4_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT48_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT42_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_BLE5_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT41_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT43_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_HCU_HP5_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT_FD2_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_DCT5_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_IFC_FD6_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT40_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_ERC_FD1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_AEB_FD2_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ABS1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_DCT_FD4_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BCM12_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_IFC_FD2_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BCM17_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT_FD3_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_CSA3_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ABM2_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ABS2_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HCU_PT7_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_DMS_FD1_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_TOD1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BLE1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HCU_HC3_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT32_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_ECM2_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_Trailer1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HAP_FD2_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_AC8_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_IP2_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT52_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_IDC_L3_FD3_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BMS8_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HAP_FD6_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BCM6_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BCM7_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ECM_PT6_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_IP1_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_PEPS2_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HAP_FD3_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_AC14_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HAP_FD7_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_AC1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BCM8_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BCM14_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BCM13_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_EEM1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ACC_FD2_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT27_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_ACC_FD3_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT26_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_ACC_FD4_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_DWD1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_WPC1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_GW_FD1_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT28_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_DSM1_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT_FD1_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_BMS35_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT8_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_DDCM1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_AC4_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_PDCM1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_DSC4_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_IFC_FD3_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_AC7_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_SCM1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_AMP4_ANC1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ECM11_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT23_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_EDC1_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT22_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT21_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT20_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT51_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_DVR_FD1_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_T_Box_FD10_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_DDCM3_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_AC6_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HCU_PT4_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_VMDR1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_AC3_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_PLG_1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_PEPS4_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ESCL2_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BCM11_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HCM_L1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_RSDS_FD2_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HCM_R1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BCM19_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HCU_HC6_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_OBC1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_OBC2_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BCM1_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT13_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_HUD1_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT10_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT25_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT17_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_TPMS1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ETC3_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BCM3_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT16_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_IP3_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_BCM18_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ECM24_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ABM1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BMS19_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_PPMI1_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT29_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_RWPC1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_CP1_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT1_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT2_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT3_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT4_INIT_VALUE \
    SWC_IPC_CAN_MSG_S2M_HUT34_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_ECM3_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_AC2_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_TPMS2_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_AMP5_IESS1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BMS66_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT12_INIT_VALUE \
    SWC_IPC_CAN_MSG_M2S_ECM19_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_ECM20_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BMS22_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_HCU_HC7_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_AMP1_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_AMP2_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_AMP3_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_T_BOX_FD3_VALID_MASK \
    SWC_IPC_CAN_MSG_M2S_BMS30_VALID_MASK \
    SWC_IPC_CAN_MSG_S2M_HUT19_INIT_VALUE \
}
#endif /* SWC_IPC_CAN_MSG_MATRIX_GEN */
/*
 * Copyright (C) 2020 NOCH Group
 * File Name : SWC_IPC_CAN_SIGNAL_MATRIX_GEN
 * DBC Name : D03-CAN-DBC-4.0
 * Author : Xuweicheng
 * Generate Date : 2022-04-08
 */

#ifndef SWC_IPC_CAN_SIGNAL_MATRIX_GEN
#define SWC_IPC_CAN_SIGNAL_MATRIX_GEN
/*
  Enum : Tx Can Signal List
*/
typedef enum
{
#ifdef COMEX_SIGNAL_TX_HUT7_0X44

    SWC_IPC_CAN_SIGNAL_ALCMBreSwt_OLE,
    SWC_IPC_CAN_SIGNAL_ALCMClrSet_OLE,
    SWC_IPC_CAN_SIGNAL_ALCMDynModSet_OLE,
    SWC_IPC_CAN_SIGNAL_ALCMRdmSwt_OLE,
    SWC_IPC_CAN_SIGNAL_ALCMRhmSwt_OLE,
    SWC_IPC_CAN_SIGNAL_ALCMStatSwt_OLE,
    SWC_IPC_CAN_SIGNAL_ChairMemPosnEna_Pass,
    SWC_IPC_CAN_SIGNAL_ChairMemPosnSetSwt_Pass,
    SWC_IPC_CAN_SIGNAL_HUT_VMDRInitAlarmDlySet,
    SWC_IPC_CAN_SIGNAL_HUT_VMDRTmpMonFctnSet,
    SWC_IPC_CAN_SIGNAL_OTA_UpgrdModReq,
    SWC_IPC_CAN_SIGNAL_SmtCsaSwt,

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    SWC_IPC_CAN_SIGNAL_AUTODefrost_TC,
    SWC_IPC_CAN_SIGNAL_AUTODefrost_VR,
    SWC_IPC_CAN_SIGNAL_AutoAVMSwSet_Cmd,
    SWC_IPC_CAN_SIGNAL_AutoViewChgCmd,
    SWC_IPC_CAN_SIGNAL_CarMdlDispCmd,
    SWC_IPC_CAN_SIGNAL_CarMdlTrsprcySwtCmd,
    SWC_IPC_CAN_SIGNAL_FPAS_AutoModSwt,
    SWC_IPC_CAN_SIGNAL_Guid_Ovl_Display_Cmd,
    SWC_IPC_CAN_SIGNAL_LaneCalActvtCmd,
    SWC_IPC_CAN_SIGNAL_MEBSwtSet,
    SWC_IPC_CAN_SIGNAL_MODChgReq,
    SWC_IPC_CAN_SIGNAL_MdlColrChgCmd,
    SWC_IPC_CAN_SIGNAL_Radar_DispCmd,
    SWC_IPC_CAN_SIGNAL_Sgl_View_Sel,
    SWC_IPC_CAN_SIGNAL_SwToFieldCalRstCmd,
    SWC_IPC_CAN_SIGNAL_View_SoftswitchCmd,
    SWC_IPC_CAN_SIGNAL_WshSoftSwt,

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT49_0X1D1

    SWC_IPC_CAN_SIGNAL_AntiDisIdnResp,

#endif /* COMEX_SIGNAL_TX_HUT49_0X1D1 */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    SWC_IPC_CAN_SIGNAL_HUT_HAVP_APA_Permit,
    SWC_IPC_CAN_SIGNAL_HUT_HAVP_Comfirm_Btn,
    SWC_IPC_CAN_SIGNAL_HUT_HAVP_LearningTypeSele,
    SWC_IPC_CAN_SIGNAL_HUT_HAVP_Learning_Set_ParkLot,
    SWC_IPC_CAN_SIGNAL_HUT_HAVP_Path_Delete,
    SWC_IPC_CAN_SIGNAL_HUT_HAVP_Path_Select,
    SWC_IPC_CAN_SIGNAL_HUT_HAVP_Path_SetTop,
    SWC_IPC_CAN_SIGNAL_HUT_HAVP_Return_Btn,
    SWC_IPC_CAN_SIGNAL_HUT_HAVP_SelfParLot_Ending,
    SWC_IPC_CAN_SIGNAL_HUT_HAVP_Set_Path_Ending,
    SWC_IPC_CAN_SIGNAL_HUT_HAVP_Set_Starting,
    SWC_IPC_CAN_SIGNAL_LR_ProfLong_CtrlPoint,
    SWC_IPC_CAN_SIGNAL_LR_ProfLong_CycCnt,
    SWC_IPC_CAN_SIGNAL_LR_ProfLong_MsgTyp,
    SWC_IPC_CAN_SIGNAL_LR_ProfLong_Offset,
    SWC_IPC_CAN_SIGNAL_LR_ProfLong_PathIdx,
    SWC_IPC_CAN_SIGNAL_LR_ProfLong_ProfTyp,
    SWC_IPC_CAN_SIGNAL_LR_ProfLong_Retr,
    SWC_IPC_CAN_SIGNAL_LR_ProfLong_Update,
    SWC_IPC_CAN_SIGNAL_LR_ProfLong_Value,
    SWC_IPC_CAN_SIGNAL_SlotNum_VR,
    SWC_IPC_CAN_SIGNAL_UserDefPrkMenuSelCmd,
    SWC_IPC_CAN_SIGNAL_UserDefinedParkCmd,

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC

    SWC_IPC_CAN_SIGNAL_DrvSeatMassgModSet,
    SWC_IPC_CAN_SIGNAL_InCarTempMaxSet,
    SWC_IPC_CAN_SIGNAL_InCarTempMinSet,
    SWC_IPC_CAN_SIGNAL_PassSeatMassgModSet,
    SWC_IPC_CAN_SIGNAL_RWPC_SwtReq,
    SWC_IPC_CAN_SIGNAL_SmtACSwt,

#endif /* COMEX_SIGNAL_TX_HUT45_0X1DC */

#ifdef COMEX_SIGNAL_TX_HUT46_0X1DD

    SWC_IPC_CAN_SIGNAL_AGSSwtReq,
    SWC_IPC_CAN_SIGNAL_ARFSwtReq,
    SWC_IPC_CAN_SIGNAL_ASFCSwtReq,
    SWC_IPC_CAN_SIGNAL_SOCMngmntSwtReq,

#endif /* COMEX_SIGNAL_TX_HUT46_0X1DD */

#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5

    SWC_IPC_CAN_SIGNAL_ACMaxReq_TC,
    SWC_IPC_CAN_SIGNAL_ACMaxReq_VR,
    SWC_IPC_CAN_SIGNAL_ACRearAutoModReq_VR,
    SWC_IPC_CAN_SIGNAL_ACRearLockReq_TC,
    SWC_IPC_CAN_SIGNAL_ACRearPowerReq_VR,
    SWC_IPC_CAN_SIGNAL_LockWinSet,

#endif /* COMEX_SIGNAL_TX_HUT35_0X1E5 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

    SWC_IPC_CAN_SIGNAL_MultiColorNr1,
    SWC_IPC_CAN_SIGNAL_MultiColorNr2,
    SWC_IPC_CAN_SIGNAL_MultiColorNr3,
    SWC_IPC_CAN_SIGNAL_MultiColorNr4,
    SWC_IPC_CAN_SIGNAL_MultiColorNr5,
    SWC_IPC_CAN_SIGNAL_MultiColorNr6,
    SWC_IPC_CAN_SIGNAL_MultiColorNr7,
    SWC_IPC_CAN_SIGNAL_MultiColorNr8,

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

    SWC_IPC_CAN_SIGNAL_ACRLTempDecReq_TC,
    SWC_IPC_CAN_SIGNAL_ACRLTempIncReq_TC,
    SWC_IPC_CAN_SIGNAL_ACRLTempReq_VR,
    SWC_IPC_CAN_SIGNAL_ACRRTempDecReq_TC,
    SWC_IPC_CAN_SIGNAL_ACRRTempIncReq_TC,
    SWC_IPC_CAN_SIGNAL_ACRRTempReq_VR,
    SWC_IPC_CAN_SIGNAL_DrvDoorALCMFlashFreq,
    SWC_IPC_CAN_SIGNAL_FootALCMFlashFreq,
    SWC_IPC_CAN_SIGNAL_LRDoorALCMFlashFreq,
    SWC_IPC_CAN_SIGNAL_LeftPanelALCMFlashFreq,
    SWC_IPC_CAN_SIGNAL_PassDoorALCMFlashFreq,
    SWC_IPC_CAN_SIGNAL_RRDoorALCMFlashFreq,
    SWC_IPC_CAN_SIGNAL_RightPanelALCMFlashFreq,

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9

    SWC_IPC_CAN_SIGNAL_BackReq_AVM,
    SWC_IPC_CAN_SIGNAL_HUD_BrightnessLvlSwt,
    SWC_IPC_CAN_SIGNAL_HUD_HeightLvlSwt,
    SWC_IPC_CAN_SIGNAL_HUD_SwtReq,
    SWC_IPC_CAN_SIGNAL_PPMIBSRSwtSet,
    SWC_IPC_CAN_SIGNAL_PPMIHWSwtSet,

#endif /* COMEX_SIGNAL_TX_HUT30_0X1E9 */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    SWC_IPC_CAN_SIGNAL_ActvEntryLockSet,
    SWC_IPC_CAN_SIGNAL_ActvEntryUnlockSet,
    SWC_IPC_CAN_SIGNAL_BTAPAEntryLockSet,
    SWC_IPC_CAN_SIGNAL_BTAPALvngUnlockSet,
    SWC_IPC_CAN_SIGNAL_ClsWinSpdSet,
    SWC_IPC_CAN_SIGNAL_DrvDoorALCMClrSet,
    SWC_IPC_CAN_SIGNAL_DrvDoorALCMSwt,
    SWC_IPC_CAN_SIGNAL_DrvSeatMassgLvlSet,
    SWC_IPC_CAN_SIGNAL_LRDoorALCMClrSet,
    SWC_IPC_CAN_SIGNAL_LockPromptFunSet,
    SWC_IPC_CAN_SIGNAL_PassDoorALCMClrSet,
    SWC_IPC_CAN_SIGNAL_PassDoorALCMSwt,
    SWC_IPC_CAN_SIGNAL_PassSeatMassgLvlSet,
    SWC_IPC_CAN_SIGNAL_RLSeatMassgLvlSet,
    SWC_IPC_CAN_SIGNAL_RLSeatMemPosnSwt,
    SWC_IPC_CAN_SIGNAL_RLSeatSupportLvlSet,
    SWC_IPC_CAN_SIGNAL_RRSeatMassgLvlSet,
    SWC_IPC_CAN_SIGNAL_RRSeatMemPosnSwt,
    SWC_IPC_CAN_SIGNAL_RRSeatSupportLvlSet,
    SWC_IPC_CAN_SIGNAL_SeatKeyMemEna,

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

    SWC_IPC_CAN_SIGNAL_MultiColorNr10,
    SWC_IPC_CAN_SIGNAL_MultiColorNr11,
    SWC_IPC_CAN_SIGNAL_MultiColorNr12,
    SWC_IPC_CAN_SIGNAL_MultiColorNr13,
    SWC_IPC_CAN_SIGNAL_MultiColorNr14,
    SWC_IPC_CAN_SIGNAL_MultiColorNr15,
    SWC_IPC_CAN_SIGNAL_MultiColorNr16,
    SWC_IPC_CAN_SIGNAL_MultiColorNr9,

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    SWC_IPC_CAN_SIGNAL_ACFGAChanTyp_TC,
    SWC_IPC_CAN_SIGNAL_ACFGAEnaReq_TC,
    SWC_IPC_CAN_SIGNAL_ACFGALvlReq_TC,
    SWC_IPC_CAN_SIGNAL_ALCMDynModSet,
    SWC_IPC_CAN_SIGNAL_ApproachLampSet,
    SWC_IPC_CAN_SIGNAL_ApproachLampSet0,
    SWC_IPC_CAN_SIGNAL_ApproachLampSet1,
    SWC_IPC_CAN_SIGNAL_BackReq_APS,
    SWC_IPC_CAN_SIGNAL_ChairMemPosnSetSwt,
    SWC_IPC_CAN_SIGNAL_ChairMemPosnSetSwt0,
    SWC_IPC_CAN_SIGNAL_ChairMemPosnSetSwt1,
    SWC_IPC_CAN_SIGNAL_DeletePath1Cmd,
    SWC_IPC_CAN_SIGNAL_DeletePath2Cmd,
    SWC_IPC_CAN_SIGNAL_FlaoutUnlockSet,
    SWC_IPC_CAN_SIGNAL_P2P_PrkgDirectSwtCmd,
    SWC_IPC_CAN_SIGNAL_ParkMdlCmd,
    SWC_IPC_CAN_SIGNAL_PathLrngFinshCmd,
    SWC_IPC_CAN_SIGNAL_PathLrngStartCmd,
    SWC_IPC_CAN_SIGNAL_PrkInDirChoice,
    SWC_IPC_CAN_SIGNAL_SelPrkOutDirReq,
    SWC_IPC_CAN_SIGNAL_SelPrkgFctnCmd,
    SWC_IPC_CAN_SIGNAL_StartPrkgPath1Cmd,
    SWC_IPC_CAN_SIGNAL_StartPrkgPath2Cmd,

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    SWC_IPC_CAN_SIGNAL_ABSLmpSet,
    SWC_IPC_CAN_SIGNAL_ACDrvSetTempSteplsReq_TC,
    SWC_IPC_CAN_SIGNAL_ACOperMod_TC,
    SWC_IPC_CAN_SIGNAL_ACOperMod_VR,
    SWC_IPC_CAN_SIGNAL_ACPassSetTempSteplsReq_TC,
    SWC_IPC_CAN_SIGNAL_APSPrkgTypSeln,
    SWC_IPC_CAN_SIGNAL_APSSwtReq_VR,
    SWC_IPC_CAN_SIGNAL_AutoWshWipSet,
    SWC_IPC_CAN_SIGNAL_DoorUnlockModSet,
    SWC_IPC_CAN_SIGNAL_FrntRearACDispSts,
    SWC_IPC_CAN_SIGNAL_PASExitSpdSwt,
    SWC_IPC_CAN_SIGNAL_ParkLmpSet,
    SWC_IPC_CAN_SIGNAL_SDWSwtSet,
    SWC_IPC_CAN_SIGNAL_SeekVehSet,
    SWC_IPC_CAN_SIGNAL_SpdAutoLockModSet,
    SWC_IPC_CAN_SIGNAL_SportModLightSet,
    SWC_IPC_CAN_SIGNAL_SteerWheelHeatSwtReq,
    SWC_IPC_CAN_SIGNAL_SunRoofSwtReq_VR,
    SWC_IPC_CAN_SIGNAL_SunShadeSwtReq_VR,

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT48_0X1F4

    SWC_IPC_CAN_SIGNAL_LRearVisCurtCtrlCmd,
    SWC_IPC_CAN_SIGNAL_NaturalWindReq,
    SWC_IPC_CAN_SIGNAL_RRearVisCurtCtrlCmd,
    SWC_IPC_CAN_SIGNAL_RearVisCurtLockSwt,

#endif /* COMEX_SIGNAL_TX_HUT48_0X1F4 */

#ifdef COMEX_SIGNAL_TX_HUT42_0X1F9

    SWC_IPC_CAN_SIGNAL_ACRLTempSteplsReq_TC,
    SWC_IPC_CAN_SIGNAL_ACRRTempSteplsReq_TC,

#endif /* COMEX_SIGNAL_TX_HUT42_0X1F9 */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    SWC_IPC_CAN_SIGNAL_ALCMBreSwt,
    SWC_IPC_CAN_SIGNAL_ALCMFloSwt,
    SWC_IPC_CAN_SIGNAL_DrvDoorALCMLightLvlSet,
    SWC_IPC_CAN_SIGNAL_FootALCMClrSet,
    SWC_IPC_CAN_SIGNAL_FootALCMLightLvlSet,
    SWC_IPC_CAN_SIGNAL_FootALCMSwt,
    SWC_IPC_CAN_SIGNAL_LRDoorALCMLightLvlSet,
    SWC_IPC_CAN_SIGNAL_LRDoorALCMSwt,
    SWC_IPC_CAN_SIGNAL_LeftPanelALCMClrSet,
    SWC_IPC_CAN_SIGNAL_LeftPanelALCMLightLvlSet,
    SWC_IPC_CAN_SIGNAL_LeftPanelALCMSwt,
    SWC_IPC_CAN_SIGNAL_PassDoorALCMLightLvlSet,
    SWC_IPC_CAN_SIGNAL_RRDoorALCMClrSet,
    SWC_IPC_CAN_SIGNAL_RRDoorALCMLightLvlSet,
    SWC_IPC_CAN_SIGNAL_RRDoorALCMSwt,
    SWC_IPC_CAN_SIGNAL_RightPanelALCMClrSet,
    SWC_IPC_CAN_SIGNAL_RightPanelALCMLightLvlSet,
    SWC_IPC_CAN_SIGNAL_RightPanelALCMSwt,
    SWC_IPC_CAN_SIGNAL_RoofALCMSwt,

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

    SWC_IPC_CAN_SIGNAL_DrvSeatHeatgLvlSet_Nine,
    SWC_IPC_CAN_SIGNAL_PassSeatHeatgLvlSet_Nine,
    SWC_IPC_CAN_SIGNAL_RLSeatHeatgLvlSet_Nine,
    SWC_IPC_CAN_SIGNAL_RLSeatMassgModSet,
    SWC_IPC_CAN_SIGNAL_RRSeatHeatgLvlSet_Nine,
    SWC_IPC_CAN_SIGNAL_RRSeatMassgModSet,
    SWC_IPC_CAN_SIGNAL_SmtSeatSwt,

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    SWC_IPC_CAN_SIGNAL_HTU_OD_Obj1_ID,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj0_Confidence,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj0_Ground_Pos_X,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj0_Ground_Pos_Y,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj0_ID,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj0_type,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj0_width,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj1_Confidence,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj1_Ground_Pos_X,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj1_Ground_Pos_Y,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj1_type,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj1_width,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj2_Confidence,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj2_Ground_Pos_X,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj2_Ground_Pos_Y,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj2_ID,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj2_type,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj2_width,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj3_Confidence,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj3_Ground_Pos_X,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj3_Ground_Pos_Y,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj3_ID,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj3_type,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj3_width,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj4_Confidence,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj4_Ground_Pos_X,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj4_Ground_Pos_Y,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj4_ID,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj4_type,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj4_width,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj5_Confidence,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj5_Ground_Pos_X,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj5_Ground_Pos_Y,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj5_ID,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj5_type,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj5_width,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj6_Confidence,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj6_Ground_Pos_X,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj6_Ground_Pos_Y,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj6_ID,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj6_type,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj6_width,

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT40_0X224

    SWC_IPC_CAN_SIGNAL_ALCMMasterSwt,
    SWC_IPC_CAN_SIGNAL_ALCMPartitionSwt,
    SWC_IPC_CAN_SIGNAL_MusicFrq0,
    SWC_IPC_CAN_SIGNAL_MusicFrq1,
    SWC_IPC_CAN_SIGNAL_MusicFrq2,
    SWC_IPC_CAN_SIGNAL_MusicFrq3,
    SWC_IPC_CAN_SIGNAL_MusicFrq4,
    SWC_IPC_CAN_SIGNAL_MusicFrq5,
    SWC_IPC_CAN_SIGNAL_MusicFrq6,

#endif /* COMEX_SIGNAL_TX_HUT40_0X224 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    SWC_IPC_CAN_SIGNAL_AutoSpdSetSwt,
    SWC_IPC_CAN_SIGNAL_HUT_FSD10_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD11_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD12_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD13_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD14_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD15_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD16_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD17_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD18_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD1_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD2_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD3_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD4_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD5_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD6_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD7_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD8_distance,
    SWC_IPC_CAN_SIGNAL_HUT_FSD9_distance,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj7_Confidence,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj7_Ground_Pos_X,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj7_Ground_Pos_Y,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj7_ID,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj7_type,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj7_width,
    SWC_IPC_CAN_SIGNAL_HUT_OD_Obj_Timestamp,
    SWC_IPC_CAN_SIGNAL_HUT_OD_WorkSts,
    SWC_IPC_CAN_SIGNAL_LaneChngCfmSwt,
    SWC_IPC_CAN_SIGNAL_NOH_Act_Req,
    SWC_IPC_CAN_SIGNAL_NOH_Swt_Req,
    SWC_IPC_CAN_SIGNAL_UsrManSts,
    SWC_IPC_CAN_SIGNAL_VoiceBrdcSwt,

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    SWC_IPC_CAN_SIGNAL_DMSSts,
    SWC_IPC_CAN_SIGNAL_DistrctnLvlQlty_ACC,
    SWC_IPC_CAN_SIGNAL_DistrctnLvl_ACC,
    SWC_IPC_CAN_SIGNAL_DrowsnsLvl,
    SWC_IPC_CAN_SIGNAL_DrowsnsLvlQlty,
    SWC_IPC_CAN_SIGNAL_DrowsnsLvlQlty_ACC,
    SWC_IPC_CAN_SIGNAL_DrowsnsLvl_ACC,
    SWC_IPC_CAN_SIGNAL_DrvBehvSts,
    SWC_IPC_CAN_SIGNAL_ExprsnSts,
    SWC_IPC_CAN_SIGNAL_GazePosnX,
    SWC_IPC_CAN_SIGNAL_GazePosnY,
    SWC_IPC_CAN_SIGNAL_GazePosnZ,
    SWC_IPC_CAN_SIGNAL_GenderSts,
    SWC_IPC_CAN_SIGNAL_GenderStsQlty,
    SWC_IPC_CAN_SIGNAL_HeadDetn,
    SWC_IPC_CAN_SIGNAL_HeadPitchAng,
    SWC_IPC_CAN_SIGNAL_HeadPosQlty,
    SWC_IPC_CAN_SIGNAL_HeadPosnX,
    SWC_IPC_CAN_SIGNAL_HeadPosnY,
    SWC_IPC_CAN_SIGNAL_HeadPosnZ,
    SWC_IPC_CAN_SIGNAL_HeadRollAng,
    SWC_IPC_CAN_SIGNAL_HeadRotAngQlty,
    SWC_IPC_CAN_SIGNAL_HeadYawAng,
    SWC_IPC_CAN_SIGNAL_LEyeOpenSts,
    SWC_IPC_CAN_SIGNAL_LEyeOpenStsQlty,
    SWC_IPC_CAN_SIGNAL_REyeOpenSts,
    SWC_IPC_CAN_SIGNAL_REyeOpenStsQlty,
    SWC_IPC_CAN_SIGNAL_RobustGazeAngQlty,
    SWC_IPC_CAN_SIGNAL_RobustGazePitchAng,
    SWC_IPC_CAN_SIGNAL_RobustGazeYawAng,

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    SWC_IPC_CAN_SIGNAL_ContnPrkgReq,
    SWC_IPC_CAN_SIGNAL_ContnPrkgReqValid,
    SWC_IPC_CAN_SIGNAL_DetVideoLost,
    SWC_IPC_CAN_SIGNAL_NavDecSwtReq,
    SWC_IPC_CAN_SIGNAL_PrkStraightContinueReq_HUT,
    SWC_IPC_CAN_SIGNAL_PrkStraightModSel_HUT,
    SWC_IPC_CAN_SIGNAL_PrkStraightStrtReq_HUT,
    SWC_IPC_CAN_SIGNAL_PrkStraightSts_HUT,
    SWC_IPC_CAN_SIGNAL_PrkStraightSuspendOrFinishReq_HUT,
    SWC_IPC_CAN_SIGNAL_PrkStraightSwtReq_HUT,
    SWC_IPC_CAN_SIGNAL_PrkStraightVehStrtReq_HUT_Valid,
    SWC_IPC_CAN_SIGNAL_PrkgCtrlModReq,
    SWC_IPC_CAN_SIGNAL_PrkgCtrlModReqValid,
    SWC_IPC_CAN_SIGNAL_ScrnOpSts,
    SWC_IPC_CAN_SIGNAL_XLvl,
    SWC_IPC_CAN_SIGNAL_YLvl,

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_IP2_0X27F

    SWC_IPC_CAN_SIGNAL_IP_ABMWarnLmpFailrSts,
    SWC_IPC_CAN_SIGNAL_IP_ACCErr,
    SWC_IPC_CAN_SIGNAL_IP_BattChrgLmpSts,
    SWC_IPC_CAN_SIGNAL_IP_DrvSeatBeltWarnLmpFailSts,
    SWC_IPC_CAN_SIGNAL_IP_EngOilPressLowLmpSts,
    SWC_IPC_CAN_SIGNAL_IP_Err,
    SWC_IPC_CAN_SIGNAL_IP_FuelLvlInfo,
    SWC_IPC_CAN_SIGNAL_IP_FuelLvlLowLmpSts,
    SWC_IPC_CAN_SIGNAL_IP_PassSeatBeltWarnLmpFailSts,
    SWC_IPC_CAN_SIGNAL_IP_VINcompr,
    SWC_IPC_CAN_SIGNAL_IP_VehSpdUnit,
    SWC_IPC_CAN_SIGNAL_IP_VehTotDistance,
    SWC_IPC_CAN_SIGNAL_IP_VehTotDistanceValid,

#endif /* COMEX_SIGNAL_TX_IP2_0X27F */

#ifdef COMEX_SIGNAL_TX_HUT52_0X281

    SWC_IPC_CAN_SIGNAL_LR_Posn_Age,
    SWC_IPC_CAN_SIGNAL_LR_Posn_CurLane,
    SWC_IPC_CAN_SIGNAL_LR_Posn_CycCnt,
    SWC_IPC_CAN_SIGNAL_LR_Posn_Idx,
    SWC_IPC_CAN_SIGNAL_LR_Posn_MsgTyp,
    SWC_IPC_CAN_SIGNAL_LR_Posn_Offset,
    SWC_IPC_CAN_SIGNAL_LR_Posn_PathIdx,
    SWC_IPC_CAN_SIGNAL_LR_Posn_PosConfdc,
    SWC_IPC_CAN_SIGNAL_LR_Posn_PosProbb,
    SWC_IPC_CAN_SIGNAL_LR_Posn_Rehead,
    SWC_IPC_CAN_SIGNAL_LR_Posn_Spd,

#endif /* COMEX_SIGNAL_TX_HUT52_0X281 */

#ifdef COMEX_SIGNAL_TX_IP1_0X293

    SWC_IPC_CAN_SIGNAL_IP_CurrTheme,
    SWC_IPC_CAN_SIGNAL_IP_FuelAuxTankR,
    SWC_IPC_CAN_SIGNAL_IP_FuelMainTankR,
    SWC_IPC_CAN_SIGNAL_IP_VehSpdDisp,
    SWC_IPC_CAN_SIGNAL_IP_VelSpdDisp_Mile,

#endif /* COMEX_SIGNAL_TX_IP1_0X293 */

#ifdef COMEX_SIGNAL_TX_HUT27_0X2B2

    SWC_IPC_CAN_SIGNAL_ExpertModReq_HUT_HCU,

#endif /* COMEX_SIGNAL_TX_HUT27_0X2B2 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    SWC_IPC_CAN_SIGNAL_AVM_dispsts,
    SWC_IPC_CAN_SIGNAL_FrntOccptSts,
    SWC_IPC_CAN_SIGNAL_PassSeatAdjmtSwt_HUT,
    SWC_IPC_CAN_SIGNAL_RLBkrstSwt_HUT,
    SWC_IPC_CAN_SIGNAL_RLLegSupportAngSet,
    SWC_IPC_CAN_SIGNAL_RLLegSupportLenSet,
    SWC_IPC_CAN_SIGNAL_RLRstSwt_HUT,
    SWC_IPC_CAN_SIGNAL_RLSeatFlankAdjmtSwt_HUT,
    SWC_IPC_CAN_SIGNAL_RLSeatPosnAdjmtSwt,
    SWC_IPC_CAN_SIGNAL_RRLegSupportAngSet,
    SWC_IPC_CAN_SIGNAL_RRLegSupportLenSet,
    SWC_IPC_CAN_SIGNAL_RRRstSwt_HUT,
    SWC_IPC_CAN_SIGNAL_RRSeatFlankAdjmtSwt_HUT,
    SWC_IPC_CAN_SIGNAL_RRSeatPosnAdjmtSwt,
    SWC_IPC_CAN_SIGNAL_RearSeatLieFlatOneBtn,
    SWC_IPC_CAN_SIGNAL_SeatFlankAdjmtSwt_HUT,

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_TX_HUT28_0X2C0

    SWC_IPC_CAN_SIGNAL_ExhaustVoiceReq,
    SWC_IPC_CAN_SIGNAL_SecRowLeHdrestAdjSwt,
    SWC_IPC_CAN_SIGNAL_SecRowRiHdrestAdjSwt,

#endif /* COMEX_SIGNAL_TX_HUT28_0X2C0 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    SWC_IPC_CAN_SIGNAL_ADAS_Posn_Age,
    SWC_IPC_CAN_SIGNAL_ADAS_Posn_CurLane,
    SWC_IPC_CAN_SIGNAL_ADAS_Posn_CycCnt,
    SWC_IPC_CAN_SIGNAL_ADAS_Posn_Idx,
    SWC_IPC_CAN_SIGNAL_ADAS_Posn_MsgTye,
    SWC_IPC_CAN_SIGNAL_ADAS_Posn_Offset,
    SWC_IPC_CAN_SIGNAL_ADAS_Posn_Pathldx,
    SWC_IPC_CAN_SIGNAL_ADAS_Posn_PosConfdc,
    SWC_IPC_CAN_SIGNAL_ADAS_Posn_PosProbb,
    SWC_IPC_CAN_SIGNAL_ADAS_Posn_Rehead,
    SWC_IPC_CAN_SIGNAL_ADAS_Posn_Spd,
    SWC_IPC_CAN_SIGNAL_AEB_JASwtReq,
    SWC_IPC_CAN_SIGNAL_AEB_PedSwtReq,
    SWC_IPC_CAN_SIGNAL_AEB_VehSwtReq,
    SWC_IPC_CAN_SIGNAL_AESSwtReq,
    SWC_IPC_CAN_SIGNAL_ALCMLightLvlSet,
    SWC_IPC_CAN_SIGNAL_ALC_SwtReq,
    SWC_IPC_CAN_SIGNAL_AM_Sts,
    SWC_IPC_CAN_SIGNAL_APPLink_Sts,
    SWC_IPC_CAN_SIGNAL_BT_AudioSts,
    SWC_IPC_CAN_SIGNAL_BrkPedalFeelReq,
    SWC_IPC_CAN_SIGNAL_ChairMemPosnSet,
    SWC_IPC_CAN_SIGNAL_ChairMemPosnSetResult,
    SWC_IPC_CAN_SIGNAL_DOWSwtReq,
    SWC_IPC_CAN_SIGNAL_DSTSwtReq,
    SWC_IPC_CAN_SIGNAL_DrvgModeMemReq,
    SWC_IPC_CAN_SIGNAL_ELKSwtReq,
    SWC_IPC_CAN_SIGNAL_EPSSteerModSwtReq,
    SWC_IPC_CAN_SIGNAL_ESS_PedSwtReq,
    SWC_IPC_CAN_SIGNAL_ESS_VehSwtReq,
    SWC_IPC_CAN_SIGNAL_EngStrtDischrgn,
    SWC_IPC_CAN_SIGNAL_ExpertModReq_HUT_ECM,
    SWC_IPC_CAN_SIGNAL_ExpertModReq_HUT_ESP,
    SWC_IPC_CAN_SIGNAL_ExpertModReq_HUT_TCU,
    SWC_IPC_CAN_SIGNAL_ExpertModReq_HUT_TOD,
    SWC_IPC_CAN_SIGNAL_ExpertModSwtReq_HUT,
    SWC_IPC_CAN_SIGNAL_FCTABrkSwtReq,
    SWC_IPC_CAN_SIGNAL_FCTASwtReq,
    SWC_IPC_CAN_SIGNAL_FCW_SnvtySet,
    SWC_IPC_CAN_SIGNAL_FM_Sts,
    SWC_IPC_CAN_SIGNAL_FlashLmpSwtReq,
    SWC_IPC_CAN_SIGNAL_HFASwtSts,
    SWC_IPC_CAN_SIGNAL_HUT_DrvModReq,
    SWC_IPC_CAN_SIGNAL_HUT_ESPFuncOffSwtSts,
    SWC_IPC_CAN_SIGNAL_HUT_HybFctnReq,
    SWC_IPC_CAN_SIGNAL_HUT_HybModReq,
    SWC_IPC_CAN_SIGNAL_HUT_WadeModeSet,
    SWC_IPC_CAN_SIGNAL_HWA_SnvtySet,
    SWC_IPC_CAN_SIGNAL_HWA_SwtReq,
    SWC_IPC_CAN_SIGNAL_HWA_WarnFormSwtReq,
    SWC_IPC_CAN_SIGNAL_ICA_HandsOffSwtReq,
    SWC_IPC_CAN_SIGNAL_IFC_SnvtySet,
    SWC_IPC_CAN_SIGNAL_IPod_Sts,
    SWC_IPC_CAN_SIGNAL_ISLSwtReq,
    SWC_IPC_CAN_SIGNAL_IntelligentEvaSwtReq,
    SWC_IPC_CAN_SIGNAL_KaolaFM_Sts,
    SWC_IPC_CAN_SIGNAL_LCASwtReq,
    SWC_IPC_CAN_SIGNAL_LCKSwtReq,
    SWC_IPC_CAN_SIGNAL_LDWSwtReq,
    SWC_IPC_CAN_SIGNAL_LKASwtReq,
    SWC_IPC_CAN_SIGNAL_LSSSwtReq,
    SWC_IPC_CAN_SIGNAL_LSSWarnFormSwtReq,
    SWC_IPC_CAN_SIGNAL_MediaPlaySrc,
    SWC_IPC_CAN_SIGNAL_NavCtryType,
    SWC_IPC_CAN_SIGNAL_NavRoadType,
    SWC_IPC_CAN_SIGNAL_NavSpdLimSignSts,
    SWC_IPC_CAN_SIGNAL_NavSpdLimType,
    SWC_IPC_CAN_SIGNAL_NavSpdLimUnit_HUT,
    SWC_IPC_CAN_SIGNAL_NavSpdLimValue,
    SWC_IPC_CAN_SIGNAL_NavTSRTrafSign,
    SWC_IPC_CAN_SIGNAL_NavVehToTrafEyeDist,
    SWC_IPC_CAN_SIGNAL_OilLvlDispReq,
    SWC_IPC_CAN_SIGNAL_OnlineNews_Sts,
    SWC_IPC_CAN_SIGNAL_QQMusic_Sts,
    SWC_IPC_CAN_SIGNAL_RCTABrkSwtReq,
    SWC_IPC_CAN_SIGNAL_RCTASwtReq,
    SWC_IPC_CAN_SIGNAL_RCWSwtReq,
    SWC_IPC_CAN_SIGNAL_RearLvlKickModReq,
    SWC_IPC_CAN_SIGNAL_SSSSet_HUT,
    SWC_IPC_CAN_SIGNAL_SteerCorrnReq,
    SWC_IPC_CAN_SIGNAL_TABSwtReq_HUT,
    SWC_IPC_CAN_SIGNAL_TSRSwtReq,
    SWC_IPC_CAN_SIGNAL_TSRWarnSwtReq,
    SWC_IPC_CAN_SIGNAL_TSR_SnvtySet,
    SWC_IPC_CAN_SIGNAL_TrailerConnected,
    SWC_IPC_CAN_SIGNAL_TrailerConnectedVld,
    SWC_IPC_CAN_SIGNAL_USB_AudioSts,
    SWC_IPC_CAN_SIGNAL_USB_VideoSts,

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT8_0X2C6

    SWC_IPC_CAN_SIGNAL_DrivingModReq_HUT,

#endif /* COMEX_SIGNAL_TX_HUT8_0X2C6 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    SWC_IPC_CAN_SIGNAL_ADAS_Stub_CmplxInsct,
    SWC_IPC_CAN_SIGNAL_ADAS_Stub_CycCnt,
    SWC_IPC_CAN_SIGNAL_ADAS_Stub_FormOfWay,
    SWC_IPC_CAN_SIGNAL_ADAS_Stub_FuncRoadClass,
    SWC_IPC_CAN_SIGNAL_ADAS_Stub_LastStub,
    SWC_IPC_CAN_SIGNAL_ADAS_Stub_MsgTyp,
    SWC_IPC_CAN_SIGNAL_ADAS_Stub_NumOfLaneDrvDir,
    SWC_IPC_CAN_SIGNAL_ADAS_Stub_NumOfLaneOppDir,
    SWC_IPC_CAN_SIGNAL_ADAS_Stub_Offset,
    SWC_IPC_CAN_SIGNAL_ADAS_Stub_PartOfCalcRoute,
    SWC_IPC_CAN_SIGNAL_ADAS_Stub_PathIdx,
    SWC_IPC_CAN_SIGNAL_ADAS_Stub_RelProbb,
    SWC_IPC_CAN_SIGNAL_ADAS_Stub_Retr,
    SWC_IPC_CAN_SIGNAL_ADAS_Stub_RtOfWay,
    SWC_IPC_CAN_SIGNAL_ADAS_Stub_StubPathIdx,
    SWC_IPC_CAN_SIGNAL_ADAS_Stub_TurnAngl,
    SWC_IPC_CAN_SIGNAL_ADAS_Stub_Update,

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    SWC_IPC_CAN_SIGNAL_ADAS_Seg_Brdg,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_BuildUpArea,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_CmplxInsct,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_CycCnt,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_DivideRoad,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_EffSpdLmt,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_EffSpdLmtTyp,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_FormOfWay,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_FuncRoadClass,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_MsgTyp,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_NumOfLaneDrvDir,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_NumOfLaneOppDir,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_Offset,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_PartOfCalcRoute,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_PathIdx,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_RelProbb,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_Retr,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_Tunnel,
    SWC_IPC_CAN_SIGNAL_ADAS_Seg_Update,

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

    SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_AccurClass,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_CtrlPoint,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_CycCnt,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_Dist1,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_MsgTyp,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_Offset,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_PathIdx,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_ProfTyp,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_Retr,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_Update,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_Value0,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_Value1,

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

    SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_CtrlPoint,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_CycCnt,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_MsgTyp,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_Offset,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_PathIdx,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_ProfTyp,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_Retr,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_Update,
    SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_Value,

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT51_0X2E9

    SWC_IPC_CAN_SIGNAL_BriCmp,
    SWC_IPC_CAN_SIGNAL_DayNightMod,
    SWC_IPC_CAN_SIGNAL_DialStyle,
    SWC_IPC_CAN_SIGNAL_DrvSeatLieFlatOneBtn,
    SWC_IPC_CAN_SIGNAL_DrvSeatRstSwt,
    SWC_IPC_CAN_SIGNAL_NaturalWindModReq,
    SWC_IPC_CAN_SIGNAL_PassSeatLieFlatOneBtn,
    SWC_IPC_CAN_SIGNAL_PassSeatRstSwt,

#endif /* COMEX_SIGNAL_TX_HUT51_0X2E9 */

#ifdef COMEX_SIGNAL_TX_DVR_FD1_0X2EC

    SWC_IPC_CAN_SIGNAL_DVRRemtCnSts,
    SWC_IPC_CAN_SIGNAL_DVRSN,
    SWC_IPC_CAN_SIGNAL_DVRSts,
    SWC_IPC_CAN_SIGNAL_DVR_360VideoCaptureReq,

#endif /* COMEX_SIGNAL_TX_DVR_FD1_0X2EC */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    SWC_IPC_CAN_SIGNAL_AVMAutoSet,
    SWC_IPC_CAN_SIGNAL_AudioMuteSts,
    SWC_IPC_CAN_SIGNAL_AutoEasyAcsReq,
    SWC_IPC_CAN_SIGNAL_DWD_WorkCmd,
    SWC_IPC_CAN_SIGNAL_DampgDrvModeReq,
    SWC_IPC_CAN_SIGNAL_DrivingModReq_VR,
    SWC_IPC_CAN_SIGNAL_DrvSeatAdjmt_HUT,
    SWC_IPC_CAN_SIGNAL_DrvSeatAdjmt_HUT0,
    SWC_IPC_CAN_SIGNAL_DrvSeatAdjmt_HUT1,
    SWC_IPC_CAN_SIGNAL_ExpertModReq_HUT_VDC,
    SWC_IPC_CAN_SIGNAL_JackModeReq,
    SWC_IPC_CAN_SIGNAL_ORVMFoldSwt_HUT,
    SWC_IPC_CAN_SIGNAL_ORVMLensAdjmt_HUT,
    SWC_IPC_CAN_SIGNAL_OrvmPosnEnaSts,
    SWC_IPC_CAN_SIGNAL_TrailerModeReq,
    SWC_IPC_CAN_SIGNAL_VSGSwtSet,

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

    SWC_IPC_CAN_SIGNAL_ACAIUReq_VR,
    SWC_IPC_CAN_SIGNAL_ACAQSReq_VR,
    SWC_IPC_CAN_SIGNAL_ACDualReq_VR,
    SWC_IPC_CAN_SIGNAL_ACPassTempReq_VR,
    SWC_IPC_CAN_SIGNAL_ACRearDefrstReq_VR,
    SWC_IPC_CAN_SIGNAL_ALCMClrSet,
    SWC_IPC_CAN_SIGNAL_ALCMRhmSwt,
    SWC_IPC_CAN_SIGNAL_ALCMStatSwt,
    SWC_IPC_CAN_SIGNAL_HUT_BeanIDReq,
    SWC_IPC_CAN_SIGNAL_HUT_EgyRecvrySet,
    SWC_IPC_CAN_SIGNAL_IPVolSet,
    SWC_IPC_CAN_SIGNAL_PASSwtReq_VR,

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

    SWC_IPC_CAN_SIGNAL_ACDrvSetTempReq_ETC_VR,
    SWC_IPC_CAN_SIGNAL_ACDrvSetTempSteplsReq_ETC_TC,
    SWC_IPC_CAN_SIGNAL_HUT_BattKeepTemp,
    SWC_IPC_CAN_SIGNAL_HUT_BattSOCLim,
    SWC_IPC_CAN_SIGNAL_HUT_ChrgnMode,
    SWC_IPC_CAN_SIGNAL_HUT_IntelBattTempMagSet,
    SWC_IPC_CAN_SIGNAL_HUT_IntelEngIdlChrgnSet,
    SWC_IPC_CAN_SIGNAL_HUT_RemtEngCtrl,
    SWC_IPC_CAN_SIGNAL_SuspLiftReq,

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

    SWC_IPC_CAN_SIGNAL_ACRearAirDistribModReq_VR,
    SWC_IPC_CAN_SIGNAL_ACRearBlwrSpdReq_VR,
    SWC_IPC_CAN_SIGNAL_ACRearBlwrsteplsSpdReq_TC,
    SWC_IPC_CAN_SIGNAL_ACZoneReq_VR,
    SWC_IPC_CAN_SIGNAL_AVMMediaVolLvlReq,
    SWC_IPC_CAN_SIGNAL_AVMSwtReq,
    SWC_IPC_CAN_SIGNAL_BackgroundLightLvlSet,
    SWC_IPC_CAN_SIGNAL_CSTSwt,
    SWC_IPC_CAN_SIGNAL_FPASChanSwtReq,
    SWC_IPC_CAN_SIGNAL_NaviMediaVolLvlReq,
    SWC_IPC_CAN_SIGNAL_OPDSwtSts,
    SWC_IPC_CAN_SIGNAL_PLGReq_VR,
    SWC_IPC_CAN_SIGNAL_RPASChanSwtReq,
    SWC_IPC_CAN_SIGNAL_WPC_SwtReq,

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT16_0X348

    SWC_IPC_CAN_SIGNAL_PowerSet,

#endif /* COMEX_SIGNAL_TX_HUT16_0X348 */

#ifdef COMEX_SIGNAL_TX_IP3_0X34A

    SWC_IPC_CAN_SIGNAL_IP_AvgFuelCons,
    SWC_IPC_CAN_SIGNAL_IP_EBDFailSts,
    SWC_IPC_CAN_SIGNAL_IP_InstFuelCons,
    SWC_IPC_CAN_SIGNAL_IP_InstFuelConsUnit,
    SWC_IPC_CAN_SIGNAL_IP_RemainDistance,

#endif /* COMEX_SIGNAL_TX_IP3_0X34A */

#ifdef COMEX_SIGNAL_TX_HUT29_0X35C

    SWC_IPC_CAN_SIGNAL_DispModSts,
    SWC_IPC_CAN_SIGNAL_NaturalWindLowLimit,
    SWC_IPC_CAN_SIGNAL_NaturalWindPeriod,
    SWC_IPC_CAN_SIGNAL_NaturalWindUpLimit,

#endif /* COMEX_SIGNAL_TX_HUT29_0X35C */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    SWC_IPC_CAN_SIGNAL_ACAIUReq_TC,
    SWC_IPC_CAN_SIGNAL_ACAQSReq_TC,
    SWC_IPC_CAN_SIGNAL_ACAirInletReq_TC,
    SWC_IPC_CAN_SIGNAL_ACAutoModReq_TC,
    SWC_IPC_CAN_SIGNAL_ACBlwrsteplsSpdReq_TC,
    SWC_IPC_CAN_SIGNAL_ACCmprReq_TC,
    SWC_IPC_CAN_SIGNAL_ACDrvAirDistribModReq_TC,
    SWC_IPC_CAN_SIGNAL_ACDrvTempDecReq_TC,
    SWC_IPC_CAN_SIGNAL_ACDrvTempIncReq_TC,
    SWC_IPC_CAN_SIGNAL_ACDualReq_TC,
    SWC_IPC_CAN_SIGNAL_ACFrntBlwrSpdDecReq_TC,
    SWC_IPC_CAN_SIGNAL_ACFrntBlwrSpdIncReq_TC,
    SWC_IPC_CAN_SIGNAL_ACFrntDefrstReq_TC,
    SWC_IPC_CAN_SIGNAL_ACFrntHMIDis_TC,
    SWC_IPC_CAN_SIGNAL_ACFrntPassTempDecReq_TC,
    SWC_IPC_CAN_SIGNAL_ACFrntPassTempIncReq_TC,
    SWC_IPC_CAN_SIGNAL_ACOffReq_TC,
    SWC_IPC_CAN_SIGNAL_ACRearBlwrSpdDecReq_TC,
    SWC_IPC_CAN_SIGNAL_ACRearBlwrSpdIncReq_TC,
    SWC_IPC_CAN_SIGNAL_ACRearHMIDis_TC,
    SWC_IPC_CAN_SIGNAL_ACZoneReq_TC,
    SWC_IPC_CAN_SIGNAL_BattSaveDelayTimeSet,
    SWC_IPC_CAN_SIGNAL_ChairMemPosnEna,
    SWC_IPC_CAN_SIGNAL_ChairMemPosnEna0,
    SWC_IPC_CAN_SIGNAL_ChairMemPosnEna1,
    SWC_IPC_CAN_SIGNAL_DomeLmpDlyTimSet,
    SWC_IPC_CAN_SIGNAL_DrvDrowsnsDetnSet,
    SWC_IPC_CAN_SIGNAL_FolwMeHomeDlyTimSet,
    SWC_IPC_CAN_SIGNAL_RearviewFoldModSet,
    SWC_IPC_CAN_SIGNAL_TranPMode_Req,

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    SWC_IPC_CAN_SIGNAL_AMP_AudioVolVSCModReq,
    SWC_IPC_CAN_SIGNAL_AMP_BeepSourceSet,
    SWC_IPC_CAN_SIGNAL_AMP_FRAudioFaderSet,
    SWC_IPC_CAN_SIGNAL_AMP_HighFrqAudioSet,
    SWC_IPC_CAN_SIGNAL_AMP_LRAudioBalanceSet,
    SWC_IPC_CAN_SIGNAL_AMP_LRDrvSideSet,
    SWC_IPC_CAN_SIGNAL_AMP_LowFrqAudioSet,
    SWC_IPC_CAN_SIGNAL_AMP_MediaCallSourceSet,
    SWC_IPC_CAN_SIGNAL_AMP_MidFrqAudioSet,
    SWC_IPC_CAN_SIGNAL_AMP_MuteSet,
    SWC_IPC_CAN_SIGNAL_AMP_NaviSourceSet,
    SWC_IPC_CAN_SIGNAL_ANCSwtSet,
    SWC_IPC_CAN_SIGNAL_EnhdSiriSet,
    SWC_IPC_CAN_SIGNAL_RearWinHeatCmd_TC,
    SWC_IPC_CAN_SIGNAL_T_BOX_ECallSet,
    SWC_IPC_CAN_SIGNAL_VRTTSSourceSet,

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    SWC_IPC_CAN_SIGNAL_AMP_BestListegPosnReq,
    SWC_IPC_CAN_SIGNAL_AMP_GetDTCInfoReq,
    SWC_IPC_CAN_SIGNAL_AMP_GetHWInfoReq,
    SWC_IPC_CAN_SIGNAL_AMP_GetIntVoltInfoReq,
    SWC_IPC_CAN_SIGNAL_AMP_GetSWInfoReq,
    SWC_IPC_CAN_SIGNAL_AMP_GetTempInfoReq,
    SWC_IPC_CAN_SIGNAL_AMP_HFMVolSet,
    SWC_IPC_CAN_SIGNAL_AMP_MainVolSet,
    SWC_IPC_CAN_SIGNAL_AMP_NaviVolSet,
    SWC_IPC_CAN_SIGNAL_AMP_TTSVolSet_VR,
    SWC_IPC_CAN_SIGNAL_AudioChanModSet,
    SWC_IPC_CAN_SIGNAL_HdPrivacyModeSet,
    SWC_IPC_CAN_SIGNAL_ICCSwtReq,
    SWC_IPC_CAN_SIGNAL_IESS_MdlInfoReq,
    SWC_IPC_CAN_SIGNAL_IESS_MdlSwtReq,
    SWC_IPC_CAN_SIGNAL_QLIPlusSurroundSet,

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    SWC_IPC_CAN_SIGNAL_ACAirInletReq_VR,
    SWC_IPC_CAN_SIGNAL_ACAutoModReq_VR,
    SWC_IPC_CAN_SIGNAL_ACBlwrSpdReq_VR,
    SWC_IPC_CAN_SIGNAL_ACCmprReq_VR,
    SWC_IPC_CAN_SIGNAL_ACDrvAirDistribModReq_VR,
    SWC_IPC_CAN_SIGNAL_ACDrvTempReq_VR,
    SWC_IPC_CAN_SIGNAL_ACFrntDefrostReq_VR,
    SWC_IPC_CAN_SIGNAL_ACPowerReq_VR,
    SWC_IPC_CAN_SIGNAL_ACRearAirDistribModReq_TC,
    SWC_IPC_CAN_SIGNAL_ACRearAutoModReq_TC,
    SWC_IPC_CAN_SIGNAL_ACRearOffReq_TC,
    SWC_IPC_CAN_SIGNAL_AllTerrainDislSet,
    SWC_IPC_CAN_SIGNAL_DrvSeatHeatgLvlSet,
    SWC_IPC_CAN_SIGNAL_DrvSeatSupportLvlSet,
    SWC_IPC_CAN_SIGNAL_DrvSeatVentnLvlSet,
    SWC_IPC_CAN_SIGNAL_ElecSideSteppingSysSet,
    SWC_IPC_CAN_SIGNAL_PassSeatHeatgLvlSet,
    SWC_IPC_CAN_SIGNAL_PassSeatSupportLvlSet,
    SWC_IPC_CAN_SIGNAL_PassSeatVentnLvlSet,
    SWC_IPC_CAN_SIGNAL_RLSeatHeatgLvlSet,
    SWC_IPC_CAN_SIGNAL_RLSeatVentnLvlSet,
    SWC_IPC_CAN_SIGNAL_RRSeatHeatgLvlSet,
    SWC_IPC_CAN_SIGNAL_RRSeatVentnLvlSet,
    SWC_IPC_CAN_SIGNAL_RemUpgrdSts,
    SWC_IPC_CAN_SIGNAL_RoofModSet,

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT34_0X370

    SWC_IPC_CAN_SIGNAL_AutoDryingSwt,
    SWC_IPC_CAN_SIGNAL_HUT_TgtSOCSet,
    SWC_IPC_CAN_SIGNAL_TimeIndcn,
    SWC_IPC_CAN_SIGNAL_TimeMod,
    SWC_IPC_CAN_SIGNAL_Time_Day,
    SWC_IPC_CAN_SIGNAL_Time_Hour,
    SWC_IPC_CAN_SIGNAL_Time_Minutes,
    SWC_IPC_CAN_SIGNAL_Time_Month,
    SWC_IPC_CAN_SIGNAL_Time_Second,
    SWC_IPC_CAN_SIGNAL_Time_Year_Left,
    SWC_IPC_CAN_SIGNAL_Time_Year_Right,

#endif /* COMEX_SIGNAL_TX_HUT34_0X370 */

#ifdef COMEX_SIGNAL_TX_HUT12_0X3AF

    SWC_IPC_CAN_SIGNAL_PitchAng,
    SWC_IPC_CAN_SIGNAL_PitchAngSign,

#endif /* COMEX_SIGNAL_TX_HUT12_0X3AF */

#ifdef COMEX_SIGNAL_TX_HUT19_0X415

    SWC_IPC_CAN_SIGNAL_ADAS_Meta_CountryCode,
    SWC_IPC_CAN_SIGNAL_ADAS_Meta_CycCnt,
    SWC_IPC_CAN_SIGNAL_ADAS_Meta_DrvSide,
    SWC_IPC_CAN_SIGNAL_ADAS_Meta_HwVer,
    SWC_IPC_CAN_SIGNAL_ADAS_Meta_MapProvider,
    SWC_IPC_CAN_SIGNAL_ADAS_Meta_MapVerQtr,
    SWC_IPC_CAN_SIGNAL_ADAS_Meta_MapVerYear,
    SWC_IPC_CAN_SIGNAL_ADAS_Meta_MsgTyp,
    SWC_IPC_CAN_SIGNAL_ADAS_Meta_ProtVer_Major,
    SWC_IPC_CAN_SIGNAL_ADAS_Meta_ProtVer_Minor,
    SWC_IPC_CAN_SIGNAL_ADAS_Meta_ProtVer_MinorSub,
    SWC_IPC_CAN_SIGNAL_ADAS_Meta_RegionCode,
    SWC_IPC_CAN_SIGNAL_ADAS_Meta_SpdUnits,

#endif /* COMEX_SIGNAL_TX_HUT19_0X415 */

    SWC_IPC_TX_CAN_SIGNAL_TOTAL_NUMBER,
    SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX,
}SWC_IPC_TxCanSignalList;

/*
  Enum : Rx Can Signal List
*/
typedef enum
{
#ifdef COMEX_SIGNAL_RX_T_BOX_FD1_0X33

#endif /* COMEX_SIGNAL_RX_T_BOX_FD1_0X33 */

#ifdef COMEX_SIGNAL_RX_GLO_NASS1_0X56

#endif /* COMEX_SIGNAL_RX_GLO_NASS1_0X56 */

#ifdef COMEX_SIGNAL_RX_HCU_FD1_0X60

#endif /* COMEX_SIGNAL_RX_HCU_FD1_0X60 */

#ifdef COMEX_SIGNAL_RX_ECM4_0X82

#endif /* COMEX_SIGNAL_RX_ECM4_0X82 */

#ifdef COMEX_SIGNAL_RX_ECM7_0X84

#endif /* COMEX_SIGNAL_RX_ECM7_0X84 */

#ifdef COMEX_SIGNAL_RX_ECM_PT5_0X8E

#endif /* COMEX_SIGNAL_RX_ECM_PT5_0X8E */

#ifdef COMEX_SIGNAL_RX_HCU_HC16_0X9E

#endif /* COMEX_SIGNAL_RX_HCU_HC16_0X9E */

#ifdef COMEX_SIGNAL_RX_CSA2_0XA1

#endif /* COMEX_SIGNAL_RX_CSA2_0XA1 */

#ifdef COMEX_SIGNAL_RX_PEPS1_0XA5

#endif /* COMEX_SIGNAL_RX_PEPS1_0XA5 */

#ifdef COMEX_SIGNAL_RX_DCT3_0XA6

#endif /* COMEX_SIGNAL_RX_DCT3_0XA6 */

#ifdef COMEX_SIGNAL_RX_P2M1_0XAC

#endif /* COMEX_SIGNAL_RX_P2M1_0XAC */

#ifdef COMEX_SIGNAL_RX_P2M3_0XBE

#endif /* COMEX_SIGNAL_RX_P2M3_0XBE */

#ifdef COMEX_SIGNAL_RX_ESP11_0XC8

#endif /* COMEX_SIGNAL_RX_ESP11_0XC8 */

#ifdef COMEX_SIGNAL_RX_ESP10_0XD8

#endif /* COMEX_SIGNAL_RX_ESP10_0XD8 */

#ifdef COMEX_SIGNAL_RX_BMS4_0XF1

#endif /* COMEX_SIGNAL_RX_BMS4_0XF1 */

#ifdef COMEX_SIGNAL_RX_HCU_HP8_0XF9

#endif /* COMEX_SIGNAL_RX_HCU_HP8_0XF9 */

#ifdef COMEX_SIGNAL_RX_ECM9_0X102

#endif /* COMEX_SIGNAL_RX_ECM9_0X102 */

#ifdef COMEX_SIGNAL_RX_ECM1_0X111

#endif /* COMEX_SIGNAL_RX_ECM1_0X111 */

#ifdef COMEX_SIGNAL_RX_ECM_PT7_0X117

#endif /* COMEX_SIGNAL_RX_ECM_PT7_0X117 */

#ifdef COMEX_SIGNAL_RX_HCU_HP6_0X11A

#endif /* COMEX_SIGNAL_RX_HCU_HP6_0X11A */

#ifdef COMEX_SIGNAL_RX_IBC_FD1_0X12E

#endif /* COMEX_SIGNAL_RX_IBC_FD1_0X12E */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    SWC_IPC_CAN_SIGNAL_AVHSts,
    SWC_IPC_CAN_SIGNAL_DrivingModReq_ESP,
    SWC_IPC_CAN_SIGNAL_HDCCtrl,

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_EPS_FD1_0X147

#endif /* COMEX_SIGNAL_RX_EPS_FD1_0X147 */

#ifdef COMEX_SIGNAL_RX_HCU_PT5_0X14A

    SWC_IPC_CAN_SIGNAL_HCU_DrvMod,

#endif /* COMEX_SIGNAL_RX_HCU_PT5_0X14A */

#ifdef COMEX_SIGNAL_RX_BMS65_0X14F

#endif /* COMEX_SIGNAL_RX_BMS65_0X14F */

#ifdef COMEX_SIGNAL_RX_ELD1_0X152

#endif /* COMEX_SIGNAL_RX_ELD1_0X152 */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_CR_FD1_0X15E

#endif /* COMEX_SIGNAL_RX_CR_FD1_0X15E */

#ifdef COMEX_SIGNAL_RX_CSA1_0X165

#endif /* COMEX_SIGNAL_RX_CSA1_0X165 */

#ifdef COMEX_SIGNAL_RX_EPB1_0X16B

#endif /* COMEX_SIGNAL_RX_EPB1_0X16B */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_ESP8_0X170

#endif /* COMEX_SIGNAL_RX_ESP8_0X170 */

#ifdef COMEX_SIGNAL_RX_AEB_FD1_0X18B

#endif /* COMEX_SIGNAL_RX_AEB_FD1_0X18B */

#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B

#endif /* COMEX_SIGNAL_RX_F_PBOX1_0X19B */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_HCU_PT8_0X1C0

#endif /* COMEX_SIGNAL_RX_HCU_PT8_0X1C0 */

#ifdef COMEX_SIGNAL_RX_GW_OTA_0X1D9

#endif /* COMEX_SIGNAL_RX_GW_OTA_0X1D9 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD4_0X1E1

#endif /* COMEX_SIGNAL_RX_T_BOX_FD4_0X1E1 */

#ifdef COMEX_SIGNAL_RX_HCU_HC8_0X1E2

#endif /* COMEX_SIGNAL_RX_HCU_HC8_0X1E2 */

#ifdef COMEX_SIGNAL_RX_BMS_FD14_0X1E3

#endif /* COMEX_SIGNAL_RX_BMS_FD14_0X1E3 */

#ifdef COMEX_SIGNAL_RX_ETC2_0X1F1

#endif /* COMEX_SIGNAL_RX_ETC2_0X1F1 */

#ifdef COMEX_SIGNAL_RX_ETC4_0X1F2

#endif /* COMEX_SIGNAL_RX_ETC4_0X1F2 */

#ifdef COMEX_SIGNAL_RX_BLE5_0X1FA

#endif /* COMEX_SIGNAL_RX_BLE5_0X1FA */

#ifdef COMEX_SIGNAL_RX_HCU_HP5_0X201

#endif /* COMEX_SIGNAL_RX_HCU_HP5_0X201 */

#ifdef COMEX_SIGNAL_RX_DCT5_0X221

#endif /* COMEX_SIGNAL_RX_DCT5_0X221 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_ERC_FD1_0X225

#endif /* COMEX_SIGNAL_RX_ERC_FD1_0X225 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_ABS1_0X231

#endif /* COMEX_SIGNAL_RX_ABS1_0X231 */

#ifdef COMEX_SIGNAL_RX_DCT_FD4_0X236

#endif /* COMEX_SIGNAL_RX_DCT_FD4_0X236 */

#ifdef COMEX_SIGNAL_RX_BCM12_0X238

#endif /* COMEX_SIGNAL_RX_BCM12_0X238 */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_BCM17_0X23E

#endif /* COMEX_SIGNAL_RX_BCM17_0X23E */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    SWC_IPC_CAN_SIGNAL_SteerWheelHeatdSts,

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_ABM2_0X245

#endif /* COMEX_SIGNAL_RX_ABM2_0X245 */

#ifdef COMEX_SIGNAL_RX_ABS2_0X246

#endif /* COMEX_SIGNAL_RX_ABS2_0X246 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_TOD1_0X251

#endif /* COMEX_SIGNAL_RX_TOD1_0X251 */

#ifdef COMEX_SIGNAL_RX_BLE1_0X25C

#endif /* COMEX_SIGNAL_RX_BLE1_0X25C */

#ifdef COMEX_SIGNAL_RX_HCU_HC3_0X268

#endif /* COMEX_SIGNAL_RX_HCU_HC3_0X268 */

#ifdef COMEX_SIGNAL_RX_ECM2_0X271

#endif /* COMEX_SIGNAL_RX_ECM2_0X271 */

#ifdef COMEX_SIGNAL_RX_TRAILER1_0X273

#endif /* COMEX_SIGNAL_RX_TRAILER1_0X273 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    SWC_IPC_CAN_SIGNAL_AutoAVMSwtSet_Sts,
    SWC_IPC_CAN_SIGNAL_CurrCalResultSts,
    SWC_IPC_CAN_SIGNAL_LaneCalFltSts,
    SWC_IPC_CAN_SIGNAL_LaneCalSts,

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_AC8_0X27C

#endif /* COMEX_SIGNAL_RX_AC8_0X27C */

#ifdef COMEX_SIGNAL_RX_IDC_L3_FD3_0X283

#endif /* COMEX_SIGNAL_RX_IDC_L3_FD3_0X283 */

#ifdef COMEX_SIGNAL_RX_BMS8_0X285

#endif /* COMEX_SIGNAL_RX_BMS8_0X285 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_BCM6_0X28C

#endif /* COMEX_SIGNAL_RX_BCM6_0X28C */

#ifdef COMEX_SIGNAL_RX_BCM7_0X28D

#endif /* COMEX_SIGNAL_RX_BCM7_0X28D */

#ifdef COMEX_SIGNAL_RX_ECM_PT6_0X290

#endif /* COMEX_SIGNAL_RX_ECM_PT6_0X290 */

#ifdef COMEX_SIGNAL_RX_PEPS2_0X295

#endif /* COMEX_SIGNAL_RX_PEPS2_0X295 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    SWC_IPC_CAN_SIGNAL_FPAS_AutoModSts,
    SWC_IPC_CAN_SIGNAL_MEB_EnableSts,
    SWC_IPC_CAN_SIGNAL_SDWActiveSts,

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_AC14_0X299

#endif /* COMEX_SIGNAL_RX_AC14_0X299 */

#ifdef COMEX_SIGNAL_RX_HAP_FD7_0X29B

#endif /* COMEX_SIGNAL_RX_HAP_FD7_0X29B */

#ifdef COMEX_SIGNAL_RX_AC1_0X29D

#endif /* COMEX_SIGNAL_RX_AC1_0X29D */

#ifdef COMEX_SIGNAL_RX_BCM8_0X29F

#endif /* COMEX_SIGNAL_RX_BCM8_0X29F */

#ifdef COMEX_SIGNAL_RX_BCM14_0X2A3

#endif /* COMEX_SIGNAL_RX_BCM14_0X2A3 */

#ifdef COMEX_SIGNAL_RX_BCM13_0X2A7

#endif /* COMEX_SIGNAL_RX_BCM13_0X2A7 */

#ifdef COMEX_SIGNAL_RX_EEM1_0X2A8

    SWC_IPC_CAN_SIGNAL_TranPMode_Sts,

#endif /* COMEX_SIGNAL_RX_EEM1_0X2A8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_DWD1_0X2B9

#endif /* COMEX_SIGNAL_RX_DWD1_0X2B9 */

#ifdef COMEX_SIGNAL_RX_WPC1_0X2BA

#endif /* COMEX_SIGNAL_RX_WPC1_0X2BA */

#ifdef COMEX_SIGNAL_RX_GW_FD1_0X2BB

#endif /* COMEX_SIGNAL_RX_GW_FD1_0X2BB */

#ifdef COMEX_SIGNAL_RX_DSM1_0X2C1

#endif /* COMEX_SIGNAL_RX_DSM1_0X2C1 */

#ifdef COMEX_SIGNAL_RX_BMS35_0X2C4

#endif /* COMEX_SIGNAL_RX_BMS35_0X2C4 */

#ifdef COMEX_SIGNAL_RX_DDCM1_0X2CA

#endif /* COMEX_SIGNAL_RX_DDCM1_0X2CA */

#ifdef COMEX_SIGNAL_RX_AC4_0X2CC

#endif /* COMEX_SIGNAL_RX_AC4_0X2CC */

#ifdef COMEX_SIGNAL_RX_PDCM1_0X2CD

#endif /* COMEX_SIGNAL_RX_PDCM1_0X2CD */

#ifdef COMEX_SIGNAL_RX_DSC4_0X2CE

#endif /* COMEX_SIGNAL_RX_DSC4_0X2CE */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_AC7_0X2D0

#endif /* COMEX_SIGNAL_RX_AC7_0X2D0 */

#ifdef COMEX_SIGNAL_RX_SCM1_0X2D1

#endif /* COMEX_SIGNAL_RX_SCM1_0X2D1 */

#ifdef COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2

#endif /* COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2 */

#ifdef COMEX_SIGNAL_RX_ECM11_0X2D3

#endif /* COMEX_SIGNAL_RX_ECM11_0X2D3 */

#ifdef COMEX_SIGNAL_RX_EDC1_0X2D9

#endif /* COMEX_SIGNAL_RX_EDC1_0X2D9 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_DDCM3_0X2F7

#endif /* COMEX_SIGNAL_RX_DDCM3_0X2F7 */

#ifdef COMEX_SIGNAL_RX_AC6_0X2F8

#endif /* COMEX_SIGNAL_RX_AC6_0X2F8 */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    SWC_IPC_CAN_SIGNAL_HCU_EgyRecFB,

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_VMDR1_0X2FB

#endif /* COMEX_SIGNAL_RX_VMDR1_0X2FB */

#ifdef COMEX_SIGNAL_RX_AC3_0X2FD

#endif /* COMEX_SIGNAL_RX_AC3_0X2FD */

#ifdef COMEX_SIGNAL_RX_PLG_1_0X2FE

#endif /* COMEX_SIGNAL_RX_PLG_1_0X2FE */

#ifdef COMEX_SIGNAL_RX_PEPS4_0X302

#endif /* COMEX_SIGNAL_RX_PEPS4_0X302 */

#ifdef COMEX_SIGNAL_RX_ESCL2_0X303

#endif /* COMEX_SIGNAL_RX_ESCL2_0X303 */

#ifdef COMEX_SIGNAL_RX_BCM11_0X305

#endif /* COMEX_SIGNAL_RX_BCM11_0X305 */

#ifdef COMEX_SIGNAL_RX_HCM_L1_0X308

#endif /* COMEX_SIGNAL_RX_HCM_L1_0X308 */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_HCM_R1_0X30D

#endif /* COMEX_SIGNAL_RX_HCM_R1_0X30D */

#ifdef COMEX_SIGNAL_RX_BCM19_0X30F

#endif /* COMEX_SIGNAL_RX_BCM19_0X30F */

#ifdef COMEX_SIGNAL_RX_HCU_HC6_0X314

#endif /* COMEX_SIGNAL_RX_HCU_HC6_0X314 */

#ifdef COMEX_SIGNAL_RX_OBC1_0X316

#endif /* COMEX_SIGNAL_RX_OBC1_0X316 */

#ifdef COMEX_SIGNAL_RX_OBC2_0X317

#endif /* COMEX_SIGNAL_RX_OBC2_0X317 */

#ifdef COMEX_SIGNAL_RX_BCM1_0X319

#endif /* COMEX_SIGNAL_RX_BCM1_0X319 */

#ifdef COMEX_SIGNAL_RX_HUD1_0X325

    SWC_IPC_CAN_SIGNAL_HUD_BrightnessLvl,
    SWC_IPC_CAN_SIGNAL_HUD_HeightLvl,
    SWC_IPC_CAN_SIGNAL_HUD_SwtSts,
    SWC_IPC_CAN_SIGNAL_HUD_UIMod,
    SWC_IPC_CAN_SIGNAL_HUD_UIModVld,

#endif /* COMEX_SIGNAL_RX_HUD1_0X325 */

#ifdef COMEX_SIGNAL_RX_TPMS1_0X341

#endif /* COMEX_SIGNAL_RX_TPMS1_0X341 */

#ifdef COMEX_SIGNAL_RX_ETC3_0X344

#endif /* COMEX_SIGNAL_RX_ETC3_0X344 */

#ifdef COMEX_SIGNAL_RX_BCM3_0X345

#endif /* COMEX_SIGNAL_RX_BCM3_0X345 */

#ifdef COMEX_SIGNAL_RX_BCM18_0X34D

#endif /* COMEX_SIGNAL_RX_BCM18_0X34D */

#ifdef COMEX_SIGNAL_RX_ECM24_0X350

#endif /* COMEX_SIGNAL_RX_ECM24_0X350 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_BMS19_0X352

#endif /* COMEX_SIGNAL_RX_BMS19_0X352 */

#ifdef COMEX_SIGNAL_RX_PPMI1_0X35B

#endif /* COMEX_SIGNAL_RX_PPMI1_0X35B */

#ifdef COMEX_SIGNAL_RX_RWPC1_0X35D

#endif /* COMEX_SIGNAL_RX_RWPC1_0X35D */

#ifdef COMEX_SIGNAL_RX_CP1_0X35E

#endif /* COMEX_SIGNAL_RX_CP1_0X35E */

#ifdef COMEX_SIGNAL_RX_ECM3_0X371

#endif /* COMEX_SIGNAL_RX_ECM3_0X371 */

#ifdef COMEX_SIGNAL_RX_AC2_0X385

#endif /* COMEX_SIGNAL_RX_AC2_0X385 */

#ifdef COMEX_SIGNAL_RX_TPMS2_0X395

#endif /* COMEX_SIGNAL_RX_TPMS2_0X395 */

#ifdef COMEX_SIGNAL_RX_AMP5_IESS1_0X3A1

#endif /* COMEX_SIGNAL_RX_AMP5_IESS1_0X3A1 */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_ECM19_0X3B5

#endif /* COMEX_SIGNAL_RX_ECM19_0X3B5 */

#ifdef COMEX_SIGNAL_RX_ECM20_0X3B7

#endif /* COMEX_SIGNAL_RX_ECM20_0X3B7 */

#ifdef COMEX_SIGNAL_RX_BMS22_0X3BF

#endif /* COMEX_SIGNAL_RX_BMS22_0X3BF */

#ifdef COMEX_SIGNAL_RX_HCU_HC7_0X3C2

#endif /* COMEX_SIGNAL_RX_HCU_HC7_0X3C2 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD3_0X3E9

#endif /* COMEX_SIGNAL_RX_T_BOX_FD3_0X3E9 */

#ifdef COMEX_SIGNAL_RX_BMS30_0X3F1

#endif /* COMEX_SIGNAL_RX_BMS30_0X3F1 */

    SWC_IPC_RX_CAN_SIGNAL_TOTAL_NUMBER,
}SWC_IPC_RxCanSignalList;

/*
  Enum : Event Tx Can Signal List
*/
typedef enum
{
    SWC_IPC_EVENT_CAN_SIGNAL_ALCMBreSwt_OLE = 0,
    SWC_IPC_EVENT_CAN_SIGNAL_ALCMClrSet_OLE = 1,
    SWC_IPC_EVENT_CAN_SIGNAL_ALCMDynModSet_OLE = 2,
    SWC_IPC_EVENT_CAN_SIGNAL_ALCMRdmSwt_OLE = 3,
    SWC_IPC_EVENT_CAN_SIGNAL_ALCMRhmSwt_OLE = 4,
    SWC_IPC_EVENT_CAN_SIGNAL_ALCMStatSwt_OLE = 5,
    SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnEna_Pass = 6,
    SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnSetSwt_Pass = 7,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_VMDRInitAlarmDlySet = 8,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_VMDRTmpMonFctnSet = 9,
    SWC_IPC_EVENT_CAN_SIGNAL_OTA_UpgrdModReq = 10,
    SWC_IPC_EVENT_CAN_SIGNAL_SmtCsaSwt = 11,
    SWC_IPC_EVENT_CAN_SIGNAL_AUTODefrost_TC = 12,
    SWC_IPC_EVENT_CAN_SIGNAL_AUTODefrost_VR = 13,
    SWC_IPC_EVENT_CAN_SIGNAL_AutoAVMSwSet_Cmd = 14,
    SWC_IPC_EVENT_CAN_SIGNAL_AutoViewChgCmd = 15,
    SWC_IPC_EVENT_CAN_SIGNAL_CarMdlDispCmd = 16,
    SWC_IPC_EVENT_CAN_SIGNAL_CarMdlTrsprcySwtCmd = 17,
    SWC_IPC_EVENT_CAN_SIGNAL_FPAS_AutoModSwt = 18,
    SWC_IPC_EVENT_CAN_SIGNAL_Guid_Ovl_Display_Cmd = 19,
    SWC_IPC_EVENT_CAN_SIGNAL_LaneCalActvtCmd = 20,
    SWC_IPC_EVENT_CAN_SIGNAL_MEBSwtSet = 21,
    SWC_IPC_EVENT_CAN_SIGNAL_MODChgReq = 22,
    SWC_IPC_EVENT_CAN_SIGNAL_MdlColrChgCmd = 23,
    SWC_IPC_EVENT_CAN_SIGNAL_Radar_DispCmd = 24,
    SWC_IPC_EVENT_CAN_SIGNAL_Sgl_View_Sel = 25,
    SWC_IPC_EVENT_CAN_SIGNAL_SwToFieldCalRstCmd = 26,
    SWC_IPC_EVENT_CAN_SIGNAL_View_SoftswitchCmd = 27,
    SWC_IPC_EVENT_CAN_SIGNAL_WshSoftSwt = 28,
    SWC_IPC_EVENT_CAN_SIGNAL_AntiDisIdnResp = 29,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_APA_Permit = 30,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_Comfirm_Btn = 31,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_LearningTypeSele = 32,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_Learning_Set_ParkLot = 33,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_Path_Delete = 34,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_Path_Select = 35,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_Path_SetTop = 36,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_Return_Btn = 37,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_SelfParLot_Ending = 38,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_Set_Path_Ending = 39,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_Set_Starting = 40,
    SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_CtrlPoint = 41,
    SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_CycCnt = 42,
    SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_MsgTyp = 43,
    SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_Offset = 44,
    SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_PathIdx = 45,
    SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_ProfTyp = 46,
    SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_Retr = 47,
    SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_Update = 48,
    SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_Value = 49,
    SWC_IPC_EVENT_CAN_SIGNAL_SlotNum_VR = 50,
    SWC_IPC_EVENT_CAN_SIGNAL_UserDefPrkMenuSelCmd = 51,
    SWC_IPC_EVENT_CAN_SIGNAL_UserDefinedParkCmd = 52,
    SWC_IPC_EVENT_CAN_SIGNAL_DrvSeatMassgModSet = 53,
    SWC_IPC_EVENT_CAN_SIGNAL_InCarTempMaxSet = 54,
    SWC_IPC_EVENT_CAN_SIGNAL_InCarTempMinSet = 55,
    SWC_IPC_EVENT_CAN_SIGNAL_PassSeatMassgModSet = 56,
    SWC_IPC_EVENT_CAN_SIGNAL_RWPC_SwtReq = 57,
    SWC_IPC_EVENT_CAN_SIGNAL_SmtACSwt = 58,
    SWC_IPC_EVENT_CAN_SIGNAL_AGSSwtReq = 59,
    SWC_IPC_EVENT_CAN_SIGNAL_ARFSwtReq = 60,
    SWC_IPC_EVENT_CAN_SIGNAL_ASFCSwtReq = 61,
    SWC_IPC_EVENT_CAN_SIGNAL_SOCMngmntSwtReq = 62,
    SWC_IPC_EVENT_CAN_SIGNAL_ACMaxReq_TC = 63,
    SWC_IPC_EVENT_CAN_SIGNAL_ACMaxReq_VR = 64,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRearAutoModReq_VR = 65,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRearLockReq_TC = 66,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRearPowerReq_VR = 67,
    SWC_IPC_EVENT_CAN_SIGNAL_LockWinSet = 68,
    SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr1 = 69,
    SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr2 = 70,
    SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr3 = 71,
    SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr4 = 72,
    SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr5 = 73,
    SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr6 = 74,
    SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr7 = 75,
    SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr8 = 76,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRLTempDecReq_TC = 77,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRLTempIncReq_TC = 78,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRLTempReq_VR = 79,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRRTempDecReq_TC = 80,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRRTempIncReq_TC = 81,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRRTempReq_VR = 82,
    SWC_IPC_EVENT_CAN_SIGNAL_DrvDoorALCMFlashFreq = 83,
    SWC_IPC_EVENT_CAN_SIGNAL_FootALCMFlashFreq = 84,
    SWC_IPC_EVENT_CAN_SIGNAL_LRDoorALCMFlashFreq = 85,
    SWC_IPC_EVENT_CAN_SIGNAL_LeftPanelALCMFlashFreq = 86,
    SWC_IPC_EVENT_CAN_SIGNAL_PassDoorALCMFlashFreq = 87,
    SWC_IPC_EVENT_CAN_SIGNAL_RRDoorALCMFlashFreq = 88,
    SWC_IPC_EVENT_CAN_SIGNAL_RightPanelALCMFlashFreq = 89,
    SWC_IPC_EVENT_CAN_SIGNAL_BackReq_AVM = 90,
    SWC_IPC_EVENT_CAN_SIGNAL_HUD_BrightnessLvlSwt = 91,
    SWC_IPC_EVENT_CAN_SIGNAL_HUD_HeightLvlSwt = 92,
    SWC_IPC_EVENT_CAN_SIGNAL_HUD_SwtReq = 93,
    SWC_IPC_EVENT_CAN_SIGNAL_PPMIBSRSwtSet = 94,
    SWC_IPC_EVENT_CAN_SIGNAL_PPMIHWSwtSet = 95,
    SWC_IPC_EVENT_CAN_SIGNAL_ActvEntryLockSet = 96,
    SWC_IPC_EVENT_CAN_SIGNAL_ActvEntryUnlockSet = 97,
    SWC_IPC_EVENT_CAN_SIGNAL_BTAPAEntryLockSet = 98,
    SWC_IPC_EVENT_CAN_SIGNAL_BTAPALvngUnlockSet = 99,
    SWC_IPC_EVENT_CAN_SIGNAL_ClsWinSpdSet = 100,
    SWC_IPC_EVENT_CAN_SIGNAL_DrvDoorALCMClrSet = 101,
    SWC_IPC_EVENT_CAN_SIGNAL_DrvDoorALCMSwt = 102,
    SWC_IPC_EVENT_CAN_SIGNAL_DrvSeatMassgLvlSet = 103,
    SWC_IPC_EVENT_CAN_SIGNAL_LRDoorALCMClrSet = 104,
    SWC_IPC_EVENT_CAN_SIGNAL_LockPromptFunSet = 105,
    SWC_IPC_EVENT_CAN_SIGNAL_PassDoorALCMClrSet = 106,
    SWC_IPC_EVENT_CAN_SIGNAL_PassDoorALCMSwt = 107,
    SWC_IPC_EVENT_CAN_SIGNAL_PassSeatMassgLvlSet = 108,
    SWC_IPC_EVENT_CAN_SIGNAL_RLSeatMassgLvlSet = 109,
    SWC_IPC_EVENT_CAN_SIGNAL_RLSeatMemPosnSwt = 110,
    SWC_IPC_EVENT_CAN_SIGNAL_RLSeatSupportLvlSet = 111,
    SWC_IPC_EVENT_CAN_SIGNAL_RRSeatMassgLvlSet = 112,
    SWC_IPC_EVENT_CAN_SIGNAL_RRSeatMemPosnSwt = 113,
    SWC_IPC_EVENT_CAN_SIGNAL_RRSeatSupportLvlSet = 114,
    SWC_IPC_EVENT_CAN_SIGNAL_SeatKeyMemEna = 115,
    SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr10 = 116,
    SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr11 = 117,
    SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr12 = 118,
    SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr13 = 119,
    SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr14 = 120,
    SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr15 = 121,
    SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr16 = 122,
    SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr9 = 123,
    SWC_IPC_EVENT_CAN_SIGNAL_ACFGAChanTyp_TC = 124,
    SWC_IPC_EVENT_CAN_SIGNAL_ACFGAEnaReq_TC = 125,
    SWC_IPC_EVENT_CAN_SIGNAL_ACFGALvlReq_TC = 126,
    SWC_IPC_EVENT_CAN_SIGNAL_ALCMDynModSet = 127,
    SWC_IPC_EVENT_CAN_SIGNAL_ApproachLampSet = 128,
    SWC_IPC_EVENT_CAN_SIGNAL_ApproachLampSet0 = 129,
    SWC_IPC_EVENT_CAN_SIGNAL_ApproachLampSet1 = 130,
    SWC_IPC_EVENT_CAN_SIGNAL_BackReq_APS = 131,
    SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnSetSwt = 132,
    SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnSetSwt0 = 133,
    SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnSetSwt1 = 134,
    SWC_IPC_EVENT_CAN_SIGNAL_DeletePath1Cmd = 135,
    SWC_IPC_EVENT_CAN_SIGNAL_DeletePath2Cmd = 136,
    SWC_IPC_EVENT_CAN_SIGNAL_FlaoutUnlockSet = 137,
    SWC_IPC_EVENT_CAN_SIGNAL_P2P_PrkgDirectSwtCmd = 138,
    SWC_IPC_EVENT_CAN_SIGNAL_ParkMdlCmd = 139,
    SWC_IPC_EVENT_CAN_SIGNAL_PathLrngFinshCmd = 140,
    SWC_IPC_EVENT_CAN_SIGNAL_PathLrngStartCmd = 141,
    SWC_IPC_EVENT_CAN_SIGNAL_PrkInDirChoice = 142,
    SWC_IPC_EVENT_CAN_SIGNAL_SelPrkOutDirReq = 143,
    SWC_IPC_EVENT_CAN_SIGNAL_SelPrkgFctnCmd = 144,
    SWC_IPC_EVENT_CAN_SIGNAL_StartPrkgPath1Cmd = 145,
    SWC_IPC_EVENT_CAN_SIGNAL_StartPrkgPath2Cmd = 146,
    SWC_IPC_EVENT_CAN_SIGNAL_ABSLmpSet = 147,
    SWC_IPC_EVENT_CAN_SIGNAL_ACDrvSetTempSteplsReq_TC = 148,
    SWC_IPC_EVENT_CAN_SIGNAL_ACOperMod_TC = 149,
    SWC_IPC_EVENT_CAN_SIGNAL_ACOperMod_VR = 150,
    SWC_IPC_EVENT_CAN_SIGNAL_ACPassSetTempSteplsReq_TC = 151,
    SWC_IPC_EVENT_CAN_SIGNAL_APSPrkgTypSeln = 152,
    SWC_IPC_EVENT_CAN_SIGNAL_APSSwtReq_VR = 153,
    SWC_IPC_EVENT_CAN_SIGNAL_AutoWshWipSet = 154,
    SWC_IPC_EVENT_CAN_SIGNAL_DoorUnlockModSet = 155,
    SWC_IPC_EVENT_CAN_SIGNAL_FrntRearACDispSts = 156,
    SWC_IPC_EVENT_CAN_SIGNAL_PASExitSpdSwt = 157,
    SWC_IPC_EVENT_CAN_SIGNAL_ParkLmpSet = 158,
    SWC_IPC_EVENT_CAN_SIGNAL_SDWSwtSet = 159,
    SWC_IPC_EVENT_CAN_SIGNAL_SeekVehSet = 160,
    SWC_IPC_EVENT_CAN_SIGNAL_SpdAutoLockModSet = 161,
    SWC_IPC_EVENT_CAN_SIGNAL_SportModLightSet = 162,
    SWC_IPC_EVENT_CAN_SIGNAL_SteerWheelHeatSwtReq = 163,
    SWC_IPC_EVENT_CAN_SIGNAL_SunRoofSwtReq_VR = 164,
    SWC_IPC_EVENT_CAN_SIGNAL_SunShadeSwtReq_VR = 165,
    SWC_IPC_EVENT_CAN_SIGNAL_LRearVisCurtCtrlCmd = 166,
    SWC_IPC_EVENT_CAN_SIGNAL_NaturalWindReq = 167,
    SWC_IPC_EVENT_CAN_SIGNAL_RRearVisCurtCtrlCmd = 168,
    SWC_IPC_EVENT_CAN_SIGNAL_RearVisCurtLockSwt = 169,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRLTempSteplsReq_TC = 170,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRRTempSteplsReq_TC = 171,
    SWC_IPC_EVENT_CAN_SIGNAL_ALCMBreSwt = 172,
    SWC_IPC_EVENT_CAN_SIGNAL_ALCMFloSwt = 173,
    SWC_IPC_EVENT_CAN_SIGNAL_DrvDoorALCMLightLvlSet = 174,
    SWC_IPC_EVENT_CAN_SIGNAL_FootALCMClrSet = 175,
    SWC_IPC_EVENT_CAN_SIGNAL_FootALCMLightLvlSet = 176,
    SWC_IPC_EVENT_CAN_SIGNAL_FootALCMSwt = 177,
    SWC_IPC_EVENT_CAN_SIGNAL_LRDoorALCMLightLvlSet = 178,
    SWC_IPC_EVENT_CAN_SIGNAL_LRDoorALCMSwt = 179,
    SWC_IPC_EVENT_CAN_SIGNAL_LeftPanelALCMClrSet = 180,
    SWC_IPC_EVENT_CAN_SIGNAL_LeftPanelALCMLightLvlSet = 181,
    SWC_IPC_EVENT_CAN_SIGNAL_LeftPanelALCMSwt = 182,
    SWC_IPC_EVENT_CAN_SIGNAL_PassDoorALCMLightLvlSet = 183,
    SWC_IPC_EVENT_CAN_SIGNAL_RRDoorALCMClrSet = 184,
    SWC_IPC_EVENT_CAN_SIGNAL_RRDoorALCMLightLvlSet = 185,
    SWC_IPC_EVENT_CAN_SIGNAL_RRDoorALCMSwt = 186,
    SWC_IPC_EVENT_CAN_SIGNAL_RightPanelALCMClrSet = 187,
    SWC_IPC_EVENT_CAN_SIGNAL_RightPanelALCMLightLvlSet = 188,
    SWC_IPC_EVENT_CAN_SIGNAL_RightPanelALCMSwt = 189,
    SWC_IPC_EVENT_CAN_SIGNAL_RoofALCMSwt = 190,
    SWC_IPC_EVENT_CAN_SIGNAL_DrvSeatHeatgLvlSet_Nine = 191,
    SWC_IPC_EVENT_CAN_SIGNAL_PassSeatHeatgLvlSet_Nine = 192,
    SWC_IPC_EVENT_CAN_SIGNAL_RLSeatHeatgLvlSet_Nine = 193,
    SWC_IPC_EVENT_CAN_SIGNAL_RLSeatMassgModSet = 194,
    SWC_IPC_EVENT_CAN_SIGNAL_RRSeatHeatgLvlSet_Nine = 195,
    SWC_IPC_EVENT_CAN_SIGNAL_RRSeatMassgModSet = 196,
    SWC_IPC_EVENT_CAN_SIGNAL_SmtSeatSwt = 197,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_CmplxInsct = 198,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_CycCnt = 199,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_FormOfWay = 200,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_FuncRoadClass = 201,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_LastStub = 202,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_MsgTyp = 203,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_NumOfLaneDrvDir = 204,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_NumOfLaneOppDir = 205,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_Offset = 206,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_PartOfCalcRoute = 207,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_PathIdx = 208,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_RelProbb = 209,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_Retr = 210,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_RtOfWay = 211,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_StubPathIdx = 212,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_TurnAngl = 213,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_Update = 214,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_Brdg = 215,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_BuildUpArea = 216,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_CmplxInsct = 217,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_CycCnt = 218,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_DivideRoad = 219,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_EffSpdLmt = 220,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_EffSpdLmtTyp = 221,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_FormOfWay = 222,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_FuncRoadClass = 223,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_MsgTyp = 224,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_NumOfLaneDrvDir = 225,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_NumOfLaneOppDir = 226,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_Offset = 227,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_PartOfCalcRoute = 228,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_PathIdx = 229,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_RelProbb = 230,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_Retr = 231,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_Tunnel = 232,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_Update = 233,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_AccurClass = 234,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_CtrlPoint = 235,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_CycCnt = 236,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_Dist1 = 237,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_MsgTyp = 238,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_Offset = 239,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_PathIdx = 240,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_ProfTyp = 241,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_Retr = 242,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_Update = 243,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_Value0 = 244,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_Value1 = 245,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_CtrlPoint = 246,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_CycCnt = 247,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_MsgTyp = 248,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_Offset = 249,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_PathIdx = 250,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_ProfTyp = 251,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_Retr = 252,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_Update = 253,
    SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_Value = 254,
    SWC_IPC_EVENT_CAN_SIGNAL_ACAIUReq_VR = 255,
    SWC_IPC_EVENT_CAN_SIGNAL_ACAQSReq_VR = 256,
    SWC_IPC_EVENT_CAN_SIGNAL_ACDualReq_VR = 257,
    SWC_IPC_EVENT_CAN_SIGNAL_ACPassTempReq_VR = 258,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRearDefrstReq_VR = 259,
    SWC_IPC_EVENT_CAN_SIGNAL_ALCMClrSet = 260,
    SWC_IPC_EVENT_CAN_SIGNAL_ALCMRhmSwt = 261,
    SWC_IPC_EVENT_CAN_SIGNAL_ALCMStatSwt = 262,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_BeanIDReq = 263,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_EgyRecvrySet = 264,
    SWC_IPC_EVENT_CAN_SIGNAL_IPVolSet = 265,
    SWC_IPC_EVENT_CAN_SIGNAL_PASSwtReq_VR = 266,
    SWC_IPC_EVENT_CAN_SIGNAL_ACDrvSetTempReq_ETC_VR = 267,
    SWC_IPC_EVENT_CAN_SIGNAL_ACDrvSetTempSteplsReq_ETC_TC = 268,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_BattKeepTemp = 269,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_BattSOCLim = 270,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_ChrgnMode = 271,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_IntelBattTempMagSet = 272,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_IntelEngIdlChrgnSet = 273,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_RemtEngCtrl = 274,
    SWC_IPC_EVENT_CAN_SIGNAL_SuspLiftReq = 275,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRearAirDistribModReq_VR = 276,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRearBlwrSpdReq_VR = 277,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRearBlwrsteplsSpdReq_TC = 278,
    SWC_IPC_EVENT_CAN_SIGNAL_ACZoneReq_VR = 279,
    SWC_IPC_EVENT_CAN_SIGNAL_AVMMediaVolLvlReq = 280,
    SWC_IPC_EVENT_CAN_SIGNAL_AVMSwtReq = 281,
    SWC_IPC_EVENT_CAN_SIGNAL_BackgroundLightLvlSet = 282,
    SWC_IPC_EVENT_CAN_SIGNAL_CSTSwt = 283,
    SWC_IPC_EVENT_CAN_SIGNAL_FPASChanSwtReq = 284,
    SWC_IPC_EVENT_CAN_SIGNAL_NaviMediaVolLvlReq = 285,
    SWC_IPC_EVENT_CAN_SIGNAL_OPDSwtSts = 286,
    SWC_IPC_EVENT_CAN_SIGNAL_PLGReq_VR = 287,
    SWC_IPC_EVENT_CAN_SIGNAL_RPASChanSwtReq = 288,
    SWC_IPC_EVENT_CAN_SIGNAL_WPC_SwtReq = 289,
    SWC_IPC_EVENT_CAN_SIGNAL_ACAIUReq_TC = 290,
    SWC_IPC_EVENT_CAN_SIGNAL_ACAQSReq_TC = 291,
    SWC_IPC_EVENT_CAN_SIGNAL_ACAirInletReq_TC = 292,
    SWC_IPC_EVENT_CAN_SIGNAL_ACAutoModReq_TC = 293,
    SWC_IPC_EVENT_CAN_SIGNAL_ACBlwrsteplsSpdReq_TC = 294,
    SWC_IPC_EVENT_CAN_SIGNAL_ACCmprReq_TC = 295,
    SWC_IPC_EVENT_CAN_SIGNAL_ACDrvAirDistribModReq_TC = 296,
    SWC_IPC_EVENT_CAN_SIGNAL_ACDrvTempDecReq_TC = 297,
    SWC_IPC_EVENT_CAN_SIGNAL_ACDrvTempIncReq_TC = 298,
    SWC_IPC_EVENT_CAN_SIGNAL_ACDualReq_TC = 299,
    SWC_IPC_EVENT_CAN_SIGNAL_ACFrntBlwrSpdDecReq_TC = 300,
    SWC_IPC_EVENT_CAN_SIGNAL_ACFrntBlwrSpdIncReq_TC = 301,
    SWC_IPC_EVENT_CAN_SIGNAL_ACFrntDefrstReq_TC = 302,
    SWC_IPC_EVENT_CAN_SIGNAL_ACFrntHMIDis_TC = 303,
    SWC_IPC_EVENT_CAN_SIGNAL_ACFrntPassTempDecReq_TC = 304,
    SWC_IPC_EVENT_CAN_SIGNAL_ACFrntPassTempIncReq_TC = 305,
    SWC_IPC_EVENT_CAN_SIGNAL_ACOffReq_TC = 306,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRearBlwrSpdDecReq_TC = 307,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRearBlwrSpdIncReq_TC = 308,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRearHMIDis_TC = 309,
    SWC_IPC_EVENT_CAN_SIGNAL_ACZoneReq_TC = 310,
    SWC_IPC_EVENT_CAN_SIGNAL_BattSaveDelayTimeSet = 311,
    SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnEna = 312,
    SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnEna0 = 313,
    SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnEna1 = 314,
    SWC_IPC_EVENT_CAN_SIGNAL_DomeLmpDlyTimSet = 315,
    SWC_IPC_EVENT_CAN_SIGNAL_DrvDrowsnsDetnSet = 316,
    SWC_IPC_EVENT_CAN_SIGNAL_FolwMeHomeDlyTimSet = 317,
    SWC_IPC_EVENT_CAN_SIGNAL_RearviewFoldModSet = 318,
    SWC_IPC_EVENT_CAN_SIGNAL_TranPMode_Req = 319,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_AudioVolVSCModReq = 320,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_BeepSourceSet = 321,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_FRAudioFaderSet = 322,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_HighFrqAudioSet = 323,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_LRAudioBalanceSet = 324,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_LRDrvSideSet = 325,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_LowFrqAudioSet = 326,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_MediaCallSourceSet = 327,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_MidFrqAudioSet = 328,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_MuteSet = 329,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_NaviSourceSet = 330,
    SWC_IPC_EVENT_CAN_SIGNAL_ANCSwtSet = 331,
    SWC_IPC_EVENT_CAN_SIGNAL_EnhdSiriSet = 332,
    SWC_IPC_EVENT_CAN_SIGNAL_RearWinHeatCmd_TC = 333,
    SWC_IPC_EVENT_CAN_SIGNAL_T_BOX_ECallSet = 334,
    SWC_IPC_EVENT_CAN_SIGNAL_VRTTSSourceSet = 335,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_BestListegPosnReq = 336,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_GetDTCInfoReq = 337,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_GetHWInfoReq = 338,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_GetIntVoltInfoReq = 339,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_GetSWInfoReq = 340,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_GetTempInfoReq = 341,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_HFMVolSet = 342,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_MainVolSet = 343,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_NaviVolSet = 344,
    SWC_IPC_EVENT_CAN_SIGNAL_AMP_TTSVolSet_VR = 345,
    SWC_IPC_EVENT_CAN_SIGNAL_AudioChanModSet = 346,
    SWC_IPC_EVENT_CAN_SIGNAL_HdPrivacyModeSet = 347,
    SWC_IPC_EVENT_CAN_SIGNAL_ICCSwtReq = 348,
    SWC_IPC_EVENT_CAN_SIGNAL_IESS_MdlInfoReq = 349,
    SWC_IPC_EVENT_CAN_SIGNAL_IESS_MdlSwtReq = 350,
    SWC_IPC_EVENT_CAN_SIGNAL_QLIPlusSurroundSet = 351,
    SWC_IPC_EVENT_CAN_SIGNAL_ACAirInletReq_VR = 352,
    SWC_IPC_EVENT_CAN_SIGNAL_ACAutoModReq_VR = 353,
    SWC_IPC_EVENT_CAN_SIGNAL_ACBlwrSpdReq_VR = 354,
    SWC_IPC_EVENT_CAN_SIGNAL_ACCmprReq_VR = 355,
    SWC_IPC_EVENT_CAN_SIGNAL_ACDrvAirDistribModReq_VR = 356,
    SWC_IPC_EVENT_CAN_SIGNAL_ACDrvTempReq_VR = 357,
    SWC_IPC_EVENT_CAN_SIGNAL_ACFrntDefrostReq_VR = 358,
    SWC_IPC_EVENT_CAN_SIGNAL_ACPowerReq_VR = 359,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRearAirDistribModReq_TC = 360,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRearAutoModReq_TC = 361,
    SWC_IPC_EVENT_CAN_SIGNAL_ACRearOffReq_TC = 362,
    SWC_IPC_EVENT_CAN_SIGNAL_AllTerrainDislSet = 363,
    SWC_IPC_EVENT_CAN_SIGNAL_DrvSeatHeatgLvlSet = 364,
    SWC_IPC_EVENT_CAN_SIGNAL_DrvSeatSupportLvlSet = 365,
    SWC_IPC_EVENT_CAN_SIGNAL_DrvSeatVentnLvlSet = 366,
    SWC_IPC_EVENT_CAN_SIGNAL_ElecSideSteppingSysSet = 367,
    SWC_IPC_EVENT_CAN_SIGNAL_PassSeatHeatgLvlSet = 368,
    SWC_IPC_EVENT_CAN_SIGNAL_PassSeatSupportLvlSet = 369,
    SWC_IPC_EVENT_CAN_SIGNAL_PassSeatVentnLvlSet = 370,
    SWC_IPC_EVENT_CAN_SIGNAL_RLSeatHeatgLvlSet = 371,
    SWC_IPC_EVENT_CAN_SIGNAL_RLSeatVentnLvlSet = 372,
    SWC_IPC_EVENT_CAN_SIGNAL_RRSeatHeatgLvlSet = 373,
    SWC_IPC_EVENT_CAN_SIGNAL_RRSeatVentnLvlSet = 374,
    SWC_IPC_EVENT_CAN_SIGNAL_RemUpgrdSts = 375,
    SWC_IPC_EVENT_CAN_SIGNAL_RoofModSet = 376,
    SWC_IPC_EVENT_CAN_SIGNAL_ContnPrkgReq = 377,
    SWC_IPC_EVENT_CAN_SIGNAL_PrkgCtrlModReq = 378,
    SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnSet = 379,
    SWC_IPC_EVENT_CAN_SIGNAL_EPSSteerModSwtReq = 380,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_DrvModReq = 381,
    SWC_IPC_EVENT_CAN_SIGNAL_HUT_HybModReq = 382,
    SWC_IPC_EVENT_CAN_SIGNAL_OilLvlDispReq = 383,
    SWC_IPC_EVENT_CAN_SIGNAL_DampgDrvModeReq = 384,
    SWC_IPC_EVENT_CAN_SIGNAL_DrivingModReq_VR = 385,
    SWC_IPC_EVENT_CAN_SIGNAL_ORVMFoldSwt_HUT = 386,
    SWC_IPC_EVENT_TX_CAN_SIGNAL_TOTAL_NUMBER = 387,
    SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX = 388,
}SWC_IPC_EventTxCanSignalList;

#define SWC_IPC_EVENT_TXSIGNAL_HASHCODE     (0x2dabc729)

#define SWC_IPC_EVENT_TXSIGNAL_NAME_TABLE \
{ \
    /* Evend Id = 0 */ "ALCMBreSwt_OLE",\
    /* Evend Id = 1 */ "ALCMClrSet_OLE",\
    /* Evend Id = 2 */ "ALCMDynModSet_OLE",\
    /* Evend Id = 3 */ "ALCMRdmSwt_OLE",\
    /* Evend Id = 4 */ "ALCMRhmSwt_OLE",\
    /* Evend Id = 5 */ "ALCMStatSwt_OLE",\
    /* Evend Id = 6 */ "ChairMemPosnEna_Pass",\
    /* Evend Id = 7 */ "ChairMemPosnSetSwt_Pass",\
    /* Evend Id = 8 */ "HUT_VMDRInitAlarmDlySet",\
    /* Evend Id = 9 */ "HUT_VMDRTmpMonFctnSet",\
    /* Evend Id = 10 */ "OTA_UpgrdModReq",\
    /* Evend Id = 11 */ "SmtCsaSwt",\
    /* Evend Id = 12 */ "AUTODefrost_TC",\
    /* Evend Id = 13 */ "AUTODefrost_VR",\
    /* Evend Id = 14 */ "AutoAVMSwSet_Cmd",\
    /* Evend Id = 15 */ "AutoViewChgCmd",\
    /* Evend Id = 16 */ "CarMdlDispCmd",\
    /* Evend Id = 17 */ "CarMdlTrsprcySwtCmd",\
    /* Evend Id = 18 */ "FPAS_AutoModSwt",\
    /* Evend Id = 19 */ "Guid_Ovl_Display_Cmd",\
    /* Evend Id = 20 */ "LaneCalActvtCmd",\
    /* Evend Id = 21 */ "MEBSwtSet",\
    /* Evend Id = 22 */ "MODChgReq",\
    /* Evend Id = 23 */ "MdlColrChgCmd",\
    /* Evend Id = 24 */ "Radar_DispCmd",\
    /* Evend Id = 25 */ "Sgl_View_Sel",\
    /* Evend Id = 26 */ "SwToFieldCalRstCmd",\
    /* Evend Id = 27 */ "View_SoftswitchCmd",\
    /* Evend Id = 28 */ "WshSoftSwt",\
    /* Evend Id = 29 */ "AntiDisIdnResp",\
    /* Evend Id = 30 */ "HUT_HAVP_APA_Permit",\
    /* Evend Id = 31 */ "HUT_HAVP_Comfirm_Btn",\
    /* Evend Id = 32 */ "HUT_HAVP_LearningTypeSele",\
    /* Evend Id = 33 */ "HUT_HAVP_Learning_Set_ParkLot",\
    /* Evend Id = 34 */ "HUT_HAVP_Path_Delete",\
    /* Evend Id = 35 */ "HUT_HAVP_Path_Select",\
    /* Evend Id = 36 */ "HUT_HAVP_Path_SetTop",\
    /* Evend Id = 37 */ "HUT_HAVP_Return_Btn",\
    /* Evend Id = 38 */ "HUT_HAVP_SelfParLot_Ending",\
    /* Evend Id = 39 */ "HUT_HAVP_Set_Path_Ending",\
    /* Evend Id = 40 */ "HUT_HAVP_Set_Starting",\
    /* Evend Id = 41 */ "LR_ProfLong_CtrlPoint",\
    /* Evend Id = 42 */ "LR_ProfLong_CycCnt",\
    /* Evend Id = 43 */ "LR_ProfLong_MsgTyp",\
    /* Evend Id = 44 */ "LR_ProfLong_Offset",\
    /* Evend Id = 45 */ "LR_ProfLong_PathIdx",\
    /* Evend Id = 46 */ "LR_ProfLong_ProfTyp",\
    /* Evend Id = 47 */ "LR_ProfLong_Retr",\
    /* Evend Id = 48 */ "LR_ProfLong_Update",\
    /* Evend Id = 49 */ "LR_ProfLong_Value",\
    /* Evend Id = 50 */ "SlotNum_VR",\
    /* Evend Id = 51 */ "UserDefPrkMenuSelCmd",\
    /* Evend Id = 52 */ "UserDefinedParkCmd",\
    /* Evend Id = 53 */ "DrvSeatMassgModSet",\
    /* Evend Id = 54 */ "InCarTempMaxSet",\
    /* Evend Id = 55 */ "InCarTempMinSet",\
    /* Evend Id = 56 */ "PassSeatMassgModSet",\
    /* Evend Id = 57 */ "RWPC_SwtReq",\
    /* Evend Id = 58 */ "SmtACSwt",\
    /* Evend Id = 59 */ "AGSSwtReq",\
    /* Evend Id = 60 */ "ARFSwtReq",\
    /* Evend Id = 61 */ "ASFCSwtReq",\
    /* Evend Id = 62 */ "SOCMngmntSwtReq",\
    /* Evend Id = 63 */ "ACMaxReq_TC",\
    /* Evend Id = 64 */ "ACMaxReq_VR",\
    /* Evend Id = 65 */ "ACRearAutoModReq_VR",\
    /* Evend Id = 66 */ "ACRearLockReq_TC",\
    /* Evend Id = 67 */ "ACRearPowerReq_VR",\
    /* Evend Id = 68 */ "LockWinSet",\
    /* Evend Id = 69 */ "MultiColorNr1",\
    /* Evend Id = 70 */ "MultiColorNr2",\
    /* Evend Id = 71 */ "MultiColorNr3",\
    /* Evend Id = 72 */ "MultiColorNr4",\
    /* Evend Id = 73 */ "MultiColorNr5",\
    /* Evend Id = 74 */ "MultiColorNr6",\
    /* Evend Id = 75 */ "MultiColorNr7",\
    /* Evend Id = 76 */ "MultiColorNr8",\
    /* Evend Id = 77 */ "ACRLTempDecReq_TC",\
    /* Evend Id = 78 */ "ACRLTempIncReq_TC",\
    /* Evend Id = 79 */ "ACRLTempReq_VR",\
    /* Evend Id = 80 */ "ACRRTempDecReq_TC",\
    /* Evend Id = 81 */ "ACRRTempIncReq_TC",\
    /* Evend Id = 82 */ "ACRRTempReq_VR",\
    /* Evend Id = 83 */ "DrvDoorALCMFlashFreq",\
    /* Evend Id = 84 */ "FootALCMFlashFreq",\
    /* Evend Id = 85 */ "LRDoorALCMFlashFreq",\
    /* Evend Id = 86 */ "LeftPanelALCMFlashFreq",\
    /* Evend Id = 87 */ "PassDoorALCMFlashFreq",\
    /* Evend Id = 88 */ "RRDoorALCMFlashFreq",\
    /* Evend Id = 89 */ "RightPanelALCMFlashFreq",\
    /* Evend Id = 90 */ "BackReq_AVM",\
    /* Evend Id = 91 */ "HUD_BrightnessLvlSwt",\
    /* Evend Id = 92 */ "HUD_HeightLvlSwt",\
    /* Evend Id = 93 */ "HUD_SwtReq",\
    /* Evend Id = 94 */ "PPMIBSRSwtSet",\
    /* Evend Id = 95 */ "PPMIHWSwtSet",\
    /* Evend Id = 96 */ "ActvEntryLockSet",\
    /* Evend Id = 97 */ "ActvEntryUnlockSet",\
    /* Evend Id = 98 */ "BTAPAEntryLockSet",\
    /* Evend Id = 99 */ "BTAPALvngUnlockSet",\
    /* Evend Id = 100 */ "ClsWinSpdSet",\
    /* Evend Id = 101 */ "DrvDoorALCMClrSet",\
    /* Evend Id = 102 */ "DrvDoorALCMSwt",\
    /* Evend Id = 103 */ "DrvSeatMassgLvlSet",\
    /* Evend Id = 104 */ "LRDoorALCMClrSet",\
    /* Evend Id = 105 */ "LockPromptFunSet",\
    /* Evend Id = 106 */ "PassDoorALCMClrSet",\
    /* Evend Id = 107 */ "PassDoorALCMSwt",\
    /* Evend Id = 108 */ "PassSeatMassgLvlSet",\
    /* Evend Id = 109 */ "RLSeatMassgLvlSet",\
    /* Evend Id = 110 */ "RLSeatMemPosnSwt",\
    /* Evend Id = 111 */ "RLSeatSupportLvlSet",\
    /* Evend Id = 112 */ "RRSeatMassgLvlSet",\
    /* Evend Id = 113 */ "RRSeatMemPosnSwt",\
    /* Evend Id = 114 */ "RRSeatSupportLvlSet",\
    /* Evend Id = 115 */ "SeatKeyMemEna",\
    /* Evend Id = 116 */ "MultiColorNr10",\
    /* Evend Id = 117 */ "MultiColorNr11",\
    /* Evend Id = 118 */ "MultiColorNr12",\
    /* Evend Id = 119 */ "MultiColorNr13",\
    /* Evend Id = 120 */ "MultiColorNr14",\
    /* Evend Id = 121 */ "MultiColorNr15",\
    /* Evend Id = 122 */ "MultiColorNr16",\
    /* Evend Id = 123 */ "MultiColorNr9",\
    /* Evend Id = 124 */ "ACFGAChanTyp_TC",\
    /* Evend Id = 125 */ "ACFGAEnaReq_TC",\
    /* Evend Id = 126 */ "ACFGALvlReq_TC",\
    /* Evend Id = 127 */ "ALCMDynModSet",\
    /* Evend Id = 128 */ "ApproachLampSet",\
    /* Evend Id = 129 */ "ApproachLampSet0",\
    /* Evend Id = 130 */ "ApproachLampSet1",\
    /* Evend Id = 131 */ "BackReq_APS",\
    /* Evend Id = 132 */ "ChairMemPosnSetSwt",\
    /* Evend Id = 133 */ "ChairMemPosnSetSwt0",\
    /* Evend Id = 134 */ "ChairMemPosnSetSwt1",\
    /* Evend Id = 135 */ "DeletePath1Cmd",\
    /* Evend Id = 136 */ "DeletePath2Cmd",\
    /* Evend Id = 137 */ "FlaoutUnlockSet",\
    /* Evend Id = 138 */ "P2P_PrkgDirectSwtCmd",\
    /* Evend Id = 139 */ "ParkMdlCmd",\
    /* Evend Id = 140 */ "PathLrngFinshCmd",\
    /* Evend Id = 141 */ "PathLrngStartCmd",\
    /* Evend Id = 142 */ "PrkInDirChoice",\
    /* Evend Id = 143 */ "SelPrkOutDirReq",\
    /* Evend Id = 144 */ "SelPrkgFctnCmd",\
    /* Evend Id = 145 */ "StartPrkgPath1Cmd",\
    /* Evend Id = 146 */ "StartPrkgPath2Cmd",\
    /* Evend Id = 147 */ "ABSLmpSet",\
    /* Evend Id = 148 */ "ACDrvSetTempSteplsReq_TC",\
    /* Evend Id = 149 */ "ACOperMod_TC",\
    /* Evend Id = 150 */ "ACOperMod_VR",\
    /* Evend Id = 151 */ "ACPassSetTempSteplsReq_TC",\
    /* Evend Id = 152 */ "APSPrkgTypSeln",\
    /* Evend Id = 153 */ "APSSwtReq_VR",\
    /* Evend Id = 154 */ "AutoWshWipSet",\
    /* Evend Id = 155 */ "DoorUnlockModSet",\
    /* Evend Id = 156 */ "FrntRearACDispSts",\
    /* Evend Id = 157 */ "PASExitSpdSwt",\
    /* Evend Id = 158 */ "ParkLmpSet",\
    /* Evend Id = 159 */ "SDWSwtSet",\
    /* Evend Id = 160 */ "SeekVehSet",\
    /* Evend Id = 161 */ "SpdAutoLockModSet",\
    /* Evend Id = 162 */ "SportModLightSet",\
    /* Evend Id = 163 */ "SteerWheelHeatSwtReq",\
    /* Evend Id = 164 */ "SunRoofSwtReq_VR",\
    /* Evend Id = 165 */ "SunShadeSwtReq_VR",\
    /* Evend Id = 166 */ "LRearVisCurtCtrlCmd",\
    /* Evend Id = 167 */ "NaturalWindReq",\
    /* Evend Id = 168 */ "RRearVisCurtCtrlCmd",\
    /* Evend Id = 169 */ "RearVisCurtLockSwt",\
    /* Evend Id = 170 */ "ACRLTempSteplsReq_TC",\
    /* Evend Id = 171 */ "ACRRTempSteplsReq_TC",\
    /* Evend Id = 172 */ "ALCMBreSwt",\
    /* Evend Id = 173 */ "ALCMFloSwt",\
    /* Evend Id = 174 */ "DrvDoorALCMLightLvlSet",\
    /* Evend Id = 175 */ "FootALCMClrSet",\
    /* Evend Id = 176 */ "FootALCMLightLvlSet",\
    /* Evend Id = 177 */ "FootALCMSwt",\
    /* Evend Id = 178 */ "LRDoorALCMLightLvlSet",\
    /* Evend Id = 179 */ "LRDoorALCMSwt",\
    /* Evend Id = 180 */ "LeftPanelALCMClrSet",\
    /* Evend Id = 181 */ "LeftPanelALCMLightLvlSet",\
    /* Evend Id = 182 */ "LeftPanelALCMSwt",\
    /* Evend Id = 183 */ "PassDoorALCMLightLvlSet",\
    /* Evend Id = 184 */ "RRDoorALCMClrSet",\
    /* Evend Id = 185 */ "RRDoorALCMLightLvlSet",\
    /* Evend Id = 186 */ "RRDoorALCMSwt",\
    /* Evend Id = 187 */ "RightPanelALCMClrSet",\
    /* Evend Id = 188 */ "RightPanelALCMLightLvlSet",\
    /* Evend Id = 189 */ "RightPanelALCMSwt",\
    /* Evend Id = 190 */ "RoofALCMSwt",\
    /* Evend Id = 191 */ "DrvSeatHeatgLvlSet_Nine",\
    /* Evend Id = 192 */ "PassSeatHeatgLvlSet_Nine",\
    /* Evend Id = 193 */ "RLSeatHeatgLvlSet_Nine",\
    /* Evend Id = 194 */ "RLSeatMassgModSet",\
    /* Evend Id = 195 */ "RRSeatHeatgLvlSet_Nine",\
    /* Evend Id = 196 */ "RRSeatMassgModSet",\
    /* Evend Id = 197 */ "SmtSeatSwt",\
    /* Evend Id = 198 */ "ADAS_Stub_CmplxInsct",\
    /* Evend Id = 199 */ "ADAS_Stub_CycCnt",\
    /* Evend Id = 200 */ "ADAS_Stub_FormOfWay",\
    /* Evend Id = 201 */ "ADAS_Stub_FuncRoadClass",\
    /* Evend Id = 202 */ "ADAS_Stub_LastStub",\
    /* Evend Id = 203 */ "ADAS_Stub_MsgTyp",\
    /* Evend Id = 204 */ "ADAS_Stub_NumOfLaneDrvDir",\
    /* Evend Id = 205 */ "ADAS_Stub_NumOfLaneOppDir",\
    /* Evend Id = 206 */ "ADAS_Stub_Offset",\
    /* Evend Id = 207 */ "ADAS_Stub_PartOfCalcRoute",\
    /* Evend Id = 208 */ "ADAS_Stub_PathIdx",\
    /* Evend Id = 209 */ "ADAS_Stub_RelProbb",\
    /* Evend Id = 210 */ "ADAS_Stub_Retr",\
    /* Evend Id = 211 */ "ADAS_Stub_RtOfWay",\
    /* Evend Id = 212 */ "ADAS_Stub_StubPathIdx",\
    /* Evend Id = 213 */ "ADAS_Stub_TurnAngl",\
    /* Evend Id = 214 */ "ADAS_Stub_Update",\
    /* Evend Id = 215 */ "ADAS_Seg_Brdg",\
    /* Evend Id = 216 */ "ADAS_Seg_BuildUpArea",\
    /* Evend Id = 217 */ "ADAS_Seg_CmplxInsct",\
    /* Evend Id = 218 */ "ADAS_Seg_CycCnt",\
    /* Evend Id = 219 */ "ADAS_Seg_DivideRoad",\
    /* Evend Id = 220 */ "ADAS_Seg_EffSpdLmt",\
    /* Evend Id = 221 */ "ADAS_Seg_EffSpdLmtTyp",\
    /* Evend Id = 222 */ "ADAS_Seg_FormOfWay",\
    /* Evend Id = 223 */ "ADAS_Seg_FuncRoadClass",\
    /* Evend Id = 224 */ "ADAS_Seg_MsgTyp",\
    /* Evend Id = 225 */ "ADAS_Seg_NumOfLaneDrvDir",\
    /* Evend Id = 226 */ "ADAS_Seg_NumOfLaneOppDir",\
    /* Evend Id = 227 */ "ADAS_Seg_Offset",\
    /* Evend Id = 228 */ "ADAS_Seg_PartOfCalcRoute",\
    /* Evend Id = 229 */ "ADAS_Seg_PathIdx",\
    /* Evend Id = 230 */ "ADAS_Seg_RelProbb",\
    /* Evend Id = 231 */ "ADAS_Seg_Retr",\
    /* Evend Id = 232 */ "ADAS_Seg_Tunnel",\
    /* Evend Id = 233 */ "ADAS_Seg_Update",\
    /* Evend Id = 234 */ "ADAS_ProfShort_AccurClass",\
    /* Evend Id = 235 */ "ADAS_ProfShort_CtrlPoint",\
    /* Evend Id = 236 */ "ADAS_ProfShort_CycCnt",\
    /* Evend Id = 237 */ "ADAS_ProfShort_Dist1",\
    /* Evend Id = 238 */ "ADAS_ProfShort_MsgTyp",\
    /* Evend Id = 239 */ "ADAS_ProfShort_Offset",\
    /* Evend Id = 240 */ "ADAS_ProfShort_PathIdx",\
    /* Evend Id = 241 */ "ADAS_ProfShort_ProfTyp",\
    /* Evend Id = 242 */ "ADAS_ProfShort_Retr",\
    /* Evend Id = 243 */ "ADAS_ProfShort_Update",\
    /* Evend Id = 244 */ "ADAS_ProfShort_Value0",\
    /* Evend Id = 245 */ "ADAS_ProfShort_Value1",\
    /* Evend Id = 246 */ "ADAS_ProfLong_CtrlPoint",\
    /* Evend Id = 247 */ "ADAS_ProfLong_CycCnt",\
    /* Evend Id = 248 */ "ADAS_ProfLong_MsgTyp",\
    /* Evend Id = 249 */ "ADAS_ProfLong_Offset",\
    /* Evend Id = 250 */ "ADAS_ProfLong_PathIdx",\
    /* Evend Id = 251 */ "ADAS_ProfLong_ProfTyp",\
    /* Evend Id = 252 */ "ADAS_ProfLong_Retr",\
    /* Evend Id = 253 */ "ADAS_ProfLong_Update",\
    /* Evend Id = 254 */ "ADAS_ProfLong_Value",\
    /* Evend Id = 255 */ "ACAIUReq_VR",\
    /* Evend Id = 256 */ "ACAQSReq_VR",\
    /* Evend Id = 257 */ "ACDualReq_VR",\
    /* Evend Id = 258 */ "ACPassTempReq_VR",\
    /* Evend Id = 259 */ "ACRearDefrstReq_VR",\
    /* Evend Id = 260 */ "ALCMClrSet",\
    /* Evend Id = 261 */ "ALCMRhmSwt",\
    /* Evend Id = 262 */ "ALCMStatSwt",\
    /* Evend Id = 263 */ "HUT_BeanIDReq",\
    /* Evend Id = 264 */ "HUT_EgyRecvrySet",\
    /* Evend Id = 265 */ "IPVolSet",\
    /* Evend Id = 266 */ "PASSwtReq_VR",\
    /* Evend Id = 267 */ "ACDrvSetTempReq_ETC_VR",\
    /* Evend Id = 268 */ "ACDrvSetTempSteplsReq_ETC_TC",\
    /* Evend Id = 269 */ "HUT_BattKeepTemp",\
    /* Evend Id = 270 */ "HUT_BattSOCLim",\
    /* Evend Id = 271 */ "HUT_ChrgnMode",\
    /* Evend Id = 272 */ "HUT_IntelBattTempMagSet",\
    /* Evend Id = 273 */ "HUT_IntelEngIdlChrgnSet",\
    /* Evend Id = 274 */ "HUT_RemtEngCtrl",\
    /* Evend Id = 275 */ "SuspLiftReq",\
    /* Evend Id = 276 */ "ACRearAirDistribModReq_VR",\
    /* Evend Id = 277 */ "ACRearBlwrSpdReq_VR",\
    /* Evend Id = 278 */ "ACRearBlwrsteplsSpdReq_TC",\
    /* Evend Id = 279 */ "ACZoneReq_VR",\
    /* Evend Id = 280 */ "AVMMediaVolLvlReq",\
    /* Evend Id = 281 */ "AVMSwtReq",\
    /* Evend Id = 282 */ "BackgroundLightLvlSet",\
    /* Evend Id = 283 */ "CSTSwt",\
    /* Evend Id = 284 */ "FPASChanSwtReq",\
    /* Evend Id = 285 */ "NaviMediaVolLvlReq",\
    /* Evend Id = 286 */ "OPDSwtSts",\
    /* Evend Id = 287 */ "PLGReq_VR",\
    /* Evend Id = 288 */ "RPASChanSwtReq",\
    /* Evend Id = 289 */ "WPC_SwtReq",\
    /* Evend Id = 290 */ "ACAIUReq_TC",\
    /* Evend Id = 291 */ "ACAQSReq_TC",\
    /* Evend Id = 292 */ "ACAirInletReq_TC",\
    /* Evend Id = 293 */ "ACAutoModReq_TC",\
    /* Evend Id = 294 */ "ACBlwrsteplsSpdReq_TC",\
    /* Evend Id = 295 */ "ACCmprReq_TC",\
    /* Evend Id = 296 */ "ACDrvAirDistribModReq_TC",\
    /* Evend Id = 297 */ "ACDrvTempDecReq_TC",\
    /* Evend Id = 298 */ "ACDrvTempIncReq_TC",\
    /* Evend Id = 299 */ "ACDualReq_TC",\
    /* Evend Id = 300 */ "ACFrntBlwrSpdDecReq_TC",\
    /* Evend Id = 301 */ "ACFrntBlwrSpdIncReq_TC",\
    /* Evend Id = 302 */ "ACFrntDefrstReq_TC",\
    /* Evend Id = 303 */ "ACFrntHMIDis_TC",\
    /* Evend Id = 304 */ "ACFrntPassTempDecReq_TC",\
    /* Evend Id = 305 */ "ACFrntPassTempIncReq_TC",\
    /* Evend Id = 306 */ "ACOffReq_TC",\
    /* Evend Id = 307 */ "ACRearBlwrSpdDecReq_TC",\
    /* Evend Id = 308 */ "ACRearBlwrSpdIncReq_TC",\
    /* Evend Id = 309 */ "ACRearHMIDis_TC",\
    /* Evend Id = 310 */ "ACZoneReq_TC",\
    /* Evend Id = 311 */ "BattSaveDelayTimeSet",\
    /* Evend Id = 312 */ "ChairMemPosnEna",\
    /* Evend Id = 313 */ "ChairMemPosnEna0",\
    /* Evend Id = 314 */ "ChairMemPosnEna1",\
    /* Evend Id = 315 */ "DomeLmpDlyTimSet",\
    /* Evend Id = 316 */ "DrvDrowsnsDetnSet",\
    /* Evend Id = 317 */ "FolwMeHomeDlyTimSet",\
    /* Evend Id = 318 */ "RearviewFoldModSet",\
    /* Evend Id = 319 */ "TranPMode_Req",\
    /* Evend Id = 320 */ "AMP_AudioVolVSCModReq",\
    /* Evend Id = 321 */ "AMP_BeepSourceSet",\
    /* Evend Id = 322 */ "AMP_FRAudioFaderSet",\
    /* Evend Id = 323 */ "AMP_HighFrqAudioSet",\
    /* Evend Id = 324 */ "AMP_LRAudioBalanceSet",\
    /* Evend Id = 325 */ "AMP_LRDrvSideSet",\
    /* Evend Id = 326 */ "AMP_LowFrqAudioSet",\
    /* Evend Id = 327 */ "AMP_MediaCallSourceSet",\
    /* Evend Id = 328 */ "AMP_MidFrqAudioSet",\
    /* Evend Id = 329 */ "AMP_MuteSet",\
    /* Evend Id = 330 */ "AMP_NaviSourceSet",\
    /* Evend Id = 331 */ "ANCSwtSet",\
    /* Evend Id = 332 */ "EnhdSiriSet",\
    /* Evend Id = 333 */ "RearWinHeatCmd_TC",\
    /* Evend Id = 334 */ "T_BOX_ECallSet",\
    /* Evend Id = 335 */ "VRTTSSourceSet",\
    /* Evend Id = 336 */ "AMP_BestListegPosnReq",\
    /* Evend Id = 337 */ "AMP_GetDTCInfoReq",\
    /* Evend Id = 338 */ "AMP_GetHWInfoReq",\
    /* Evend Id = 339 */ "AMP_GetIntVoltInfoReq",\
    /* Evend Id = 340 */ "AMP_GetSWInfoReq",\
    /* Evend Id = 341 */ "AMP_GetTempInfoReq",\
    /* Evend Id = 342 */ "AMP_HFMVolSet",\
    /* Evend Id = 343 */ "AMP_MainVolSet",\
    /* Evend Id = 344 */ "AMP_NaviVolSet",\
    /* Evend Id = 345 */ "AMP_TTSVolSet_VR",\
    /* Evend Id = 346 */ "AudioChanModSet",\
    /* Evend Id = 347 */ "HdPrivacyModeSet",\
    /* Evend Id = 348 */ "ICCSwtReq",\
    /* Evend Id = 349 */ "IESS_MdlInfoReq",\
    /* Evend Id = 350 */ "IESS_MdlSwtReq",\
    /* Evend Id = 351 */ "QLIPlusSurroundSet",\
    /* Evend Id = 352 */ "ACAirInletReq_VR",\
    /* Evend Id = 353 */ "ACAutoModReq_VR",\
    /* Evend Id = 354 */ "ACBlwrSpdReq_VR",\
    /* Evend Id = 355 */ "ACCmprReq_VR",\
    /* Evend Id = 356 */ "ACDrvAirDistribModReq_VR",\
    /* Evend Id = 357 */ "ACDrvTempReq_VR",\
    /* Evend Id = 358 */ "ACFrntDefrostReq_VR",\
    /* Evend Id = 359 */ "ACPowerReq_VR",\
    /* Evend Id = 360 */ "ACRearAirDistribModReq_TC",\
    /* Evend Id = 361 */ "ACRearAutoModReq_TC",\
    /* Evend Id = 362 */ "ACRearOffReq_TC",\
    /* Evend Id = 363 */ "AllTerrainDislSet",\
    /* Evend Id = 364 */ "DrvSeatHeatgLvlSet",\
    /* Evend Id = 365 */ "DrvSeatSupportLvlSet",\
    /* Evend Id = 366 */ "DrvSeatVentnLvlSet",\
    /* Evend Id = 367 */ "ElecSideSteppingSysSet",\
    /* Evend Id = 368 */ "PassSeatHeatgLvlSet",\
    /* Evend Id = 369 */ "PassSeatSupportLvlSet",\
    /* Evend Id = 370 */ "PassSeatVentnLvlSet",\
    /* Evend Id = 371 */ "RLSeatHeatgLvlSet",\
    /* Evend Id = 372 */ "RLSeatVentnLvlSet",\
    /* Evend Id = 373 */ "RRSeatHeatgLvlSet",\
    /* Evend Id = 374 */ "RRSeatVentnLvlSet",\
    /* Evend Id = 375 */ "RemUpgrdSts",\
    /* Evend Id = 376 */ "RoofModSet",\
    /* Evend Id = 377 */ "ContnPrkgReq",\
    /* Evend Id = 378 */ "PrkgCtrlModReq",\
    /* Evend Id = 379 */ "ChairMemPosnSet",\
    /* Evend Id = 380 */ "EPSSteerModSwtReq",\
    /* Evend Id = 381 */ "HUT_DrvModReq",\
    /* Evend Id = 382 */ "HUT_HybModReq",\
    /* Evend Id = 383 */ "OilLvlDispReq",\
    /* Evend Id = 384 */ "DampgDrvModeReq",\
    /* Evend Id = 385 */ "DrivingModReq_VR",\
    /* Evend Id = 386 */ "ORVMFoldSwt_HUT",\
}

/*
  Define : Nvm Can Signal Length
*/
#define SWC_IPC_NVM_CAN_SIGNAL_SSSSet_HUT_LENGTH                 1u
#define SWC_IPC_NVM_CAN_SIGNAL_DSTSwtReq_LENGTH                  1u
#define SWC_IPC_NVM_CAN_SIGNAL_DrvDrowsnsDetnSet_LENGTH          1u
#define SWC_IPC_NVM_CAN_SIGNAL_ALCMMasterSwt_LENGTH              1u
#define SWC_IPC_NVM_CAN_SIGNAL_ALCMLightLvlSet_LENGTH            1u
#define SWC_IPC_NVM_CAN_SIGNAL_ALCMClrSet_LENGTH                 1u
#define SWC_IPC_NVM_CAN_SIGNAL_ALCMStatSwt_LENGTH                1u
#define SWC_IPC_NVM_CAN_SIGNAL_ALCMRhmSwt_LENGTH                 1u
#define SWC_IPC_NVM_CAN_SIGNAL_ALCMDynModSet_LENGTH              1u
#define SWC_IPC_NVM_CAN_SIGNAL_ALCMPartitionSwt_LENGTH           1u
#define SWC_IPC_NVM_CAN_SIGNAL_ALCMBreSwt_LENGTH                 1u
#define SWC_IPC_NVM_CAN_SIGNAL_LeftPanelALCMSwt_LENGTH           1u
#define SWC_IPC_NVM_CAN_SIGNAL_RightPanelALCMSwt_LENGTH          1u
#define SWC_IPC_NVM_CAN_SIGNAL_DrvDoorALCMSwt_LENGTH             1u
#define SWC_IPC_NVM_CAN_SIGNAL_PassDoorALCMSwt_LENGTH            1u
#define SWC_IPC_NVM_CAN_SIGNAL_LRDoorALCMSwt_LENGTH              1u
#define SWC_IPC_NVM_CAN_SIGNAL_RRDoorALCMSwt_LENGTH              1u
#define SWC_IPC_NVM_CAN_SIGNAL_FootALCMSwt_LENGTH                1u
#define SWC_IPC_NVM_CAN_SIGNAL_RoofALCMSwt_LENGTH                1u
#define SWC_IPC_NVM_CAN_SIGNAL_PPMIBSRSwtSet_LENGTH              1u
#define SWC_IPC_NVM_CAN_SIGNAL_PPMIHWSwtSet_LENGTH               1u
#define SWC_IPC_NVM_CAN_SIGNAL_ChairMemPosnEna_LENGTH            1u
#define SWC_IPC_NVM_CAN_SIGNAL_DrvSeatMassgModSet_LENGTH         1u
#define SWC_IPC_NVM_CAN_SIGNAL_PassSeatMassgModSet_LENGTH        1u
#define SWC_IPC_NVM_CAN_SIGNAL_RLSeatMassgModSet_LENGTH          1u
#define SWC_IPC_NVM_CAN_SIGNAL_RRSeatMassgModSet_LENGTH          1u
#define SWC_IPC_NVM_CAN_SIGNAL_ChairMemPosnSetResult_LENGTH      1u
#define SWC_IPC_NVM_CAN_SIGNAL_DoorUnlockModSet_LENGTH           1u
#define SWC_IPC_NVM_CAN_SIGNAL_SpdAutoLockModSet_LENGTH          1u
#define SWC_IPC_NVM_CAN_SIGNAL_FlaoutUnlockSet_LENGTH            1u
#define SWC_IPC_NVM_CAN_SIGNAL_LockPromptFunSet_LENGTH           1u
#define SWC_IPC_NVM_CAN_SIGNAL_ActvEntryUnlockSet_LENGTH         1u
#define SWC_IPC_NVM_CAN_SIGNAL_ActvEntryLockSet_LENGTH           1u
#define SWC_IPC_NVM_CAN_SIGNAL_BTAPAEntryLockSet_LENGTH          1u
#define SWC_IPC_NVM_CAN_SIGNAL_BTAPALvngUnlockSet_LENGTH         1u
#define SWC_IPC_NVM_CAN_SIGNAL_RearviewFoldModSet_LENGTH         1u
#define SWC_IPC_NVM_CAN_SIGNAL_OrvmPosnEnaSts_LENGTH             1u
#define SWC_IPC_NVM_CAN_SIGNAL_AutoWshWipSet_LENGTH              1u
#define SWC_IPC_NVM_CAN_SIGNAL_ElecSideSteppingSysSet_LENGTH     1u
#define SWC_IPC_NVM_CAN_SIGNAL_AllTerrainDislSet_LENGTH          1u
#define SWC_IPC_NVM_CAN_SIGNAL_RoofModSet_LENGTH                 1u
#define SWC_IPC_NVM_CAN_SIGNAL_FCTASwtReq_LENGTH                 1u
#define SWC_IPC_NVM_CAN_SIGNAL_FCTABrkSwtReq_LENGTH              1u
#define SWC_IPC_NVM_CAN_SIGNAL_FCW_SnvtySet_LENGTH               1u
#define SWC_IPC_NVM_CAN_SIGNAL_AESSwtReq_LENGTH                  1u
#define SWC_IPC_NVM_CAN_SIGNAL_LSSSwtReq_LENGTH                  1u
#define SWC_IPC_NVM_CAN_SIGNAL_LDWSwtReq_LENGTH                  1u
#define SWC_IPC_NVM_CAN_SIGNAL_LKASwtReq_LENGTH                  1u
#define SWC_IPC_NVM_CAN_SIGNAL_LCKSwtReq_LENGTH                  1u
#define SWC_IPC_NVM_CAN_SIGNAL_ELKSwtReq_LENGTH                  1u
#define SWC_IPC_NVM_CAN_SIGNAL_IntelligentEvaSwtReq_LENGTH       1u
#define SWC_IPC_NVM_CAN_SIGNAL_LSSWarnFormSwtReq_LENGTH          1u
#define SWC_IPC_NVM_CAN_SIGNAL_IFC_SnvtySet_LENGTH               1u
#define SWC_IPC_NVM_CAN_SIGNAL_LCASwtReq_LENGTH                  1u
#define SWC_IPC_NVM_CAN_SIGNAL_DOWSwtReq_LENGTH                  1u
#define SWC_IPC_NVM_CAN_SIGNAL_RCWSwtReq_LENGTH                  1u
#define SWC_IPC_NVM_CAN_SIGNAL_RCTASwtReq_LENGTH                 1u
#define SWC_IPC_NVM_CAN_SIGNAL_RCTABrkSwtReq_LENGTH              1u
#define SWC_IPC_NVM_CAN_SIGNAL_TSRSwtReq_LENGTH                  1u
#define SWC_IPC_NVM_CAN_SIGNAL_TSRWarnSwtReq_LENGTH              1u
#define SWC_IPC_NVM_CAN_SIGNAL_ISLSwtReq_LENGTH                  1u
#define SWC_IPC_NVM_CAN_SIGNAL_TSR_SnvtySet_LENGTH               1u
#define SWC_IPC_NVM_CAN_SIGNAL_HWA_SwtReq_LENGTH                 1u
#define SWC_IPC_NVM_CAN_SIGNAL_NOH_Swt_Req_LENGTH                1u
#define SWC_IPC_NVM_CAN_SIGNAL_LaneChngCfmSwt_LENGTH             1u
#define SWC_IPC_NVM_CAN_SIGNAL_AutoSpdSetSwt_LENGTH              1u
#define SWC_IPC_NVM_CAN_SIGNAL_ALC_SwtReq_LENGTH                 1u
#define SWC_IPC_NVM_CAN_SIGNAL_HWA_SnvtySet_LENGTH               1u
#define SWC_IPC_NVM_CAN_SIGNAL_BattSaveDelayTimeSet_LENGTH       1u
#define SWC_IPC_NVM_CAN_SIGNAL_DomeLmpDlyTimSet_LENGTH           1u
#define SWC_IPC_NVM_CAN_SIGNAL_FolwMeHomeDlyTimSet_LENGTH        1u
#define SWC_IPC_NVM_CAN_SIGNAL_SportModLightSet_LENGTH           1u
#define SWC_IPC_NVM_CAN_SIGNAL_SeekVehSet_LENGTH                 1u
#define SWC_IPC_NVM_CAN_SIGNAL_ApproachLampSet_LENGTH            1u
#define SWC_IPC_NVM_CAN_SIGNAL_PASExitSpdSwt_LENGTH              1u
#define SWC_IPC_NVM_CAN_SIGNAL_HUT_EgyRecvrySet_LENGTH           1u
#define SWC_IPC_NVM_CAN_SIGNAL_ClsWinSpdSet_LENGTH               1u
#define SWC_IPC_NVM_CAN_SIGNAL_LockWinSet_LENGTH                 1u
#define SWC_IPC_NVM_CAN_SIGNAL_ABSLmpSet_LENGTH                  1u
#define SWC_IPC_NVM_CAN_SIGNAL_SteerCorrnReq_LENGTH              1u
#define SWC_IPC_NVM_CAN_SIGNAL_AutoEasyAcsReq_LENGTH             1u
#define SWC_IPC_NVM_CAN_SIGNAL_JackModeReq_LENGTH                1u
#define SWC_IPC_NVM_CAN_SIGNAL_TrailerModeReq_LENGTH             1u
#define SWC_IPC_NVM_CAN_SIGNAL_RearLvlKickModReq_LENGTH          1u
#define SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_TOD_LENGTH       1u
#define SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_ECM_LENGTH       1u
#define SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_TCU_LENGTH       1u
#define SWC_IPC_NVM_CAN_SIGNAL_EPSSteerModSwtReq_LENGTH          1u
#define SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_ESP_LENGTH       1u
#define SWC_IPC_NVM_CAN_SIGNAL_DampgDrvModeReq_LENGTH            1u
#define SWC_IPC_NVM_CAN_SIGNAL_RRSeatMassgLvlSet_LENGTH          1u
#define SWC_IPC_NVM_CAN_SIGNAL_ESS_PedSwtReq_LENGTH              1u
#define SWC_IPC_NVM_CAN_SIGNAL_ESS_VehSwtReq_LENGTH              1u
#define SWC_IPC_NVM_CAN_SIGNAL_BackgroundLightLvlSet_LENGTH      1u
#define SWC_IPC_NVM_CAN_SIGNAL_TranPMode_Req_LENGTH              1u
#define SWC_IPC_NVM_CAN_SIGNAL_AutoDryingSwt_LENGTH              1u
#define SWC_IPC_NVM_CAN_SIGNAL_AVMAutoSet_LENGTH                 1u
#define SWC_IPC_NVM_CAN_SIGNAL_NaturalWindReq_LENGTH             1u
#define SWC_IPC_NVM_CAN_SIGNAL_NaturalWindModReq_LENGTH          1u
#define SWC_IPC_NVM_CAN_SIGNAL_NaturalWindUpLimit_LENGTH         1u
#define SWC_IPC_NVM_CAN_SIGNAL_NaturalWindLowLimit_LENGTH        1u
#define SWC_IPC_NVM_CAN_SIGNAL_NaturalWindPeriod_LENGTH          1u
#define SWC_IPC_NVM_CAN_SIGNAL_BriCmp_LENGTH                     1u
#define SWC_IPC_NVM_CAN_SIGNAL_DrvgModeMemReq_LENGTH             1u

/*
  Define : Nvm Can Signal Offset
*/
#define SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_START                 0u
#define SWC_IPC_NVM_CAN_SIGNAL_SSSSet_HUT_OFFSET                 SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_START
#define SWC_IPC_NVM_CAN_SIGNAL_DSTSwtReq_OFFSET                  SWC_IPC_NVM_CAN_SIGNAL_SSSSet_HUT_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_SSSSet_HUT_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_DrvDrowsnsDetnSet_OFFSET          SWC_IPC_NVM_CAN_SIGNAL_DSTSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_DSTSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ALCMMasterSwt_OFFSET              SWC_IPC_NVM_CAN_SIGNAL_DrvDrowsnsDetnSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_DrvDrowsnsDetnSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ALCMLightLvlSet_OFFSET            SWC_IPC_NVM_CAN_SIGNAL_ALCMMasterSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ALCMMasterSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ALCMClrSet_OFFSET                 SWC_IPC_NVM_CAN_SIGNAL_ALCMLightLvlSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ALCMLightLvlSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ALCMStatSwt_OFFSET                SWC_IPC_NVM_CAN_SIGNAL_ALCMClrSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ALCMClrSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ALCMRhmSwt_OFFSET                 SWC_IPC_NVM_CAN_SIGNAL_ALCMStatSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ALCMStatSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ALCMDynModSet_OFFSET              SWC_IPC_NVM_CAN_SIGNAL_ALCMRhmSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ALCMRhmSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ALCMPartitionSwt_OFFSET           SWC_IPC_NVM_CAN_SIGNAL_ALCMDynModSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ALCMDynModSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ALCMBreSwt_OFFSET                 SWC_IPC_NVM_CAN_SIGNAL_ALCMPartitionSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ALCMPartitionSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_LeftPanelALCMSwt_OFFSET           SWC_IPC_NVM_CAN_SIGNAL_ALCMBreSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ALCMBreSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_RightPanelALCMSwt_OFFSET          SWC_IPC_NVM_CAN_SIGNAL_LeftPanelALCMSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_LeftPanelALCMSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_DrvDoorALCMSwt_OFFSET             SWC_IPC_NVM_CAN_SIGNAL_RightPanelALCMSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_RightPanelALCMSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_PassDoorALCMSwt_OFFSET            SWC_IPC_NVM_CAN_SIGNAL_DrvDoorALCMSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_DrvDoorALCMSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_LRDoorALCMSwt_OFFSET              SWC_IPC_NVM_CAN_SIGNAL_PassDoorALCMSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_PassDoorALCMSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_RRDoorALCMSwt_OFFSET              SWC_IPC_NVM_CAN_SIGNAL_LRDoorALCMSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_LRDoorALCMSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_FootALCMSwt_OFFSET                SWC_IPC_NVM_CAN_SIGNAL_RRDoorALCMSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_RRDoorALCMSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_RoofALCMSwt_OFFSET                SWC_IPC_NVM_CAN_SIGNAL_FootALCMSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_FootALCMSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_PPMIBSRSwtSet_OFFSET              SWC_IPC_NVM_CAN_SIGNAL_RoofALCMSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_RoofALCMSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_PPMIHWSwtSet_OFFSET               SWC_IPC_NVM_CAN_SIGNAL_PPMIBSRSwtSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_PPMIBSRSwtSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ChairMemPosnEna_OFFSET            SWC_IPC_NVM_CAN_SIGNAL_PPMIHWSwtSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_PPMIHWSwtSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_DrvSeatMassgModSet_OFFSET         SWC_IPC_NVM_CAN_SIGNAL_ChairMemPosnEna_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ChairMemPosnEna_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_PassSeatMassgModSet_OFFSET        SWC_IPC_NVM_CAN_SIGNAL_DrvSeatMassgModSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_DrvSeatMassgModSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_RLSeatMassgModSet_OFFSET          SWC_IPC_NVM_CAN_SIGNAL_PassSeatMassgModSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_PassSeatMassgModSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_RRSeatMassgModSet_OFFSET          SWC_IPC_NVM_CAN_SIGNAL_RLSeatMassgModSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_RLSeatMassgModSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ChairMemPosnSetResult_OFFSET      SWC_IPC_NVM_CAN_SIGNAL_RRSeatMassgModSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_RRSeatMassgModSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_DoorUnlockModSet_OFFSET           SWC_IPC_NVM_CAN_SIGNAL_ChairMemPosnSetResult_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ChairMemPosnSetResult_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_SpdAutoLockModSet_OFFSET          SWC_IPC_NVM_CAN_SIGNAL_DoorUnlockModSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_DoorUnlockModSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_FlaoutUnlockSet_OFFSET            SWC_IPC_NVM_CAN_SIGNAL_SpdAutoLockModSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_SpdAutoLockModSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_LockPromptFunSet_OFFSET           SWC_IPC_NVM_CAN_SIGNAL_FlaoutUnlockSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_FlaoutUnlockSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ActvEntryUnlockSet_OFFSET         SWC_IPC_NVM_CAN_SIGNAL_LockPromptFunSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_LockPromptFunSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ActvEntryLockSet_OFFSET           SWC_IPC_NVM_CAN_SIGNAL_ActvEntryUnlockSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ActvEntryUnlockSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_BTAPAEntryLockSet_OFFSET          SWC_IPC_NVM_CAN_SIGNAL_ActvEntryLockSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ActvEntryLockSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_BTAPALvngUnlockSet_OFFSET         SWC_IPC_NVM_CAN_SIGNAL_BTAPAEntryLockSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_BTAPAEntryLockSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_RearviewFoldModSet_OFFSET         SWC_IPC_NVM_CAN_SIGNAL_BTAPALvngUnlockSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_BTAPALvngUnlockSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_OrvmPosnEnaSts_OFFSET             SWC_IPC_NVM_CAN_SIGNAL_RearviewFoldModSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_RearviewFoldModSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_AutoWshWipSet_OFFSET              SWC_IPC_NVM_CAN_SIGNAL_OrvmPosnEnaSts_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_OrvmPosnEnaSts_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ElecSideSteppingSysSet_OFFSET     SWC_IPC_NVM_CAN_SIGNAL_AutoWshWipSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_AutoWshWipSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_AllTerrainDislSet_OFFSET          SWC_IPC_NVM_CAN_SIGNAL_ElecSideSteppingSysSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ElecSideSteppingSysSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_RoofModSet_OFFSET                 SWC_IPC_NVM_CAN_SIGNAL_AllTerrainDislSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_AllTerrainDislSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_FCTASwtReq_OFFSET                 SWC_IPC_NVM_CAN_SIGNAL_RoofModSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_RoofModSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_FCTABrkSwtReq_OFFSET              SWC_IPC_NVM_CAN_SIGNAL_FCTASwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_FCTASwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_FCW_SnvtySet_OFFSET               SWC_IPC_NVM_CAN_SIGNAL_FCTABrkSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_FCTABrkSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_AESSwtReq_OFFSET                  SWC_IPC_NVM_CAN_SIGNAL_FCW_SnvtySet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_FCW_SnvtySet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_LSSSwtReq_OFFSET                  SWC_IPC_NVM_CAN_SIGNAL_AESSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_AESSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_LDWSwtReq_OFFSET                  SWC_IPC_NVM_CAN_SIGNAL_LSSSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_LSSSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_LKASwtReq_OFFSET                  SWC_IPC_NVM_CAN_SIGNAL_LDWSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_LDWSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_LCKSwtReq_OFFSET                  SWC_IPC_NVM_CAN_SIGNAL_LKASwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_LKASwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ELKSwtReq_OFFSET                  SWC_IPC_NVM_CAN_SIGNAL_LCKSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_LCKSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_IntelligentEvaSwtReq_OFFSET       SWC_IPC_NVM_CAN_SIGNAL_ELKSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ELKSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_LSSWarnFormSwtReq_OFFSET          SWC_IPC_NVM_CAN_SIGNAL_IntelligentEvaSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_IntelligentEvaSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_IFC_SnvtySet_OFFSET               SWC_IPC_NVM_CAN_SIGNAL_LSSWarnFormSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_LSSWarnFormSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_LCASwtReq_OFFSET                  SWC_IPC_NVM_CAN_SIGNAL_IFC_SnvtySet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_IFC_SnvtySet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_DOWSwtReq_OFFSET                  SWC_IPC_NVM_CAN_SIGNAL_LCASwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_LCASwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_RCWSwtReq_OFFSET                  SWC_IPC_NVM_CAN_SIGNAL_DOWSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_DOWSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_RCTASwtReq_OFFSET                 SWC_IPC_NVM_CAN_SIGNAL_RCWSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_RCWSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_RCTABrkSwtReq_OFFSET              SWC_IPC_NVM_CAN_SIGNAL_RCTASwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_RCTASwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_TSRSwtReq_OFFSET                  SWC_IPC_NVM_CAN_SIGNAL_RCTABrkSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_RCTABrkSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_TSRWarnSwtReq_OFFSET              SWC_IPC_NVM_CAN_SIGNAL_TSRSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_TSRSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ISLSwtReq_OFFSET                  SWC_IPC_NVM_CAN_SIGNAL_TSRWarnSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_TSRWarnSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_TSR_SnvtySet_OFFSET               SWC_IPC_NVM_CAN_SIGNAL_ISLSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ISLSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_HWA_SwtReq_OFFSET                 SWC_IPC_NVM_CAN_SIGNAL_TSR_SnvtySet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_TSR_SnvtySet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_NOH_Swt_Req_OFFSET                SWC_IPC_NVM_CAN_SIGNAL_HWA_SwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_HWA_SwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_LaneChngCfmSwt_OFFSET             SWC_IPC_NVM_CAN_SIGNAL_NOH_Swt_Req_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_NOH_Swt_Req_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_AutoSpdSetSwt_OFFSET              SWC_IPC_NVM_CAN_SIGNAL_LaneChngCfmSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_LaneChngCfmSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ALC_SwtReq_OFFSET                 SWC_IPC_NVM_CAN_SIGNAL_AutoSpdSetSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_AutoSpdSetSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_HWA_SnvtySet_OFFSET               SWC_IPC_NVM_CAN_SIGNAL_ALC_SwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ALC_SwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_BattSaveDelayTimeSet_OFFSET       SWC_IPC_NVM_CAN_SIGNAL_HWA_SnvtySet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_HWA_SnvtySet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_DomeLmpDlyTimSet_OFFSET           SWC_IPC_NVM_CAN_SIGNAL_BattSaveDelayTimeSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_BattSaveDelayTimeSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_FolwMeHomeDlyTimSet_OFFSET        SWC_IPC_NVM_CAN_SIGNAL_DomeLmpDlyTimSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_DomeLmpDlyTimSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_SportModLightSet_OFFSET           SWC_IPC_NVM_CAN_SIGNAL_FolwMeHomeDlyTimSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_FolwMeHomeDlyTimSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_SeekVehSet_OFFSET                 SWC_IPC_NVM_CAN_SIGNAL_SportModLightSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_SportModLightSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ApproachLampSet_OFFSET            SWC_IPC_NVM_CAN_SIGNAL_SeekVehSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_SeekVehSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_PASExitSpdSwt_OFFSET              SWC_IPC_NVM_CAN_SIGNAL_ApproachLampSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ApproachLampSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_HUT_EgyRecvrySet_OFFSET           SWC_IPC_NVM_CAN_SIGNAL_PASExitSpdSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_PASExitSpdSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ClsWinSpdSet_OFFSET               SWC_IPC_NVM_CAN_SIGNAL_HUT_EgyRecvrySet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_HUT_EgyRecvrySet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_LockWinSet_OFFSET                 SWC_IPC_NVM_CAN_SIGNAL_ClsWinSpdSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ClsWinSpdSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ABSLmpSet_OFFSET                  SWC_IPC_NVM_CAN_SIGNAL_LockWinSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_LockWinSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_SteerCorrnReq_OFFSET              SWC_IPC_NVM_CAN_SIGNAL_ABSLmpSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ABSLmpSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_AutoEasyAcsReq_OFFSET             SWC_IPC_NVM_CAN_SIGNAL_SteerCorrnReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_SteerCorrnReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_JackModeReq_OFFSET                SWC_IPC_NVM_CAN_SIGNAL_AutoEasyAcsReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_AutoEasyAcsReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_TrailerModeReq_OFFSET             SWC_IPC_NVM_CAN_SIGNAL_JackModeReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_JackModeReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_RearLvlKickModReq_OFFSET          SWC_IPC_NVM_CAN_SIGNAL_TrailerModeReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_TrailerModeReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_TOD_OFFSET       SWC_IPC_NVM_CAN_SIGNAL_RearLvlKickModReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_RearLvlKickModReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_ECM_OFFSET       SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_TOD_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_TOD_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_TCU_OFFSET       SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_ECM_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_ECM_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_EPSSteerModSwtReq_OFFSET          SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_TCU_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_TCU_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_ESP_OFFSET       SWC_IPC_NVM_CAN_SIGNAL_EPSSteerModSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_EPSSteerModSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_DampgDrvModeReq_OFFSET            SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_ESP_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_ESP_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_RRSeatMassgLvlSet_OFFSET          SWC_IPC_NVM_CAN_SIGNAL_DampgDrvModeReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_DampgDrvModeReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ESS_PedSwtReq_OFFSET              SWC_IPC_NVM_CAN_SIGNAL_RRSeatMassgLvlSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_RRSeatMassgLvlSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_ESS_VehSwtReq_OFFSET              SWC_IPC_NVM_CAN_SIGNAL_ESS_PedSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ESS_PedSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_BackgroundLightLvlSet_OFFSET      SWC_IPC_NVM_CAN_SIGNAL_ESS_VehSwtReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_ESS_VehSwtReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_TranPMode_Req_OFFSET              SWC_IPC_NVM_CAN_SIGNAL_BackgroundLightLvlSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_BackgroundLightLvlSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_AutoDryingSwt_OFFSET              SWC_IPC_NVM_CAN_SIGNAL_TranPMode_Req_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_TranPMode_Req_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_AVMAutoSet_OFFSET                 SWC_IPC_NVM_CAN_SIGNAL_AutoDryingSwt_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_AutoDryingSwt_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_NaturalWindReq_OFFSET             SWC_IPC_NVM_CAN_SIGNAL_AVMAutoSet_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_AVMAutoSet_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_NaturalWindModReq_OFFSET          SWC_IPC_NVM_CAN_SIGNAL_NaturalWindReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_NaturalWindReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_NaturalWindUpLimit_OFFSET         SWC_IPC_NVM_CAN_SIGNAL_NaturalWindModReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_NaturalWindModReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_NaturalWindLowLimit_OFFSET        SWC_IPC_NVM_CAN_SIGNAL_NaturalWindUpLimit_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_NaturalWindUpLimit_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_NaturalWindPeriod_OFFSET          SWC_IPC_NVM_CAN_SIGNAL_NaturalWindLowLimit_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_NaturalWindLowLimit_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_BriCmp_OFFSET                     SWC_IPC_NVM_CAN_SIGNAL_NaturalWindPeriod_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_NaturalWindPeriod_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_DrvgModeMemReq_OFFSET             SWC_IPC_NVM_CAN_SIGNAL_BriCmp_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_BriCmp_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_LENGTH                SWC_IPC_NVM_CAN_SIGNAL_DrvgModeMemReq_OFFSET + SWC_IPC_NVM_CAN_SIGNAL_DrvgModeMemReq_LENGTH
#define SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET           SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_LENGTH + 1u

/*
  Define : Can Signal Attribute
*/
#ifdef COMEX_SIGNAL_RX_T_BOX_FD1_0X33

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD1_T_BOX_AUDIOMUTEREQ     \
        {  /*T_BOX_FD1 : T_BOX_AUDIOMUTEREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_BOX_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)3342944u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD1_T_BOX_AUDIOMUTEREQ     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD1_0X33 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD1_0X33

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD1_T_BOX_PM25AIRQLVL     \
        {  /*T_BOX_FD1 : T_BOX_PM25AIRQLVL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_BOX_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)3347904u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD1_T_BOX_PM25AIRQLVL     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD1_0X33 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD1_0X33

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD1_T_BOX_PM25DENS     \
        {  /*T_BOX_FD1 : T_BOX_PM25DENS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_BOX_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)3355040u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD1_T_BOX_PM25DENS     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD1_0X33 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD1_0X33

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD1_T_BOX_REMTDOORLOCKCTRL     \
        {  /*T_BOX_FD1 : T_BOX_REMTDOORLOCKCTRL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_BOX_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)3342832u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD1_T_BOX_REMTDOORLOCKCTRL     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD1_0X33 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMBRESWT_OLE     \
        {  /*HUT7 : ALCMBRESWT_OLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ALCMBreSwt_OLE, \
            /*SignalId */ (uint32)4457104u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMBRESWT_OLE     \

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMCLRSET_OLE     \
        {  /*HUT7 : ALCMCLRSET_OLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ALCMClrSet_OLE, \
            /*SignalId */ (uint32)4458336u, \
            /*StartBit */ (uint16)14u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMCLRSET_OLE     \

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMDYNMODSET_OLE     \
        {  /*HUT7 : ALCMDYNMODSET_OLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ALCMDynModSet_OLE, \
            /*SignalId */ (uint32)4457968u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMDYNMODSET_OLE     \

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMRDMSWT_OLE     \
        {  /*HUT7 : ALCMRDMSWT_OLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ALCMRdmSwt_OLE, \
            /*SignalId */ (uint32)4457072u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMRDMSWT_OLE     \

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMRHMSWT_OLE     \
        {  /*HUT7 : ALCMRHMSWT_OLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ALCMRhmSwt_OLE, \
            /*SignalId */ (uint32)4456720u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMRHMSWT_OLE     \

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMSTATSWT_OLE     \
        {  /*HUT7 : ALCMSTATSWT_OLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ALCMStatSwt_OLE, \
            /*SignalId */ (uint32)4456944u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMSTATSWT_OLE     \

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_CHAIRMEMPOSNENA_PASS     \
        {  /*HUT7 : CHAIRMEMPOSNENA_PASS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnEna_Pass, \
            /*SignalId */ (uint32)4457232u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_CHAIRMEMPOSNENA_PASS     \

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_CHAIRMEMPOSNSETSWT_PASS     \
        {  /*HUT7 : CHAIRMEMPOSNSETSWT_PASS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnSetSwt_Pass, \
            /*SignalId */ (uint32)4458864u, \
            /*StartBit */ (uint16)37u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_CHAIRMEMPOSNSETSWT_PASS     \

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_HUT_VMDRINITALARMDLYSET     \
        {  /*HUT7 : HUT_VMDRINITALARMDLYSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_VMDRInitAlarmDlySet, \
            /*SignalId */ (uint32)4456800u, \
            /*StartBit */ (uint16)5u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_HUT_VMDRINITALARMDLYSET     \

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_HUT_VMDRTMPMONFCTNSET     \
        {  /*HUT7 : HUT_VMDRTMPMONFCTNSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_VMDRTmpMonFctnSet, \
            /*SignalId */ (uint32)4456928u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_HUT_VMDRTMPMONFCTNSET     \

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_OTA_UPGRDMODREQ     \
        {  /*HUT7 : OTA_UPGRDMODREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_OTA_UpgrdModReq, \
            /*SignalId */ (uint32)4458672u, \
            /*StartBit */ (uint16)34u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_OTA_UPGRDMODREQ     \

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_SMTCSASWT     \
        {  /*HUT7 : SMTCSASWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SmtCsaSwt, \
            /*SignalId */ (uint32)4459808u, \
            /*StartBit */ (uint16)52u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_SMTCSASWT     \

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_AUTODEFROST_TC     \
        {  /*HUT6 : AUTODEFROST_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AUTODefrost_TC, \
            /*SignalId */ (uint32)4850080u, \
            /*StartBit */ (uint16)6u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_AUTODEFROST_TC     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_AUTODEFROST_VR     \
        {  /*HUT6 : AUTODEFROST_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AUTODefrost_VR, \
            /*SignalId */ (uint32)4849952u, \
            /*StartBit */ (uint16)4u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_AUTODEFROST_VR     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_AUTOAVMSWSET_CMD     \
        {  /*HUT6 : AUTOAVMSWSET_CMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AutoAVMSwSet_Cmd, \
            /*SignalId */ (uint32)4851504u, \
            /*StartBit */ (uint16)57u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_AUTOAVMSWSET_CMD     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_AUTOVIEWCHGCMD     \
        {  /*HUT6 : AUTOVIEWCHGCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AutoViewChgCmd, \
            /*SignalId */ (uint32)4851440u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_AUTOVIEWCHGCMD     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_CARMDLDISPCMD     \
        {  /*HUT6 : CARMDLDISPCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_CarMdlDispCmd, \
            /*SignalId */ (uint32)4851696u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_CARMDLDISPCMD     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_CARMDLTRSPRCYSWTCMD     \
        {  /*HUT6 : CARMDLTRSPRCYSWTCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_CarMdlTrsprcySwtCmd, \
            /*SignalId */ (uint32)4851248u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_CARMDLTRSPRCYSWTCMD     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_FPAS_AUTOMODSWT     \
        {  /*HUT6 : FPAS_AUTOMODSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_FPAS_AutoModSwt, \
            /*SignalId */ (uint32)4851600u, \
            /*StartBit */ (uint16)60u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_FPAS_AUTOMODSWT     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_GUID_OVL_DISPLAY_CMD     \
        {  /*HUT6 : GUID_OVL_DISPLAY_CMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_Guid_Ovl_Display_Cmd, \
            /*SignalId */ (uint32)4849904u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_GUID_OVL_DISPLAY_CMD     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_LANECALACTVTCMD     \
        {  /*HUT6 : LANECALACTVTCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LaneCalActvtCmd, \
            /*SignalId */ (uint32)4851024u, \
            /*StartBit */ (uint16)42u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_LANECALACTVTCMD     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_MEBSWTSET     \
        {  /*HUT6 : MEBSWTSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MEBSwtSet, \
            /*SignalId */ (uint32)4851632u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_MEBSWTSET     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_MODCHGREQ     \
        {  /*HUT6 : MODCHGREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MODChgReq, \
            /*SignalId */ (uint32)4851664u, \
            /*StartBit */ (uint16)62u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_MODCHGREQ     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_MDLCOLRCHGCMD     \
        {  /*HUT6 : MDLCOLRCHGCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MdlColrChgCmd, \
            /*SignalId */ (uint32)4851376u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_MDLCOLRCHGCMD     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_RADAR_DISPCMD     \
        {  /*HUT6 : RADAR_DISPCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_Radar_DispCmd, \
            /*SignalId */ (uint32)4850960u, \
            /*StartBit */ (uint16)40u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_RADAR_DISPCMD     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_SGL_VIEW_SEL     \
        {  /*HUT6 : SGL_VIEW_SEL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_Sgl_View_Sel, \
            /*SignalId */ (uint32)4854336u, \
            /*StartBit */ (uint16)36u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_SGL_VIEW_SEL     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_SWTOFIELDCALRSTCMD     \
        {  /*HUT6 : SWTOFIELDCALRSTCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SwToFieldCalRstCmd, \
            /*SignalId */ (uint32)4851536u, \
            /*StartBit */ (uint16)58u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_SWTOFIELDCALRSTCMD     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_VIEW_SOFTSWITCHCMD     \
        {  /*HUT6 : VIEW_SOFTSWITCHCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_View_SoftswitchCmd, \
            /*SignalId */ (uint32)4851568u, \
            /*StartBit */ (uint16)59u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_VIEW_SOFTSWITCHCMD     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_WSHSOFTSWT     \
        {  /*HUT6 : WSHSOFTSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_WshSoftSwt, \
            /*SignalId */ (uint32)4851472u, \
            /*StartBit */ (uint16)56u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_WSHSOFTSWT     \

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_RX_GLO_NASS1_0X56

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GLO_NASS1_E_CALLSTS     \
        {  /*GLO_NASS1 : E_CALLSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_GLO_NASS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)5636272u, \
            /*StartBit */ (uint16)2u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GLO_NASS1_E_CALLSTS     \

#endif /* COMEX_SIGNAL_RX_GLO_NASS1_0X56 */

#ifdef COMEX_SIGNAL_RX_GLO_NASS1_0X56

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GLO_NASS1_QUIETVOICEREQ     \
        {  /*GLO_NASS1 : QUIETVOICEREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_GLO_NASS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)5636336u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GLO_NASS1_QUIETVOICEREQ     \

#endif /* COMEX_SIGNAL_RX_GLO_NASS1_0X56 */

#ifdef COMEX_SIGNAL_RX_HCU_FD1_0X60

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_ACCELPEDALPOSN     \
        {  /*HCU_FD1 : HCU_ACCELPEDALPOSN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)6317952u, \
            /*StartBit */ (uint16)103u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_ACCELPEDALPOSN     \

#endif /* COMEX_SIGNAL_RX_HCU_FD1_0X60 */

#ifdef COMEX_SIGNAL_RX_HCU_FD1_0X60

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_ACCELPEDALPOSNVALID     \
        {  /*HCU_FD1 : HCU_ACCELPEDALPOSNVALID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)6295536u, \
            /*StartBit */ (uint16)127u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_ACCELPEDALPOSNVALID     \

#endif /* COMEX_SIGNAL_RX_HCU_FD1_0X60 */

#ifdef COMEX_SIGNAL_RX_HCU_FD1_0X60

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_ACCELPEDALPOSN_DIAG     \
        {  /*HCU_FD1 : HCU_ACCELPEDALPOSN_DIAG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)6311808u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_ACCELPEDALPOSN_DIAG     \

#endif /* COMEX_SIGNAL_RX_HCU_FD1_0X60 */

#ifdef COMEX_SIGNAL_RX_HCU_FD1_0X60

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_ACCELPEDALPOSN_DIAGVALID     \
        {  /*HCU_FD1 : HCU_ACCELPEDALPOSN_DIAGVALID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)6294192u, \
            /*StartBit */ (uint16)85u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_ACCELPEDALPOSN_DIAGVALID     \

#endif /* COMEX_SIGNAL_RX_HCU_FD1_0X60 */

#ifdef COMEX_SIGNAL_RX_HCU_FD1_0X60

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_CRUISECTRLSTS     \
        {  /*HCU_FD1 : HCU_CRUISECTRLSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)6338496u, \
            /*StartBit */ (uint16)367u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_CRUISECTRLSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_FD1_0X60 */

#ifdef COMEX_SIGNAL_RX_HCU_FD1_0X60

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_POWERTRAINSTS_0X60     \
        {  /*HCU_FD1 : HCU_POWERTRAINSTS_0X60 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)6330320u, \
            /*StartBit */ (uint16)303u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_POWERTRAINSTS_0X60     \

#endif /* COMEX_SIGNAL_RX_HCU_FD1_0X60 */

#ifdef COMEX_SIGNAL_RX_HCU_FD1_0X60

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_RACELAUNCHAVAIL_0X60     \
        {  /*HCU_FD1 : HCU_RACELAUNCHAVAIL_0X60 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)6309856u, \
            /*StartBit */ (uint16)287u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_RACELAUNCHAVAIL_0X60     \

#endif /* COMEX_SIGNAL_RX_HCU_FD1_0X60 */

#ifdef COMEX_SIGNAL_RX_HCU_FD1_0X60

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_RACELAUNCHSTS_0X60     \
        {  /*HCU_FD1 : HCU_RACELAUNCHSTS_0X60 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)6311920u, \
            /*StartBit */ (uint16)319u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_RACELAUNCHSTS_0X60     \

#endif /* COMEX_SIGNAL_RX_HCU_FD1_0X60 */

#ifdef COMEX_SIGNAL_RX_HCU_FD1_0X60

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_TGTCRSVEHSPD     \
        {  /*HCU_FD1 : HCU_TGTCRSVEHSPD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)6383488u, \
            /*StartBit */ (uint16)359u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_TGTCRSVEHSPD     \

#endif /* COMEX_SIGNAL_RX_HCU_FD1_0X60 */

#ifdef COMEX_SIGNAL_RX_HCU_FD1_0X60

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_TGTCRSVEHSPDVALID     \
        {  /*HCU_FD1 : HCU_TGTCRSVEHSPDVALID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)6303088u, \
            /*StartBit */ (uint16)363u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_FD1_HCU_TGTCRSVEHSPDVALID     \

#endif /* COMEX_SIGNAL_RX_HCU_FD1_0X60 */

#ifdef COMEX_SIGNAL_RX_ECM4_0X82

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM4_DRVENGTRQREQ     \
        {  /*ECM4 : DRVENGTRQREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)8535808u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM4_DRVENGTRQREQ     \

#endif /* COMEX_SIGNAL_RX_ECM4_0X82 */

#ifdef COMEX_SIGNAL_RX_ECM4_0X82

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM4_NETENGTRQ     \
        {  /*ECM4 : NETENGTRQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)8527616u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM4_NETENGTRQ     \

#endif /* COMEX_SIGNAL_RX_ECM4_0X82 */

#ifdef COMEX_SIGNAL_RX_ECM7_0X84

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM7_HCU_RACELAUNCHAVAIL_0X84     \
        {  /*ECM7 : HCU_RACELAUNCHAVAIL_0X84 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)8654688u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM7_HCU_RACELAUNCHAVAIL_0X84     \

#endif /* COMEX_SIGNAL_RX_ECM7_0X84 */

#ifdef COMEX_SIGNAL_RX_ECM7_0X84

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM7_HCU_RACELAUNCHSTS_0X84     \
        {  /*ECM7 : HCU_RACELAUNCHSTS_0X84 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)8652272u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM7_HCU_RACELAUNCHSTS_0X84     \

#endif /* COMEX_SIGNAL_RX_ECM7_0X84 */

#ifdef COMEX_SIGNAL_RX_ECM_PT5_0X8E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT5_ENGTRQCRANKSHAFTLVL     \
        {  /*ECM_PT5 : ENGTRQCRANKSHAFTLVL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM_PT5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)9313216u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT5_ENGTRQCRANKSHAFTLVL     \

#endif /* COMEX_SIGNAL_RX_ECM_PT5_0X8E */

#ifdef COMEX_SIGNAL_RX_ECM_PT5_0X8E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT5_ENGTRQCRANKSHAFTLVLVALID     \
        {  /*ECM_PT5 : ENGTRQCRANKSHAFTLVLVALID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM_PT5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)9308080u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT5_ENGTRQCRANKSHAFTLVLVALID     \

#endif /* COMEX_SIGNAL_RX_ECM_PT5_0X8E */

#ifdef COMEX_SIGNAL_RX_HCU_HC16_0X9E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC16_HCU_POWERTRAINSTS_0X9E     \
        {  /*HCU_HC16 : HCU_POWERTRAINSTS_0X9E */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HC16, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)10358976u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC16_HCU_POWERTRAINSTS_0X9E     \

#endif /* COMEX_SIGNAL_RX_HCU_HC16_0X9E */

#ifdef COMEX_SIGNAL_RX_HCU_HC16_0X9E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC16_HCU_TOTDRVREQPOWER_0X9E     \
        {  /*HCU_HC16 : HCU_TOTDRVREQPOWER_0X9E */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HC16, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)10361216u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC16_HCU_TOTDRVREQPOWER_0X9E     \

#endif /* COMEX_SIGNAL_RX_HCU_HC16_0X9E */

#ifdef COMEX_SIGNAL_RX_HCU_HC16_0X9E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC16_TGTRCPRTNTRQSTS_0X9E     \
        {  /*HCU_HC16 : TGTRCPRTNTRQSTS_0X9E */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HC16, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)10357600u, \
            /*StartBit */ (uint16)45u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC16_TGTRCPRTNTRQSTS_0X9E     \

#endif /* COMEX_SIGNAL_RX_HCU_HC16_0X9E */

#ifdef COMEX_SIGNAL_RX_CSA2_0XA1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA2_HWA_OK_OFFSWT     \
        {  /*CSA2 : HWA_OK_OFFSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)10553232u, \
            /*StartBit */ (uint16)60u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA2_HWA_OK_OFFSWT     \

#endif /* COMEX_SIGNAL_RX_CSA2_0XA1 */

#ifdef COMEX_SIGNAL_RX_CSA2_0XA1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA2_SAS_STS     \
        {  /*CSA2 : SAS_STS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)10554848u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA2_SAS_STS     \

#endif /* COMEX_SIGNAL_RX_CSA2_0XA1 */

#ifdef COMEX_SIGNAL_RX_CSA2_0XA1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA2_STEERWHEELANG     \
        {  /*CSA2 : STEERWHEELANG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)10555376u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA2_STEERWHEELANG     \

#endif /* COMEX_SIGNAL_RX_CSA2_0XA1 */

#ifdef COMEX_SIGNAL_RX_CSA2_0XA1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA2_STEERWHEELANGSIGN     \
        {  /*CSA2 : STEERWHEELANGSIGN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)10551824u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA2_STEERWHEELANGSIGN     \

#endif /* COMEX_SIGNAL_RX_CSA2_0XA1 */

#ifdef COMEX_SIGNAL_RX_CSA2_0XA1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA2_STEERWHEELSPD     \
        {  /*CSA2 : STEERWHEELSPD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)10559472u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA2_STEERWHEELSPD     \

#endif /* COMEX_SIGNAL_RX_CSA2_0XA1 */

#ifdef COMEX_SIGNAL_RX_CSA2_0XA1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA2_STEERWHEELSPDSIGN     \
        {  /*CSA2 : STEERWHEELSPDSIGN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)10552336u, \
            /*StartBit */ (uint16)32u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA2_STEERWHEELSPDSIGN     \

#endif /* COMEX_SIGNAL_RX_CSA2_0XA1 */

#ifdef COMEX_SIGNAL_RX_PEPS1_0XA5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS1_DRVSEATWELBACKPOSNFB     \
        {  /*PEPS1 : DRVSEATWELBACKPOSNFB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PEPS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)10816480u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS1_DRVSEATWELBACKPOSNFB     \

#endif /* COMEX_SIGNAL_RX_PEPS1_0XA5 */

#ifdef COMEX_SIGNAL_RX_DCT3_0XA6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT3_TGTENGSPDIP     \
        {  /*DCT3 : TGTENGSPDIP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)10891200u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT3_TGTENGSPDIP     \

#endif /* COMEX_SIGNAL_RX_DCT3_0XA6 */

#ifdef COMEX_SIGNAL_RX_DCT3_0XA6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT3_TGTENGSPDIPVALID     \
        {  /*DCT3 : TGTENGSPDIPVALID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)10880592u, \
            /*StartBit */ (uint16)50u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT3_TGTENGSPDIPVALID     \

#endif /* COMEX_SIGNAL_RX_DCT3_0XA6 */

#ifdef COMEX_SIGNAL_RX_P2M1_0XAC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_P2M1_P2M_ACTTRQ     \
        {  /*P2M1 : P2M_ACTTRQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_P2M1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)11282144u, \
            /*StartBit */ (uint16)38u, \
            /*BitLength*/ (uint16)14u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_P2M1_P2M_ACTTRQ     \

#endif /* COMEX_SIGNAL_RX_P2M1_0XAC */

#ifdef COMEX_SIGNAL_RX_P2M3_0XBE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_P2M3_P2M_ACTHVDCVOLT     \
        {  /*P2M3 : P2M_ACTHVDCVOLT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_P2M3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)12455872u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_P2M3_P2M_ACTHVDCVOLT     \

#endif /* COMEX_SIGNAL_RX_P2M3_0XBE */

#ifdef COMEX_SIGNAL_RX_P2M3_0XBE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_P2M3_P2M_ACTSPD     \
        {  /*P2M3 : P2M_ACTSPD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_P2M3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)12474112u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_P2M3_P2M_ACTSPD     \

#endif /* COMEX_SIGNAL_RX_P2M3_0XBE */

#ifdef COMEX_SIGNAL_RX_ESP11_0XC8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP11_WADEMODEWARN     \
        {  /*ESP11 : WADEMODEWARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP11, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)13110112u, \
            /*StartBit */ (uint16)45u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP11_WADEMODEWARN     \

#endif /* COMEX_SIGNAL_RX_ESP11_0XC8 */

#ifdef COMEX_SIGNAL_RX_ESP10_0XD8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP10_TGTRCPRTNTRQSTS_0XD8     \
        {  /*ESP10 : TGTRCPRTNTRQSTS_0XD8 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)14158816u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP10_TGTRCPRTNTRQSTS_0XD8     \

#endif /* COMEX_SIGNAL_RX_ESP10_0XD8 */

#ifdef COMEX_SIGNAL_RX_BMS4_0XF1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS4_BMS_BATTPOWEERR     \
        {  /*BMS4 : BMS_BATTPOWEERR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)15797280u, \
            /*StartBit */ (uint16)48u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS4_BMS_BATTPOWEERR     \

#endif /* COMEX_SIGNAL_RX_BMS4_0XF1 */

#ifdef COMEX_SIGNAL_RX_BMS4_0XF1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS4_BMS_ERRCATEGORY     \
        {  /*BMS4 : BMS_ERRCATEGORY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)15798192u, \
            /*StartBit */ (uint16)62u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS4_BMS_ERRCATEGORY     \

#endif /* COMEX_SIGNAL_RX_BMS4_0XF1 */

#ifdef COMEX_SIGNAL_RX_BMS4_0XF1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS4_BMS_PACKCURR     \
        {  /*BMS4 : BMS_PACKCURR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)15798240u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)14u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS4_BMS_PACKCURR     \

#endif /* COMEX_SIGNAL_RX_BMS4_0XF1 */

#ifdef COMEX_SIGNAL_RX_BMS4_0XF1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS4_BMS_PACKVOLT     \
        {  /*BMS4 : BMS_PACKVOLT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)15802240u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS4_BMS_PACKVOLT     \

#endif /* COMEX_SIGNAL_RX_BMS4_0XF1 */

#ifdef COMEX_SIGNAL_RX_BMS4_0XF1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS4_BMS_POWERDOWNCMPLT     \
        {  /*BMS4 : BMS_POWERDOWNCMPLT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)15795888u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS4_BMS_POWERDOWNCMPLT     \

#endif /* COMEX_SIGNAL_RX_BMS4_0XF1 */

#ifdef COMEX_SIGNAL_RX_HCU_HP8_0XF9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP8_HCU_TRQLIMMAX_NORM     \
        {  /*HCU_HP8 : HCU_TRQLIMMAX_NORM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HP8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)16322704u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP8_HCU_TRQLIMMAX_NORM     \

#endif /* COMEX_SIGNAL_RX_HCU_HP8_0XF9 */

#ifdef COMEX_SIGNAL_RX_ECM9_0X102

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM9_ACCELPEDLPOSNDIAGC     \
        {  /*ECM9 : ACCELPEDLPOSNDIAGC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM9, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)16918400u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM9_ACCELPEDLPOSNDIAGC     \

#endif /* COMEX_SIGNAL_RX_ECM9_0X102 */

#ifdef COMEX_SIGNAL_RX_ECM1_0X111

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM1_EMS_AUTHENRESULT     \
        {  /*ECM1 : EMS_AUTHENRESULT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)17892960u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM1_EMS_AUTHENRESULT     \

#endif /* COMEX_SIGNAL_RX_ECM1_0X111 */

#ifdef COMEX_SIGNAL_RX_ECM1_0X111

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM1_ENGSPD     \
        {  /*ECM1 : ENGSPD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)17915648u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM1_ENGSPD     \

#endif /* COMEX_SIGNAL_RX_ECM1_0X111 */

#ifdef COMEX_SIGNAL_RX_ECM1_0X111

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM1_ENGSPDVLDTY     \
        {  /*ECM1 : ENGSPDVLDTY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)17895392u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM1_ENGSPDVLDTY     \

#endif /* COMEX_SIGNAL_RX_ECM1_0X111 */

#ifdef COMEX_SIGNAL_RX_ECM1_0X111

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM1_ENGSPDVLDTY_PHEV     \
        {  /*ECM1 : ENGSPDVLDTY_PHEV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)17895393u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM1_ENGSPDVLDTY_PHEV     \

#endif /* COMEX_SIGNAL_RX_ECM1_0X111 */

#ifdef COMEX_SIGNAL_RX_ECM1_0X111

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM1_ENGSPD_PHEV     \
        {  /*ECM1 : ENGSPD_PHEV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)17915649u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM1_ENGSPD_PHEV     \

#endif /* COMEX_SIGNAL_RX_ECM1_0X111 */

#ifdef COMEX_SIGNAL_RX_ECM_PT7_0X117

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT7_CRUISECTRLSTS_PHEV     \
        {  /*ECM_PT7 : CRUISECTRLSTS_PHEV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)18291648u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT7_CRUISECTRLSTS_PHEV     \

#endif /* COMEX_SIGNAL_RX_ECM_PT7_0X117 */

#ifdef COMEX_SIGNAL_RX_ECM_PT7_0X117

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT7_ENGSTATE_PHEV     \
        {  /*ECM_PT7 : ENGSTATE_PHEV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)18286576u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT7_ENGSTATE_PHEV     \

#endif /* COMEX_SIGNAL_RX_ECM_PT7_0X117 */

#ifdef COMEX_SIGNAL_RX_HCU_HP6_0X11A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP6_HCU_HYBFCTNMOD     \
        {  /*HCU_HP6 : HCU_HYBFCTNMOD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HP6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)18482848u, \
            /*StartBit */ (uint16)26u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP6_HCU_HYBFCTNMOD     \

#endif /* COMEX_SIGNAL_RX_HCU_HP6_0X11A */

#ifdef COMEX_SIGNAL_RX_HCU_HP6_0X11A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP6_HCU_HYBMOD     \
        {  /*HCU_HP6 : HCU_HYBMOD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HP6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)18482976u, \
            /*StartBit */ (uint16)28u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP6_HCU_HYBMOD     \

#endif /* COMEX_SIGNAL_RX_HCU_HP6_0X11A */

#ifdef COMEX_SIGNAL_RX_IBC_FD1_0X12E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IBC_FD1_BRKFLDWARN     \
        {  /*IBC_FD1 : BRKFLDWARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IBC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)19795296u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IBC_FD1_BRKFLDWARN     \

#endif /* COMEX_SIGNAL_RX_IBC_FD1_0X12E */

#ifdef COMEX_SIGNAL_RX_IBC_FD1_0X12E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IBC_FD1_CST_STATUS     \
        {  /*IBC_FD1 : CST_STATUS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IBC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)19795040u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IBC_FD1_CST_STATUS     \

#endif /* COMEX_SIGNAL_RX_IBC_FD1_0X12E */

#ifdef COMEX_SIGNAL_RX_IBC_FD1_0X12E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IBC_FD1_IBCSYSSTS     \
        {  /*IBC_FD1 : IBCSYSSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IBC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)19793072u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IBC_FD1_IBCSYSSTS     \

#endif /* COMEX_SIGNAL_RX_IBC_FD1_0X12E */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ABAACTV     \
        {  /*ESP_FD2 : ABAACTV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20384496u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ABAACTV     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ABAAVAILABLE     \
        {  /*ESP_FD2 : ABAAVAILABLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20384464u, \
            /*StartBit */ (uint16)86u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ABAAVAILABLE     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ABPACTV     \
        {  /*ESP_FD2 : ABPACTV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20384432u, \
            /*StartBit */ (uint16)85u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ABPACTV     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ABPAVAILABLE     \
        {  /*ESP_FD2 : ABPAVAILABLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20384400u, \
            /*StartBit */ (uint16)84u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ABPAVAILABLE     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ABSACTV     \
        {  /*ESP_FD2 : ABSACTV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20392816u, \
            /*StartBit */ (uint16)347u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ABSACTV     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ABSFAILSTS     \
        {  /*ESP_FD2 : ABSFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20392432u, \
            /*StartBit */ (uint16)335u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ABSFAILSTS     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_AEBAVAILABLE     \
        {  /*ESP_FD2 : AEBAVAILABLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20384368u, \
            /*StartBit */ (uint16)83u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_AEBAVAILABLE     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_AEBBAACTV     \
        {  /*ESP_FD2 : AEBBAACTV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20384336u, \
            /*StartBit */ (uint16)82u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_AEBBAACTV     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_AEBIBACTV     \
        {  /*ESP_FD2 : AEBIBACTV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20384304u, \
            /*StartBit */ (uint16)81u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_AEBIBACTV     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_AVHERRSTS     \
        {  /*ESP_FD2 : AVHERRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20388064u, \
            /*StartBit */ (uint16)99u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_AVHERRSTS     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_AVHSTS     \
        {  /*ESP_FD2 : AVHSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20388192u, \
            /*StartBit */ (uint16)101u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_AVHSTS     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_AWBACTV     \
        {  /*ESP_FD2 : AWBACTV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20384752u, \
            /*StartBit */ (uint16)95u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_AWBACTV     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_AWBAVAILABLE     \
        {  /*ESP_FD2 : AWBAVAILABLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20384720u, \
            /*StartBit */ (uint16)94u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_AWBAVAILABLE     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_BTCACTV     \
        {  /*ESP_FD2 : BTCACTV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20386544u, \
            /*StartBit */ (uint16)151u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_BTCACTV     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_BRKDSKOVRHEATD     \
        {  /*ESP_FD2 : BRKDSKOVRHEATD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20384112u, \
            /*StartBit */ (uint16)75u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_BRKDSKOVRHEATD     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_CDDACTV     \
        {  /*ESP_FD2 : CDDACTV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20384656u, \
            /*StartBit */ (uint16)92u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_CDDACTV     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_CDDAVAILABLE     \
        {  /*ESP_FD2 : CDDAVAILABLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20384688u, \
            /*StartBit */ (uint16)93u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_CDDAVAILABLE     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_CDPACTV     \
        {  /*ESP_FD2 : CDPACTV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20385008u, \
            /*StartBit */ (uint16)103u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_CDPACTV     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_DRIVINGMODDIS     \
        {  /*ESP_FD2 : DRIVINGMODDIS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20397008u, \
            /*StartBit */ (uint16)119u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_DRIVINGMODDIS     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_DRIVINGMODREQ_ESP     \
        {  /*ESP_FD2 : DRIVINGMODREQ_ESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20394064u, \
            /*StartBit */ (uint16)96u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_DRIVINGMODREQ_ESP     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_EBDACTV     \
        {  /*ESP_FD2 : EBDACTV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20392944u, \
            /*StartBit */ (uint16)351u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_EBDACTV     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_EBDFAILSTS     \
        {  /*ESP_FD2 : EBDFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20392400u, \
            /*StartBit */ (uint16)334u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_EBDFAILSTS     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_EBDFAILSTS_RM     \
        {  /*ESP_FD2 : EBDFAILSTS_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20402016u, \
            /*StartBit */ (uint16)317u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_EBDFAILSTS_RM     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ESPACTVINFOLMP     \
        {  /*ESP_FD2 : ESPACTVINFOLMP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20386224u, \
            /*StartBit */ (uint16)141u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ESPACTVINFOLMP     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ESPBRKLMPCTRL     \
        {  /*ESP_FD2 : ESPBRKLMPCTRL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20386256u, \
            /*StartBit */ (uint16)142u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ESPBRKLMPCTRL     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ESPFAILSTS     \
        {  /*ESP_FD2 : ESPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20386288u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ESPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ESPFUNCOFFSTS     \
        {  /*ESP_FD2 : ESPFUNCOFFSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20386192u, \
            /*StartBit */ (uint16)140u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ESPFUNCOFFSTS     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ESP_MASTERCYLBRKPRESS     \
        {  /*ESP_FD2 : ESP_MASTERCYLBRKPRESS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20463360u, \
            /*StartBit */ (uint16)159u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ESP_MASTERCYLBRKPRESS     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ESP_MASTERCYLBRKPRESSVLD     \
        {  /*ESP_FD2 : ESP_MASTERCYLBRKPRESSVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20386320u, \
            /*StartBit */ (uint16)144u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_ESP_MASTERCYLBRKPRESSVLD     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_FOURL_WARN     \
        {  /*ESP_FD2 : FOURL_WARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20385104u, \
            /*StartBit */ (uint16)106u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_FOURL_WARN     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_HDCCTRL     \
        {  /*ESP_FD2 : HDCCTRL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20387552u, \
            /*StartBit */ (uint16)91u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_HDCCTRL     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_HDCFAULT     \
        {  /*ESP_FD2 : HDCFAULT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20387424u, \
            /*StartBit */ (uint16)89u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_HDCFAULT     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_IMC_ACTV     \
        {  /*ESP_FD2 : IMC_ACTV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20387312u, \
            /*StartBit */ (uint16)175u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_IMC_ACTV     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_MSRACTV     \
        {  /*ESP_FD2 : MSRACTV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20386480u, \
            /*StartBit */ (uint16)149u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_MSRACTV     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_NOBRKFORCE     \
        {  /*ESP_FD2 : NOBRKFORCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20384144u, \
            /*StartBit */ (uint16)76u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_NOBRKFORCE     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_OVER_SPD_WARN     \
        {  /*ESP_FD2 : OVER_SPD_WARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20385136u, \
            /*StartBit */ (uint16)107u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_OVER_SPD_WARN     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_PTCACTV     \
        {  /*ESP_FD2 : PTCACTV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20386512u, \
            /*StartBit */ (uint16)150u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_PTCACTV     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_SHIFT_N_WARN     \
        {  /*ESP_FD2 : SHIFT_N_WARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20385360u, \
            /*StartBit */ (uint16)114u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_SHIFT_N_WARN     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_TAB_STS     \
        {  /*ESP_FD2 : TAB_STS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20388960u, \
            /*StartBit */ (uint16)113u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_TAB_STS     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_TSM_TRAILER     \
        {  /*ESP_FD2 : TSM_TRAILER */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20387728u, \
            /*StartBit */ (uint16)188u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_TSM_TRAILER     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_VDCACTV     \
        {  /*ESP_FD2 : VDCACTV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20386448u, \
            /*StartBit */ (uint16)148u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_VDCACTV     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_VEHODOINFO     \
        {  /*ESP_FD2 : VEHODOINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20470176u, \
            /*StartBit */ (uint16)345u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_VEHODOINFO     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_VEHODOINFOSTS     \
        {  /*ESP_FD2 : VEHODOINFOSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20392784u, \
            /*StartBit */ (uint16)346u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_VEHODOINFOSTS     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_VEHSPD     \
        {  /*ESP_FD2 : VEHSPD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20466896u, \
            /*StartBit */ (uint16)332u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_VEHSPD     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_VEHSPDVLD     \
        {  /*ESP_FD2 : VEHSPDVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20392368u, \
            /*StartBit */ (uint16)333u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_VEHSPDVLD     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_ESP_FD2_0X137

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_VEHSTANDSTILL     \
        {  /*ESP_FD2 : VEHSTANDSTILL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)20386720u, \
            /*StartBit */ (uint16)78u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_VEHSTANDSTILL     \

#endif /* COMEX_SIGNAL_RX_ESP_FD2_0X137 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_AUTOEASYACSENASTS     \
        {  /*VDC_FD1 : AUTOEASYACSENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21367504u, \
            /*StartBit */ (uint16)86u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_AUTOEASYACSENASTS     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_AUTOEASYACSSTS     \
        {  /*VDC_FD1 : AUTOEASYACSSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21367472u, \
            /*StartBit */ (uint16)85u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_AUTOEASYACSSTS     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_CURRLVLCTRLMODE     \
        {  /*VDC_FD1 : CURRLVLCTRLMODE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21368240u, \
            /*StartBit */ (uint16)54u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_CURRLVLCTRLMODE     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_CURRROADLVL     \
        {  /*VDC_FD1 : CURRROADLVL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21367312u, \
            /*StartBit */ (uint16)80u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_CURRROADLVL     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_JACKMODEENASTS     \
        {  /*VDC_FD1 : JACKMODEENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21367440u, \
            /*StartBit */ (uint16)84u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_JACKMODEENASTS     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_JACKMODESTS     \
        {  /*VDC_FD1 : JACKMODESTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21366288u, \
            /*StartBit */ (uint16)48u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_JACKMODESTS     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLADJMTSTS     \
        {  /*VDC_FD1 : LVLADJMTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21365424u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLADJMTSTS     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLRESTRCN1     \
        {  /*VDC_FD1 : LVLCTRLRESTRCN1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21367760u, \
            /*StartBit */ (uint16)94u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLRESTRCN1     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLRESTRCN2     \
        {  /*VDC_FD1 : LVLCTRLRESTRCN2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21367728u, \
            /*StartBit */ (uint16)93u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLRESTRCN2     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLRESTRCN3     \
        {  /*VDC_FD1 : LVLCTRLRESTRCN3 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21367696u, \
            /*StartBit */ (uint16)92u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLRESTRCN3     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLRESTRCN4     \
        {  /*VDC_FD1 : LVLCTRLRESTRCN4 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21367664u, \
            /*StartBit */ (uint16)91u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLRESTRCN4     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLRESTRCN5     \
        {  /*VDC_FD1 : LVLCTRLRESTRCN5 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21367632u, \
            /*StartBit */ (uint16)90u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLRESTRCN5     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLRESTRCN6     \
        {  /*VDC_FD1 : LVLCTRLRESTRCN6 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21367600u, \
            /*StartBit */ (uint16)89u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLRESTRCN6     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLRESTRCN7     \
        {  /*VDC_FD1 : LVLCTRLRESTRCN7 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21367568u, \
            /*StartBit */ (uint16)88u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLRESTRCN7     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLRMN     \
        {  /*VDC_FD1 : LVLCTRLRMN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21368752u, \
            /*StartBit */ (uint16)62u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLRMN     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLVEHMODE     \
        {  /*VDC_FD1 : LVLCTRLVEHMODE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21365744u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLVEHMODE     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLWARNLMPREQ     \
        {  /*VDC_FD1 : LVLCTRLWARNLMPREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21365536u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_LVLCTRLWARNLMPREQ     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_REARLVLENASTS     \
        {  /*VDC_FD1 : REARLVLENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21367056u, \
            /*StartBit */ (uint16)72u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_REARLVLENASTS     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_REARLVLKICKMODEENASTS     \
        {  /*VDC_FD1 : REARLVLKICKMODEENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21368400u, \
            /*StartBit */ (uint16)114u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_REARLVLKICKMODEENASTS     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_REARLVLKICKMODESTS     \
        {  /*VDC_FD1 : REARLVLKICKMODESTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21368432u, \
            /*StartBit */ (uint16)115u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_REARLVLKICKMODESTS     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_REARLVLSTS     \
        {  /*VDC_FD1 : REARLVLSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21367536u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_REARLVLSTS     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_SUSPLVLTRIGSRC     \
        {  /*VDC_FD1 : SUSPLVLTRIGSRC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21370096u, \
            /*StartBit */ (uint16)83u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_SUSPLVLTRIGSRC     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_TARLVLCHG     \
        {  /*VDC_FD1 : TARLVLCHG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21368048u, \
            /*StartBit */ (uint16)51u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_TARLVLCHG     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_TRAILERENASTS     \
        {  /*VDC_FD1 : TRAILERENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21367920u, \
            /*StartBit */ (uint16)99u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_TRAILERENASTS     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_VDC_FD1_0X146

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_TRAILERSTS_VDC     \
        {  /*VDC_FD1 : TRAILERSTS_VDC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VDC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21367888u, \
            /*StartBit */ (uint16)98u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VDC_FD1_TRAILERSTS_VDC     \

#endif /* COMEX_SIGNAL_RX_VDC_FD1_0X146 */

#ifdef COMEX_SIGNAL_RX_EPS_FD1_0X147

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPS_FD1_EPS_FAILSTS     \
        {  /*EPS_FD1 : EPS_FAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EPS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21431136u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPS_FD1_EPS_FAILSTS     \

#endif /* COMEX_SIGNAL_RX_EPS_FD1_0X147 */

#ifdef COMEX_SIGNAL_RX_EPS_FD1_0X147

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPS_FD1_EPS_LKATRQOVLDLVDSTS     \
        {  /*EPS_FD1 : EPS_LKATRQOVLDLVDSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EPS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21438304u, \
            /*StartBit */ (uint16)125u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPS_FD1_EPS_LKATRQOVLDLVDSTS     \

#endif /* COMEX_SIGNAL_RX_EPS_FD1_0X147 */

#ifdef COMEX_SIGNAL_RX_EPS_FD1_0X147

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPS_FD1_EPS_STEERMOD     \
        {  /*EPS_FD1 : EPS_STEERMOD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EPS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21433840u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPS_FD1_EPS_STEERMOD     \

#endif /* COMEX_SIGNAL_RX_EPS_FD1_0X147 */

#ifdef COMEX_SIGNAL_RX_EPS_FD1_0X147

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPS_FD1_EPS_TRQSNSRSTS     \
        {  /*EPS_FD1 : EPS_TRQSNSRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EPS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21430736u, \
            /*StartBit */ (uint16)14u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPS_FD1_EPS_TRQSNSRSTS     \

#endif /* COMEX_SIGNAL_RX_EPS_FD1_0X147 */

#ifdef COMEX_SIGNAL_RX_EPS_FD1_0X147

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPS_FD1_STEERCORRNRESP     \
        {  /*EPS_FD1 : STEERCORRNRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EPS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21432240u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPS_FD1_STEERCORRNRESP     \

#endif /* COMEX_SIGNAL_RX_EPS_FD1_0X147 */

#ifdef COMEX_SIGNAL_RX_EPS_FD1_0X147

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPS_FD1_STEERCORRNRMN     \
        {  /*EPS_FD1 : STEERCORRNRMN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EPS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21434336u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPS_FD1_STEERCORRNRMN     \

#endif /* COMEX_SIGNAL_RX_EPS_FD1_0X147 */

#ifdef COMEX_SIGNAL_RX_HCU_PT5_0X14A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT5_HCUIMMOAUTHRES     \
        {  /*HCU_PT5 : HCUIMMOAUTHRES */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21628256u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT5_HCUIMMOAUTHRES     \

#endif /* COMEX_SIGNAL_RX_HCU_PT5_0X14A */

#ifdef COMEX_SIGNAL_RX_HCU_PT5_0X14A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT5_HCU_AVAILPOWER_TM     \
        {  /*HCU_PT5 : HCU_AVAILPOWER_TM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21641088u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT5_HCU_AVAILPOWER_TM     \

#endif /* COMEX_SIGNAL_RX_HCU_PT5_0X14A */

#ifdef COMEX_SIGNAL_RX_HCU_PT5_0X14A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT5_HCU_DRVMOD     \
        {  /*HCU_PT5 : HCU_DRVMOD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21628864u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT5_HCU_DRVMOD     \

#endif /* COMEX_SIGNAL_RX_HCU_PT5_0X14A */

#ifdef COMEX_SIGNAL_RX_HCU_PT5_0X14A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT5_HCU_ECODRVHABIT_INDCN     \
        {  /*HCU_PT5 : HCU_ECODRVHABIT_INDCN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21634944u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT5_HCU_ECODRVHABIT_INDCN     \

#endif /* COMEX_SIGNAL_RX_HCU_PT5_0X14A */

#ifdef COMEX_SIGNAL_RX_HCU_PT5_0X14A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT5_HCU_EVLMPSTS     \
        {  /*HCU_PT5 : HCU_EVLMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21627408u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT5_HCU_EVLMPSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_PT5_0X14A */

#ifdef COMEX_SIGNAL_RX_HCU_PT5_0X14A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT5_HCU_TOTDRVREQPOWER_0X14A     \
        {  /*HCU_PT5 : HCU_TOTDRVREQPOWER_0X14A */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21636992u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT5_HCU_TOTDRVREQPOWER_0X14A     \

#endif /* COMEX_SIGNAL_RX_HCU_PT5_0X14A */

#ifdef COMEX_SIGNAL_RX_BMS65_0X14F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS65_BMS_BATTSOC_P0     \
        {  /*BMS65 : BMS_BATTSOC_P0 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS65, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)21963168u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS65_BMS_BATTSOC_P0     \

#endif /* COMEX_SIGNAL_RX_BMS65_0X14F */

#ifdef COMEX_SIGNAL_RX_ELD1_0X152

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ELD1_FRNTELDLCKSTS     \
        {  /*ELD1 : FRNTELDLCKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ELD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22155712u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ELD1_FRNTELDLCKSTS     \

#endif /* COMEX_SIGNAL_RX_ELD1_0X152 */

#ifdef COMEX_SIGNAL_RX_ELD1_0X152

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ELD1_REARELDLCKSTS     \
        {  /*ELD1 : REARELDLCKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ELD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22156224u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ELD1_REARELDLCKSTS     \

#endif /* COMEX_SIGNAL_RX_ELD1_0X152 */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_MOVGDIRC     \
        {  /*HAP_FD1 : APS_MOVGDIRC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22759904u, \
            /*StartBit */ (uint16)295u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_MOVGDIRC     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_PRKGMOD     \
        {  /*HAP_FD1 : APS_PRKGMOD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22748512u, \
            /*StartBit */ (uint16)117u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_PRKGMOD     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_PRKGTYP     \
        {  /*HAP_FD1 : APS_PRKGTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22748640u, \
            /*StartBit */ (uint16)119u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_PRKGTYP     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_PROCBAR     \
        {  /*HAP_FD1 : APS_PROCBAR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22755312u, \
            /*StartBit */ (uint16)111u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_PROCBAR     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_SLOTDISP     \
        {  /*HAP_FD1 : APS_SLOTDISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22745904u, \
            /*StartBit */ (uint16)76u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_SLOTDISP     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_SWTSTS     \
        {  /*HAP_FD1 : APS_SWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22744336u, \
            /*StartBit */ (uint16)104u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_SWTSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_SYSSOUNDINDCN     \
        {  /*HAP_FD1 : APS_SYSSOUNDINDCN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22746096u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_SYSSOUNDINDCN     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_TEXTDISP     \
        {  /*HAP_FD1 : APS_TEXTDISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22767488u, \
            /*StartBit */ (uint16)103u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_TEXTDISP     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_WORKSTS     \
        {  /*HAP_FD1 : APS_WORKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22750384u, \
            /*StartBit */ (uint16)146u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_APS_WORKSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_ANTICLOCKWISEBTN_ENA     \
        {  /*HAP_FD1 : ANTICLOCKWISEBTN_ENA */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22764128u, \
            /*StartBit */ (uint16)361u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_ANTICLOCKWISEBTN_ENA     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_CLOCKWISEBTN_ENA     \
        {  /*HAP_FD1 : CLOCKWISEBTN_ENA */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22764256u, \
            /*StartBit */ (uint16)363u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_CLOCKWISEBTN_ENA     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_HAP_PRKGMODCURRSTS     \
        {  /*HAP_FD1 : HAP_PRKGMODCURRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22775488u, \
            /*StartBit */ (uint16)269u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_HAP_PRKGMODCURRSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_HAP_SWTDISPCTRLCMD     \
        {  /*HAP_FD1 : HAP_SWTDISPCTRLCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22758896u, \
            /*StartBit */ (uint16)279u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_HAP_SWTDISPCTRLCMD     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_HAVP_SELFPARLOTENDING_ENA     \
        {  /*HAP_FD1 : HAVP_SELFPARLOTENDING_ENA */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22762720u, \
            /*StartBit */ (uint16)339u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_HAVP_SELFPARLOTENDING_ENA     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_HAVP_STARTBTN_ENA     \
        {  /*HAP_FD1 : HAVP_STARTBTN_ENA */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22762208u, \
            /*StartBit */ (uint16)331u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_HAVP_STARTBTN_ENA     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_HAVP_STOPBTN_ENA     \
        {  /*HAP_FD1 : HAVP_STOPBTN_ENA */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22762080u, \
            /*StartBit */ (uint16)329u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_HAVP_STOPBTN_ENA     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_HAVP_WORKSTS     \
        {  /*HAP_FD1 : HAVP_WORKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22783936u, \
            /*StartBit */ (uint16)335u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_HAVP_WORKSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_HEADVERTPRKGOUTVALD     \
        {  /*HAP_FD1 : HEADVERTPRKGOUTVALD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22750000u, \
            /*StartBit */ (uint16)281u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_HEADVERTPRKGOUTVALD     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_LPARAPRKGOUTVALD     \
        {  /*HAP_FD1 : LPARAPRKGOUTVALD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22750064u, \
            /*StartBit */ (uint16)283u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_LPARAPRKGOUTVALD     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_MEB_AVHREQ     \
        {  /*HAP_FD1 : MEB_AVHREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22746384u, \
            /*StartBit */ (uint16)168u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_MEB_AVHREQ     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_P2P_PAH1AVAIL     \
        {  /*HAP_FD1 : P2P_PAH1AVAIL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22749712u, \
            /*StartBit */ (uint16)272u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_P2P_PAH1AVAIL     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_P2P_PAH2AVAIL     \
        {  /*HAP_FD1 : P2P_PAH2AVAIL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22750128u, \
            /*StartBit */ (uint16)285u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_P2P_PAH2AVAIL     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_P2P_PAHDELSTS     \
        {  /*HAP_FD1 : P2P_PAHDELSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22757984u, \
            /*StartBit */ (uint16)265u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_P2P_PAHDELSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_P2P_PRKGDIRECTSTS     \
        {  /*HAP_FD1 : P2P_PRKGDIRECTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22750385u, \
            /*StartBit */ (uint16)293u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_P2P_PRKGDIRECTSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_P2P_SELFDETERRCODE     \
        {  /*HAP_FD1 : P2P_SELFDETERRCODE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22776384u, \
            /*StartBit */ (uint16)276u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_P2P_SELFDETERRCODE     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_P2P_SELFDETSTS     \
        {  /*HAP_FD1 : P2P_SELFDETSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22759392u, \
            /*StartBit */ (uint16)287u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_P2P_SELFDETSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_PAVP_STATUS     \
        {  /*HAP_FD1 : PAVP_STATUS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22784960u, \
            /*StartBit */ (uint16)343u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_PAVP_STATUS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_PAVP_TEXTDIS     \
        {  /*HAP_FD1 : PAVP_TEXTDIS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22786016u, \
            /*StartBit */ (uint16)351u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_PAVP_TEXTDIS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_PAVP_TEXTDIS2     \
        {  /*HAP_FD1 : PAVP_TEXTDIS2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22787040u, \
            /*StartBit */ (uint16)359u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_PAVP_TEXTDIS2     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_PARALLELSLOTBTN_ENA     \
        {  /*HAP_FD1 : PARALLELSLOTBTN_ENA */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22764512u, \
            /*StartBit */ (uint16)367u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_PARALLELSLOTBTN_ENA     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_RPARAPRKGOUTVALD     \
        {  /*HAP_FD1 : RPARAPRKGOUTVALD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22750032u, \
            /*StartBit */ (uint16)282u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_RPARAPRKGOUTVALD     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_SLOTCONFIRMBTN_ENA     \
        {  /*HAP_FD1 : SLOTCONFIRMBTN_ENA */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22765024u, \
            /*StartBit */ (uint16)375u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_SLOTCONFIRMBTN_ENA     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_TAILVERTPRKGOUTVALD     \
        {  /*HAP_FD1 : TAILVERTPRKGOUTVALD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22749968u, \
            /*StartBit */ (uint16)280u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_TAILVERTPRKGOUTVALD     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_HAP_FD1_0X15B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_VERTICALSLOTBTN_ENA     \
        {  /*HAP_FD1 : VERTICALSLOTBTN_ENA */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22764384u, \
            /*StartBit */ (uint16)365u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD1_VERTICALSLOTBTN_ENA     \

#endif /* COMEX_SIGNAL_RX_HAP_FD1_0X15B */

#ifdef COMEX_SIGNAL_RX_CR_FD1_0X15E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CR_FD1_CR_BLISTS     \
        {  /*CR_FD1 : CR_BLISTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CR_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22940368u, \
            /*StartBit */ (uint16)86u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CR_FD1_CR_BLISTS     \

#endif /* COMEX_SIGNAL_RX_CR_FD1_0X15E */

#ifdef COMEX_SIGNAL_RX_CR_FD1_0X15E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CR_FD1_CR_FCTA_RESP     \
        {  /*CR_FD1 : CR_FCTA_RESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CR_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22940144u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CR_FD1_CR_FCTA_RESP     \

#endif /* COMEX_SIGNAL_RX_CR_FD1_0X15E */

#ifdef COMEX_SIGNAL_RX_CR_FD1_0X15E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CR_FD1_CR_FCTB_RESP     \
        {  /*CR_FD1 : CR_FCTB_RESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CR_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22940112u, \
            /*StartBit */ (uint16)78u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CR_FD1_CR_FCTB_RESP     \

#endif /* COMEX_SIGNAL_RX_CR_FD1_0X15E */

#ifdef COMEX_SIGNAL_RX_CR_FD1_0X15E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CR_FD1_FCTA_B_FUNCSTS     \
        {  /*CR_FD1 : FCTA_B_FUNCSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CR_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22942560u, \
            /*StartBit */ (uint16)77u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CR_FD1_FCTA_B_FUNCSTS     \

#endif /* COMEX_SIGNAL_RX_CR_FD1_0X15E */

#ifdef COMEX_SIGNAL_RX_CR_FD1_0X15E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CR_FD1_FCTA_B_TTC     \
        {  /*CR_FD1 : FCTA_B_TTC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CR_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22951776u, \
            /*StartBit */ (uint16)110u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CR_FD1_FCTA_B_TTC     \

#endif /* COMEX_SIGNAL_RX_CR_FD1_0X15E */

#ifdef COMEX_SIGNAL_RX_CR_FD1_0X15E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CR_FD1_FCTA_WARN     \
        {  /*CR_FD1 : FCTA_WARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CR_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22940016u, \
            /*StartBit */ (uint16)75u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CR_FD1_FCTA_WARN     \

#endif /* COMEX_SIGNAL_RX_CR_FD1_0X15E */

#ifdef COMEX_SIGNAL_RX_CR_FD1_0X15E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CR_FD1_FCTBTRIG     \
        {  /*CR_FD1 : FCTBTRIG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CR_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)22940272u, \
            /*StartBit */ (uint16)83u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CR_FD1_FCTBTRIG     \

#endif /* COMEX_SIGNAL_RX_CR_FD1_0X15E */

#ifdef COMEX_SIGNAL_RX_CSA1_0X165

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA1_AUTOLMPSWTSTS     \
        {  /*CSA1 : AUTOLMPSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)23397264u, \
            /*StartBit */ (uint16)28u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA1_AUTOLMPSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA1_0X165 */

#ifdef COMEX_SIGNAL_RX_CSA1_0X165

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA1_HORNSWTSTS     \
        {  /*CSA1 : HORNSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)23397296u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA1_HORNSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA1_0X165 */

#ifdef COMEX_SIGNAL_RX_CSA1_0X165

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA1_LTURNLMPSWTSTS     \
        {  /*CSA1 : LTURNLMPSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)23396976u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA1_LTURNLMPSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA1_0X165 */

#ifdef COMEX_SIGNAL_RX_CSA1_0X165

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA1_RTURNLMPSWTSTS     \
        {  /*CSA1 : RTURNLMPSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)23397008u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA1_RTURNLMPSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA1_0X165 */

#ifdef COMEX_SIGNAL_RX_EPB1_0X16B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPB1_EPBERRSTS     \
        {  /*EPB1 : EPBERRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EPB1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)23791328u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPB1_EPBERRSTS     \

#endif /* COMEX_SIGNAL_RX_EPB1_0X16B */

#ifdef COMEX_SIGNAL_RX_EPB1_0X16B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPB1_EPBREDLMPSTS     \
        {  /*EPB1 : EPBREDLMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EPB1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)23791200u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPB1_EPBREDLMPSTS     \

#endif /* COMEX_SIGNAL_RX_EPB1_0X16B */

#ifdef COMEX_SIGNAL_RX_EPB1_0X16B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPB1_EPBSTS     \
        {  /*EPB1 : EPBSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EPB1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)23791456u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPB1_EPBSTS     \

#endif /* COMEX_SIGNAL_RX_EPB1_0X16B */

#ifdef COMEX_SIGNAL_RX_EPB1_0X16B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPB1_EPBTEXTDISP     \
        {  /*EPB1 : EPBTEXTDISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EPB1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)23794624u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPB1_EPBTEXTDISP     \

#endif /* COMEX_SIGNAL_RX_EPB1_0X16B */

#ifdef COMEX_SIGNAL_RX_EPB1_0X16B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPB1_PRESSBRAKEPEDALPOINTOUT     \
        {  /*EPB1 : PRESSBRAKEPEDALPOINTOUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EPB1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)23790128u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EPB1_PRESSBRAKEPEDALPOINTOUT     \

#endif /* COMEX_SIGNAL_RX_EPB1_0X16B */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_BSD_LCA_WARNINGREQRIGHT     \
        {  /*RSDS_FD1 : BSD_LCA_WARNINGREQRIGHT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24057824u, \
            /*StartBit */ (uint16)95u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_BSD_LCA_WARNINGREQRIGHT     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_BSD_LCA_WARNINGREQLEFT     \
        {  /*RSDS_FD1 : BSD_LCA_WARNINGREQLEFT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24057696u, \
            /*StartBit */ (uint16)93u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_BSD_LCA_WARNINGREQLEFT     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_DOW_WARNINGREQRIGHT     \
        {  /*RSDS_FD1 : DOW_WARNINGREQRIGHT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24057568u, \
            /*StartBit */ (uint16)91u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_DOW_WARNINGREQRIGHT     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_DOW_WARNINGREQLEFT     \
        {  /*RSDS_FD1 : DOW_WARNINGREQLEFT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24057440u, \
            /*StartBit */ (uint16)89u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_DOW_WARNINGREQLEFT     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RCTA_WARNINGREQLEFT     \
        {  /*RSDS_FD1 : RCTA_WARNINGREQLEFT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24055696u, \
            /*StartBit */ (uint16)124u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RCTA_WARNINGREQLEFT     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RCTA_WARNINGREQRIGHT     \
        {  /*RSDS_FD1 : RCTA_WARNINGREQRIGHT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24055728u, \
            /*StartBit */ (uint16)125u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RCTA_WARNINGREQRIGHT     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_BLISTS     \
        {  /*RSDS_FD1 : RSDS_BLISTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24055472u, \
            /*StartBit */ (uint16)117u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_BLISTS     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_BRKGTRIG     \
        {  /*RSDS_FD1 : RSDS_BRKGTRIG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24055504u, \
            /*StartBit */ (uint16)118u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_BRKGTRIG     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_CTA_ACTV     \
        {  /*RSDS_FD1 : RSDS_CTA_ACTV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24055760u, \
            /*StartBit */ (uint16)126u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_CTA_ACTV     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_DOWRESP     \
        {  /*RSDS_FD1 : RSDS_DOWRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24055376u, \
            /*StartBit */ (uint16)114u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_DOWRESP     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_ERRSTS     \
        {  /*RSDS_FD1 : RSDS_ERRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24055536u, \
            /*StartBit */ (uint16)119u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_ERRSTS     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_IPSOUNDREQ     \
        {  /*RSDS_FD1 : RSDS_IPSOUNDREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24056928u, \
            /*StartBit */ (uint16)81u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_IPSOUNDREQ     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_LCARESP     \
        {  /*RSDS_FD1 : RSDS_LCARESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24055408u, \
            /*StartBit */ (uint16)115u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_LCARESP     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_RCTABRKRESP     \
        {  /*RSDS_FD1 : RSDS_RCTABRKRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24055792u, \
            /*StartBit */ (uint16)127u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_RCTABRKRESP     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_RCTARESP     \
        {  /*RSDS_FD1 : RSDS_RCTARESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24055312u, \
            /*StartBit */ (uint16)112u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_RCTARESP     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_RCWRESP     \
        {  /*RSDS_FD1 : RSDS_RCWRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24055344u, \
            /*StartBit */ (uint16)113u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_RCWRESP     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_RCW_TRIGGER     \
        {  /*RSDS_FD1 : RSDS_RCW_TRIGGER */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24058464u, \
            /*StartBit */ (uint16)105u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_RCW_TRIGGER     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_RSDS_FD1_0X16F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_TRAILERSTS     \
        {  /*RSDS_FD1 : RSDS_TRAILERSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24055440u, \
            /*StartBit */ (uint16)116u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD1_RSDS_TRAILERSTS     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD1_0X16F */

#ifdef COMEX_SIGNAL_RX_ESP8_0X170

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP8_CCO_ACTIVE     \
        {  /*ESP8 : CCO_ACTIVE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24119264u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP8_CCO_ACTIVE     \

#endif /* COMEX_SIGNAL_RX_ESP8_0X170 */

#ifdef COMEX_SIGNAL_RX_ESP8_0X170

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP8_CCO_TGTVEL     \
        {  /*ESP8 : CCO_TGTVEL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24121936u, \
            /*StartBit */ (uint16)36u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP8_CCO_TGTVEL     \

#endif /* COMEX_SIGNAL_RX_ESP8_0X170 */

#ifdef COMEX_SIGNAL_RX_ESP8_0X170

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP8_CCO_WARN     \
        {  /*ESP8 : CCO_WARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24119776u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP8_CCO_WARN     \

#endif /* COMEX_SIGNAL_RX_ESP8_0X170 */

#ifdef COMEX_SIGNAL_RX_ESP8_0X170

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP8_ESPFUNCOFFSTS_MODE     \
        {  /*ESP8 : ESPFUNCOFFSTS_MODE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESP8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)24118032u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP8_ESPFUNCOFFSTS_MODE     \

#endif /* COMEX_SIGNAL_RX_ESP8_0X170 */

#ifdef COMEX_SIGNAL_RX_AEB_FD1_0X18B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_ABA_LEVEL     \
        {  /*AEB_FD1 : AEB_ABA_LEVEL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)25891808u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_ABA_LEVEL     \

#endif /* COMEX_SIGNAL_RX_AEB_FD1_0X18B */

#ifdef COMEX_SIGNAL_RX_AEB_FD1_0X18B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_ABA_REQ     \
        {  /*AEB_FD1 : AEB_ABA_REQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)25889200u, \
            /*StartBit */ (uint16)77u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_ABA_REQ     \

#endif /* COMEX_SIGNAL_RX_AEB_FD1_0X18B */

#ifdef COMEX_SIGNAL_RX_AEB_FD1_0X18B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_ABP_REQ     \
        {  /*AEB_FD1 : AEB_ABP_REQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)25889040u, \
            /*StartBit */ (uint16)72u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_ABP_REQ     \

#endif /* COMEX_SIGNAL_RX_AEB_FD1_0X18B */

#ifdef COMEX_SIGNAL_RX_AEB_FD1_0X18B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_AWB_LEVEL     \
        {  /*AEB_FD1 : AEB_AWB_LEVEL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)25899968u, \
            /*StartBit */ (uint16)103u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_AWB_LEVEL     \

#endif /* COMEX_SIGNAL_RX_AEB_FD1_0X18B */

#ifdef COMEX_SIGNAL_RX_AEB_FD1_0X18B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_AWB_REQ     \
        {  /*AEB_FD1 : AEB_AWB_REQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)25889072u, \
            /*StartBit */ (uint16)73u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_AWB_REQ     \

#endif /* COMEX_SIGNAL_RX_AEB_FD1_0X18B */

#ifdef COMEX_SIGNAL_RX_AEB_FD1_0X18B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_BRKREQFUNC     \
        {  /*AEB_FD1 : AEB_BRKREQFUNC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)25893104u, \
            /*StartBit */ (uint16)99u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_BRKREQFUNC     \

#endif /* COMEX_SIGNAL_RX_AEB_FD1_0X18B */

#ifdef COMEX_SIGNAL_RX_AEB_FD1_0X18B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_OBJSTY     \
        {  /*AEB_FD1 : AEB_OBJSTY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)25893872u, \
            /*StartBit */ (uint16)111u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_OBJSTY     \

#endif /* COMEX_SIGNAL_RX_AEB_FD1_0X18B */

#ifdef COMEX_SIGNAL_RX_AEB_FD1_0X18B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_TGTDECEL_REQ     \
        {  /*AEB_FD1 : AEB_TGTDECEL_REQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)25889104u, \
            /*StartBit */ (uint16)74u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_TGTDECEL_REQ     \

#endif /* COMEX_SIGNAL_RX_AEB_FD1_0X18B */

#ifdef COMEX_SIGNAL_RX_AEB_FD1_0X18B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_TGTDECEL_REQVALUE     \
        {  /*AEB_FD1 : AEB_TGTDECEL_REQVALUE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)25931520u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_TGTDECEL_REQVALUE     \

#endif /* COMEX_SIGNAL_RX_AEB_FD1_0X18B */

#ifdef COMEX_SIGNAL_RX_AEB_FD1_0X18B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_VEHHLDREQ     \
        {  /*AEB_FD1 : AEB_VEHHLDREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)25889136u, \
            /*StartBit */ (uint16)75u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_AEB_VEHHLDREQ     \

#endif /* COMEX_SIGNAL_RX_AEB_FD1_0X18B */

#ifdef COMEX_SIGNAL_RX_AEB_FD1_0X18B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_EBA_TGTDECEL_REQ     \
        {  /*AEB_FD1 : EBA_TGTDECEL_REQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)25889168u, \
            /*StartBit */ (uint16)76u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD1_EBA_TGTDECEL_REQ     \

#endif /* COMEX_SIGNAL_RX_AEB_FD1_0X18B */

#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_FFOGLMPSTS_F_PBOX     \
        {  /*F_PBOX1 : FFOGLMPSTS_F_PBOX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_F_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)26935568u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_FFOGLMPSTS_F_PBOX     \

#endif /* COMEX_SIGNAL_RX_F_PBOX1_0X19B */

#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_HIBEAMSTS_F_PBOX     \
        {  /*F_PBOX1 : HIBEAMSTS_F_PBOX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_F_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)26935728u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_HIBEAMSTS_F_PBOX     \

#endif /* COMEX_SIGNAL_RX_F_PBOX1_0X19B */

#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_HOODSTS_F_PBOX     \
        {  /*F_PBOX1 : HOODSTS_F_PBOX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_F_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)26935984u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_HOODSTS_F_PBOX     \

#endif /* COMEX_SIGNAL_RX_F_PBOX1_0X19B */

#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_LHEADLMPFAILSTS     \
        {  /*F_PBOX1 : LHEADLMPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_F_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)26936432u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_LHEADLMPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_F_PBOX1_0X19B */

#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_LHIBEAMFAILSTS     \
        {  /*F_PBOX1 : LHIBEAMFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_F_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)26935952u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_LHIBEAMFAILSTS     \

#endif /* COMEX_SIGNAL_RX_F_PBOX1_0X19B */

#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_LLASHDLMPDIAGSIG     \
        {  /*F_PBOX1 : LLASHDLMPDIAGSIG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_F_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)26935792u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_LLASHDLMPDIAGSIG     \

#endif /* COMEX_SIGNAL_RX_F_PBOX1_0X19B */

#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_LLOWBEAMFAILSTS     \
        {  /*F_PBOX1 : LLOWBEAMFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_F_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)26935888u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_LLOWBEAMFAILSTS     \

#endif /* COMEX_SIGNAL_RX_F_PBOX1_0X19B */

#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_LASHDLMPSTS_F_PBOX     \
        {  /*F_PBOX1 : LASHDLMPSTS_F_PBOX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_F_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)26935600u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_LASHDLMPSTS_F_PBOX     \

#endif /* COMEX_SIGNAL_RX_F_PBOX1_0X19B */

#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_LOWBEAMSTS_F_PBOX     \
        {  /*F_PBOX1 : LOWBEAMSTS_F_PBOX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_F_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)26935696u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_LOWBEAMSTS_F_PBOX     \

#endif /* COMEX_SIGNAL_RX_F_PBOX1_0X19B */

#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_RHEADLMPFAILSTS     \
        {  /*F_PBOX1 : RHEADLMPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_F_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)26936400u, \
            /*StartBit */ (uint16)34u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_RHEADLMPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_F_PBOX1_0X19B */

#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_RHIBEAMFAILSTS     \
        {  /*F_PBOX1 : RHIBEAMFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_F_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)26935920u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_RHIBEAMFAILSTS     \

#endif /* COMEX_SIGNAL_RX_F_PBOX1_0X19B */

#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_RLASHDLMPDIAGSIG     \
        {  /*F_PBOX1 : RLASHDLMPDIAGSIG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_F_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)26935760u, \
            /*StartBit */ (uint16)14u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_RLASHDLMPDIAGSIG     \

#endif /* COMEX_SIGNAL_RX_F_PBOX1_0X19B */

#ifdef COMEX_SIGNAL_RX_F_PBOX1_0X19B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_RLOWBEAMFAILSTS     \
        {  /*F_PBOX1 : RLOWBEAMFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_F_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)26935856u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_F_PBOX1_RLOWBEAMFAILSTS     \

#endif /* COMEX_SIGNAL_RX_F_PBOX1_0X19B */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_HIPOSNBRKLMPFAILSTS     \
        {  /*R_PBOX1 : HIPOSNBRKLMPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27001328u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_HIPOSNBRKLMPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_HIPOSNBRKLMPOUTPSTS_R_PBOX     \
        {  /*R_PBOX1 : HIPOSNBRKLMPOUTPSTS_R_PBOX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27002096u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_HIPOSNBRKLMPOUTPSTS_R_PBOX     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_LBRKLMPFAILSTS     \
        {  /*R_PBOX1 : LBRKLMPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27001264u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_LBRKLMPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_LBRKLMPOUTPSTS_R_PBOX     \
        {  /*R_PBOX1 : LBRKLMPOUTPSTS_R_PBOX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27002064u, \
            /*StartBit */ (uint16)38u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_LBRKLMPOUTPSTS_R_PBOX     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_LRPOSNLMPFAILSTS     \
        {  /*R_PBOX1 : LRPOSNLMPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27001104u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_LRPOSNLMPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_LTURNLMPSTS_R_PBOX     \
        {  /*R_PBOX1 : LTURNLMPSTS_R_PBOX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27001840u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_LTURNLMPSTS_R_PBOX     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_LICPLATELMPFAILSTS     \
        {  /*R_PBOX1 : LICPLATELMPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27001296u, \
            /*StartBit */ (uint16)14u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_LICPLATELMPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_PARKLMPSTS_R_PBOX     \
        {  /*R_PBOX1 : PARKLMPSTS_R_PBOX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27001680u, \
            /*StartBit */ (uint16)26u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_PARKLMPSTS_R_PBOX     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_POSNLMPOUTPSTS_R_PBOX     \
        {  /*R_PBOX1 : POSNLMPOUTPSTS_R_PBOX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27001200u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_POSNLMPOUTPSTS_R_PBOX     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RBRKLMPFAILSTS     \
        {  /*R_PBOX1 : RBRKLMPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27001232u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RBRKLMPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RBRKLMPOUTPSTS_R_PBOX     \
        {  /*R_PBOX1 : RBRKLMPOUTPSTS_R_PBOX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27001616u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RBRKLMPOUTPSTS_R_PBOX     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RFOGLMPFAILSTS_R_PBOX     \
        {  /*R_PBOX1 : RFOGLMPFAILSTS_R_PBOX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27001776u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RFOGLMPFAILSTS_R_PBOX     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RFOGLMPSTS_R_PBOX     \
        {  /*R_PBOX1 : RFOGLMPSTS_R_PBOX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27001744u, \
            /*StartBit */ (uint16)28u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RFOGLMPSTS_R_PBOX     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RRPOSNLMPFAILSTS     \
        {  /*R_PBOX1 : RRPOSNLMPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27001168u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RRPOSNLMPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RTURNLMPSTS_R_PBOX     \
        {  /*R_PBOX1 : RTURNLMPSTS_R_PBOX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27001808u, \
            /*StartBit */ (uint16)30u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RTURNLMPSTS_R_PBOX     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RWINHEATGFAILSTS     \
        {  /*R_PBOX1 : RWINHEATGFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27001488u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RWINHEATGFAILSTS     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RWINHEATGICONRLYCMD     \
        {  /*R_PBOX1 : RWINHEATGICONRLYCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27001520u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RWINHEATGICONRLYCMD     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_R_PBOX1_0X19C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RVSLMPFAILSTS     \
        {  /*R_PBOX1 : RVSLMPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_R_PBOX1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27001136u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_R_PBOX1_RVSLMPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_R_PBOX1_0X19C */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE01_CURV     \
        {  /*IFC_FD5 : IFC_LINE01_CURV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27202288u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE01_CURV     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE01_CURVCHANGE     \
        {  /*IFC_FD5 : IFC_LINE01_CURVCHANGE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27215680u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)20u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE01_CURVCHANGE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE01_DY     \
        {  /*IFC_FD5 : IFC_LINE01_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27201488u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE01_DY     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE01_TYPE     \
        {  /*IFC_FD5 : IFC_LINE01_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27205568u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE01_TYPE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE02_CURV     \
        {  /*IFC_FD5 : IFC_LINE02_CURV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27218672u, \
            /*StartBit */ (uint16)82u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE02_CURV     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE02_CURVCHANGE     \
        {  /*IFC_FD5 : IFC_LINE02_CURVCHANGE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27248448u, \
            /*StartBit */ (uint16)99u, \
            /*BitLength*/ (uint16)20u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE02_CURVCHANGE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE02_DY     \
        {  /*IFC_FD5 : IFC_LINE02_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27217872u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE02_DY     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE02_TYPE     \
        {  /*IFC_FD5 : IFC_LINE02_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27213760u, \
            /*StartBit */ (uint16)127u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE02_TYPE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE03_CURV     \
        {  /*IFC_FD5 : IFC_LINE03_CURV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27235056u, \
            /*StartBit */ (uint16)146u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE03_CURV     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE03_CURVCHANGE     \
        {  /*IFC_FD5 : IFC_LINE03_CURVCHANGE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27281216u, \
            /*StartBit */ (uint16)163u, \
            /*BitLength*/ (uint16)20u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE03_CURVCHANGE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE03_DY     \
        {  /*IFC_FD5 : IFC_LINE03_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27234256u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE03_DY     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE03_TYPE     \
        {  /*IFC_FD5 : IFC_LINE03_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27221952u, \
            /*StartBit */ (uint16)191u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE03_TYPE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE04_CURV     \
        {  /*IFC_FD5 : IFC_LINE04_CURV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27251440u, \
            /*StartBit */ (uint16)210u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE04_CURV     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE04_CURVCHANGE     \
        {  /*IFC_FD5 : IFC_LINE04_CURVCHANGE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27313984u, \
            /*StartBit */ (uint16)227u, \
            /*BitLength*/ (uint16)20u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE04_CURVCHANGE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE04_DY     \
        {  /*IFC_FD5 : IFC_LINE04_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27250640u, \
            /*StartBit */ (uint16)207u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE04_DY     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE04_TYPE     \
        {  /*IFC_FD5 : IFC_LINE04_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27230144u, \
            /*StartBit */ (uint16)255u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_LINE04_TYPE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_ROADEDGE01_CURV     \
        {  /*IFC_FD5 : IFC_ROADEDGE01_CURV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27267824u, \
            /*StartBit */ (uint16)274u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_ROADEDGE01_CURV     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_ROADEDGE01_CURVCHANGE     \
        {  /*IFC_FD5 : IFC_ROADEDGE01_CURVCHANGE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27346752u, \
            /*StartBit */ (uint16)291u, \
            /*BitLength*/ (uint16)20u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_ROADEDGE01_CURVCHANGE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_ROADEDGE01_DY     \
        {  /*IFC_FD5 : IFC_ROADEDGE01_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27267024u, \
            /*StartBit */ (uint16)271u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_ROADEDGE01_DY     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_ROADEDGE01_TYPE     \
        {  /*IFC_FD5 : IFC_ROADEDGE01_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27238336u, \
            /*StartBit */ (uint16)319u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_ROADEDGE01_TYPE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_ROADEDGE02_CURV     \
        {  /*IFC_FD5 : IFC_ROADEDGE02_CURV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27284208u, \
            /*StartBit */ (uint16)338u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_ROADEDGE02_CURV     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_ROADEDGE02_CURVCHANGE     \
        {  /*IFC_FD5 : IFC_ROADEDGE02_CURVCHANGE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27379520u, \
            /*StartBit */ (uint16)355u, \
            /*BitLength*/ (uint16)20u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_ROADEDGE02_CURVCHANGE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_ROADEDGE02_DY     \
        {  /*IFC_FD5 : IFC_ROADEDGE02_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27283408u, \
            /*StartBit */ (uint16)335u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_ROADEDGE02_DY     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_IFC_FD5_0X19F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_ROADEDGE02_TYPE     \
        {  /*IFC_FD5 : IFC_ROADEDGE02_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)27246528u, \
            /*StartBit */ (uint16)383u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD5_IFC_ROADEDGE02_TYPE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD5_0X19F */

#ifdef COMEX_SIGNAL_RX_HCU_PT8_0X1C0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSERR_1     \
        {  /*HCU_PT8 : HCU_CHRGSYSERR_1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)29361136u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSERR_1     \

#endif /* COMEX_SIGNAL_RX_HCU_PT8_0X1C0 */

#ifdef COMEX_SIGNAL_RX_HCU_PT8_0X1C0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSERR_2     \
        {  /*HCU_PT8 : HCU_CHRGSYSERR_2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)29361104u, \
            /*StartBit */ (uint16)30u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSERR_2     \

#endif /* COMEX_SIGNAL_RX_HCU_PT8_0X1C0 */

#ifdef COMEX_SIGNAL_RX_HCU_PT8_0X1C0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSERR_3     \
        {  /*HCU_PT8 : HCU_CHRGSYSERR_3 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)29361072u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSERR_3     \

#endif /* COMEX_SIGNAL_RX_HCU_PT8_0X1C0 */

#ifdef COMEX_SIGNAL_RX_HCU_PT8_0X1C0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSERR_4     \
        {  /*HCU_PT8 : HCU_CHRGSYSERR_4 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)29361040u, \
            /*StartBit */ (uint16)28u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSERR_4     \

#endif /* COMEX_SIGNAL_RX_HCU_PT8_0X1C0 */

#ifdef COMEX_SIGNAL_RX_HCU_PT8_0X1C0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSERR_5     \
        {  /*HCU_PT8 : HCU_CHRGSYSERR_5 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)29361008u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSERR_5     \

#endif /* COMEX_SIGNAL_RX_HCU_PT8_0X1C0 */

#ifdef COMEX_SIGNAL_RX_HCU_PT8_0X1C0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSERR_6     \
        {  /*HCU_PT8 : HCU_CHRGSYSERR_6 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)29360976u, \
            /*StartBit */ (uint16)26u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSERR_6     \

#endif /* COMEX_SIGNAL_RX_HCU_PT8_0X1C0 */

#ifdef COMEX_SIGNAL_RX_HCU_PT8_0X1C0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSERR_7     \
        {  /*HCU_PT8 : HCU_CHRGSYSERR_7 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)29360944u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSERR_7     \

#endif /* COMEX_SIGNAL_RX_HCU_PT8_0X1C0 */

#ifdef COMEX_SIGNAL_RX_HCU_PT8_0X1C0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSERR_8     \
        {  /*HCU_PT8 : HCU_CHRGSYSERR_8 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)29360912u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSERR_8     \

#endif /* COMEX_SIGNAL_RX_HCU_PT8_0X1C0 */

#ifdef COMEX_SIGNAL_RX_HCU_PT8_0X1C0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSLMPSTS     \
        {  /*HCU_PT8 : HCU_CHRGSYSLMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)29361328u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_CHRGSYSLMPSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_PT8_0X1C0 */

#ifdef COMEX_SIGNAL_RX_HCU_PT8_0X1C0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_DRVMODDISP     \
        {  /*HCU_PT8 : HCU_DRVMODDISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)29366208u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT8_HCU_DRVMODDISP     \

#endif /* COMEX_SIGNAL_RX_HCU_PT8_0X1C0 */

#ifdef COMEX_SIGNAL_TX_HUT49_0X1D1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT49_ANTIDISIDNRESP     \
        {  /*HUT49 : ANTIDISIDNRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT49, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AntiDisIdnResp, \
            /*SignalId */ (uint32)30481920u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)32u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT49_ANTIDISIDNRESP     \

#endif /* COMEX_SIGNAL_TX_HUT49_0X1D1 */

#ifdef COMEX_SIGNAL_RX_GW_OTA_0X1D9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_OTA_OTA_UPGRDMODERRCODE     \
        {  /*GW_OTA : OTA_UPGRDMODERRCODE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_GW_OTA, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)30999456u, \
            /*StartBit */ (uint16)14u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_OTA_OTA_UPGRDMODERRCODE     \

#endif /* COMEX_SIGNAL_RX_GW_OTA_0X1D9 */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_APA_PERMIT     \
        {  /*HUT_FD4 : HUT_HAVP_APA_PERMIT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_APA_Permit, \
            /*SignalId */ (uint32)31066848u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_APA_PERMIT     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_COMFIRM_BTN     \
        {  /*HUT_FD4 : HUT_HAVP_COMFIRM_BTN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_Comfirm_Btn, \
            /*SignalId */ (uint32)31064336u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_COMFIRM_BTN     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_LEARNINGTYPESELE     \
        {  /*HUT_FD4 : HUT_HAVP_LEARNINGTYPESELE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_LearningTypeSele, \
            /*SignalId */ (uint32)31065376u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_LEARNINGTYPESELE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_LEARNING_SET_PARKLOT     \
        {  /*HUT_FD4 : HUT_HAVP_LEARNING_SET_PARKLOT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_Learning_Set_ParkLot, \
            /*SignalId */ (uint32)31065568u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_LEARNING_SET_PARKLOT     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_PATH_DELETE     \
        {  /*HUT_FD4 : HUT_HAVP_PATH_DELETE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_Path_Delete, \
            /*SignalId */ (uint32)31068096u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_PATH_DELETE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_PATH_SELECT     \
        {  /*HUT_FD4 : HUT_HAVP_PATH_SELECT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_Path_Select, \
            /*SignalId */ (uint32)31067584u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_PATH_SELECT     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_PATH_SETTOP     \
        {  /*HUT_FD4 : HUT_HAVP_PATH_SETTOP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_Path_SetTop, \
            /*SignalId */ (uint32)31069120u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_PATH_SETTOP     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_RETURN_BTN     \
        {  /*HUT_FD4 : HUT_HAVP_RETURN_BTN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_Return_Btn, \
            /*SignalId */ (uint32)31064432u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_RETURN_BTN     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_SELFPARLOT_ENDING     \
        {  /*HUT_FD4 : HUT_HAVP_SELFPARLOT_ENDING */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_SelfParLot_Ending, \
            /*SignalId */ (uint32)31064368u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_SELFPARLOT_ENDING     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_SET_PATH_ENDING     \
        {  /*HUT_FD4 : HUT_HAVP_SET_PATH_ENDING */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_Set_Path_Ending, \
            /*SignalId */ (uint32)31064752u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_SET_PATH_ENDING     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_SET_STARTING     \
        {  /*HUT_FD4 : HUT_HAVP_SET_STARTING */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_HAVP_Set_Starting, \
            /*SignalId */ (uint32)31064400u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_SET_STARTING     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_CTRLPOINT     \
        {  /*HUT_FD4 : LR_PROFLONG_CTRLPOINT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_CtrlPoint, \
            /*SignalId */ (uint32)31067088u, \
            /*StartBit */ (uint16)94u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_CTRLPOINT     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_CYCCNT     \
        {  /*HUT_FD4 : LR_PROFLONG_CYCCNT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_CycCnt, \
            /*SignalId */ (uint32)31069280u, \
            /*StartBit */ (uint16)81u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_CYCCNT     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_MSGTYP     \
        {  /*HUT_FD4 : LR_PROFLONG_MSGTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_MsgTyp, \
            /*SignalId */ (uint32)31068848u, \
            /*StartBit */ (uint16)74u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_MSGTYP     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_OFFSET     \
        {  /*HUT_FD4 : LR_PROFLONG_OFFSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_Offset, \
            /*SignalId */ (uint32)31082448u, \
            /*StartBit */ (uint16)71u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_OFFSET     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_PATHIDX     \
        {  /*HUT_FD4 : LR_PROFLONG_PATHIDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_PathIdx, \
            /*SignalId */ (uint32)31075296u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_PATHIDX     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_PROFTYP     \
        {  /*HUT_FD4 : LR_PROFLONG_PROFTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_ProfTyp, \
            /*SignalId */ (uint32)31076048u, \
            /*StartBit */ (uint16)93u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_PROFTYP     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_RETR     \
        {  /*HUT_FD4 : LR_PROFLONG_RETR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_Retr, \
            /*SignalId */ (uint32)31066896u, \
            /*StartBit */ (uint16)88u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_RETR     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_UPDATE     \
        {  /*HUT_FD4 : LR_PROFLONG_UPDATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_Update, \
            /*SignalId */ (uint32)31067120u, \
            /*StartBit */ (uint16)95u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_UPDATE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_VALUE     \
        {  /*HUT_FD4 : LR_PROFLONG_VALUE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LR_ProfLong_Value, \
            /*SignalId */ (uint32)31170048u, \
            /*StartBit */ (uint16)103u, \
            /*BitLength*/ (uint16)32u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_SLOTNUM_VR     \
        {  /*HUT_FD4 : SLOTNUM_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SlotNum_VR, \
            /*SignalId */ (uint32)31068608u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_SLOTNUM_VR     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_USERDEFPRKMENUSELCMD     \
        {  /*HUT_FD4 : USERDEFPRKMENUSELCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_UserDefPrkMenuSelCmd, \
            /*SignalId */ (uint32)31065264u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_USERDEFPRKMENUSELCMD     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_USERDEFINEDPARKCMD     \
        {  /*HUT_FD4 : USERDEFINEDPARKCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_UserDefinedParkCmd, \
            /*SignalId */ (uint32)31065488u, \
            /*StartBit */ (uint16)44u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_USERDEFINEDPARKCMD     \

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_DRVSEATMASSGMODSET     \
        {  /*HUT45 : DRVSEATMASSGMODSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT45, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DrvSeatMassgModSet, \
            /*SignalId */ (uint32)31197120u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DrvSeatMassgModSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_DRVSEATMASSGMODSET     \

#endif /* COMEX_SIGNAL_TX_HUT45_0X1DC */

#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_INCARTEMPMAXSET     \
        {  /*HUT45 : INCARTEMPMAXSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT45, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_InCarTempMaxSet, \
            /*SignalId */ (uint32)31200224u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_INCARTEMPMAXSET     \

#endif /* COMEX_SIGNAL_TX_HUT45_0X1DC */

#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_INCARTEMPMINSET     \
        {  /*HUT45 : INCARTEMPMINSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT45, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_InCarTempMinSet, \
            /*SignalId */ (uint32)31199200u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_INCARTEMPMINSET     \

#endif /* COMEX_SIGNAL_TX_HUT45_0X1DC */

#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_PASSSEATMASSGMODSET     \
        {  /*HUT45 : PASSSEATMASSGMODSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT45, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PassSeatMassgModSet, \
            /*SignalId */ (uint32)31196608u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_PassSeatMassgModSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_PASSSEATMASSGMODSET     \

#endif /* COMEX_SIGNAL_TX_HUT45_0X1DC */

#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_RWPC_SWTREQ     \
        {  /*HUT45 : RWPC_SWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT45, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RWPC_SwtReq, \
            /*SignalId */ (uint32)31196256u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_RWPC_SWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT45_0X1DC */

#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_SMTACSWT     \
        {  /*HUT45 : SMTACSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT45, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SmtACSwt, \
            /*SignalId */ (uint32)31196768u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_SMTACSWT     \

#endif /* COMEX_SIGNAL_TX_HUT45_0X1DC */

#ifdef COMEX_SIGNAL_TX_HUT46_0X1DD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT46_AGSSWTREQ     \
        {  /*HUT46 : AGSSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT46, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AGSSwtReq, \
            /*SignalId */ (uint32)31261920u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT46_AGSSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT46_0X1DD */

#ifdef COMEX_SIGNAL_TX_HUT46_0X1DD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT46_ARFSWTREQ     \
        {  /*HUT46 : ARFSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT46, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ARFSwtReq, \
            /*SignalId */ (uint32)31262176u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT46_ARFSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT46_0X1DD */

#ifdef COMEX_SIGNAL_TX_HUT46_0X1DD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT46_ASFCSWTREQ     \
        {  /*HUT46 : ASFCSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT46, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ASFCSwtReq, \
            /*SignalId */ (uint32)31262048u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT46_ASFCSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT46_0X1DD */

#ifdef COMEX_SIGNAL_TX_HUT46_0X1DD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT46_SOCMNGMNTSWTREQ     \
        {  /*HUT46 : SOCMNGMNTSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT46, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SOCMngmntSwtReq, \
            /*SignalId */ (uint32)31261792u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT46_SOCMNGMNTSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT46_0X1DD */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD4_0X1E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD4_PHONE_CHRGNMODE     \
        {  /*T_BOX_FD4 : PHONE_CHRGNMODE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_BOX_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)31523488u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD4_PHONE_CHRGNMODE     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD4_0X1E1 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD4_0X1E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD4_T_BOX_REMTVIDEOMONRENAREQ_APP     \
        {  /*T_BOX_FD4 : T_BOX_REMTVIDEOMONRENAREQ_APP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_BOX_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)31525472u, \
            /*StartBit */ (uint16)41u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD4_T_BOX_REMTVIDEOMONRENAREQ_APP     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD4_0X1E1 */

#ifdef COMEX_SIGNAL_RX_HCU_HC8_0X1E2

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC8_HCU_TOTALSCORE     \
        {  /*HCU_HC8 : HCU_TOTALSCORE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HC8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)31589872u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC8_HCU_TOTALSCORE     \

#endif /* COMEX_SIGNAL_RX_HCU_HC8_0X1E2 */

#ifdef COMEX_SIGNAL_RX_BMS_FD14_0X1E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS_FD14_BMS_CHRGTIMRESP     \
        {  /*BMS_FD14 : BMS_CHRGTIMRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS_FD14, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)31654192u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS_FD14_BMS_CHRGTIMRESP     \

#endif /* COMEX_SIGNAL_RX_BMS_FD14_0X1E3 */

#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_ACMAXREQ_TC     \
        {  /*HUT35 : ACMAXREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT35, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACMaxReq_TC, \
            /*SignalId */ (uint32)31786144u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_ACMAXREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT35_0X1E5 */

#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_ACMAXREQ_VR     \
        {  /*HUT35 : ACMAXREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT35, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACMaxReq_VR, \
            /*SignalId */ (uint32)31786656u, \
            /*StartBit */ (uint16)26u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_ACMAXREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT35_0X1E5 */

#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_ACREARAUTOMODREQ_VR     \
        {  /*HUT35 : ACREARAUTOMODREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT35, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRearAutoModReq_VR, \
            /*SignalId */ (uint32)31787744u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_ACREARAUTOMODREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT35_0X1E5 */

#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_ACREARLOCKREQ_TC     \
        {  /*HUT35 : ACREARLOCKREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT35, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRearLockReq_TC, \
            /*SignalId */ (uint32)31787872u, \
            /*StartBit */ (uint16)45u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_ACREARLOCKREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT35_0X1E5 */

#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_ACREARPOWERREQ_VR     \
        {  /*HUT35 : ACREARPOWERREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT35, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRearPowerReq_VR, \
            /*SignalId */ (uint32)31788000u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_ACREARPOWERREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT35_0X1E5 */

#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_LOCKWINSET     \
        {  /*HUT35 : LOCKWINSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT35, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LockWinSet, \
            /*SignalId */ (uint32)31786544u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_LockWinSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_LOCKWINSET     \

#endif /* COMEX_SIGNAL_TX_HUT35_0X1E5 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR1     \
        {  /*HUT36 : MULTICOLORNR1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT36, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr1, \
            /*SignalId */ (uint32)31851504u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR1     \

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR2     \
        {  /*HUT36 : MULTICOLORNR2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT36, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr2, \
            /*SignalId */ (uint32)31852528u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR2     \

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR3     \
        {  /*HUT36 : MULTICOLORNR3 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT36, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr3, \
            /*SignalId */ (uint32)31853552u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR3     \

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR4     \
        {  /*HUT36 : MULTICOLORNR4 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT36, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr4, \
            /*SignalId */ (uint32)31854576u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR4     \

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR5     \
        {  /*HUT36 : MULTICOLORNR5 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT36, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr5, \
            /*SignalId */ (uint32)31855600u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR5     \

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR6     \
        {  /*HUT36 : MULTICOLORNR6 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT36, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr6, \
            /*SignalId */ (uint32)31856624u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR6     \

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR7     \
        {  /*HUT36 : MULTICOLORNR7 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT36, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr7, \
            /*SignalId */ (uint32)31857648u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR7     \

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR8     \
        {  /*HUT36 : MULTICOLORNR8 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT36, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr8, \
            /*SignalId */ (uint32)31858672u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR8     \

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRLTEMPDECREQ_TC     \
        {  /*HUT38 : ACRLTEMPDECREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT38, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRLTempDecReq_TC, \
            /*SignalId */ (uint32)31916512u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRLTEMPDECREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRLTEMPINCREQ_TC     \
        {  /*HUT38 : ACRLTEMPINCREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT38, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRLTempIncReq_TC, \
            /*SignalId */ (uint32)31916384u, \
            /*StartBit */ (uint16)5u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRLTEMPINCREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRLTEMPREQ_VR     \
        {  /*HUT38 : ACRLTEMPREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT38, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRLTempReq_VR, \
            /*SignalId */ (uint32)31918048u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRLTEMPREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRRTEMPDECREQ_TC     \
        {  /*HUT38 : ACRRTEMPDECREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT38, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRRTempDecReq_TC, \
            /*SignalId */ (uint32)31916256u, \
            /*StartBit */ (uint16)3u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRRTEMPDECREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRRTEMPINCREQ_TC     \
        {  /*HUT38 : ACRRTEMPINCREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT38, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRRTempIncReq_TC, \
            /*SignalId */ (uint32)31916128u, \
            /*StartBit */ (uint16)1u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRRTEMPINCREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRRTEMPREQ_VR     \
        {  /*HUT38 : ACRRTEMPREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT38, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRRTempReq_VR, \
            /*SignalId */ (uint32)31919072u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRRTEMPREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_DRVDOORALCMFLASHFREQ     \
        {  /*HUT38 : DRVDOORALCMFLASHFREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT38, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DrvDoorALCMFlashFreq, \
            /*SignalId */ (uint32)31919088u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_DRVDOORALCMFLASHFREQ     \

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_FOOTALCMFLASHFREQ     \
        {  /*HUT38 : FOOTALCMFLASHFREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT38, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_FootALCMFlashFreq, \
            /*SignalId */ (uint32)31919344u, \
            /*StartBit */ (uint16)51u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_FOOTALCMFLASHFREQ     \

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_LRDOORALCMFLASHFREQ     \
        {  /*HUT38 : LRDOORALCMFLASHFREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT38, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LRDoorALCMFlashFreq, \
            /*SignalId */ (uint32)31918704u, \
            /*StartBit */ (uint16)41u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_LRDOORALCMFLASHFREQ     \

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_LEFTPANELALCMFLASHFREQ     \
        {  /*HUT38 : LEFTPANELALCMFLASHFREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT38, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LeftPanelALCMFlashFreq, \
            /*SignalId */ (uint32)31920112u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_LEFTPANELALCMFLASHFREQ     \

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_PASSDOORALCMFLASHFREQ     \
        {  /*HUT38 : PASSDOORALCMFLASHFREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT38, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PassDoorALCMFlashFreq, \
            /*SignalId */ (uint32)31918896u, \
            /*StartBit */ (uint16)44u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_PASSDOORALCMFLASHFREQ     \

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_RRDOORALCMFLASHFREQ     \
        {  /*HUT38 : RRDOORALCMFLASHFREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT38, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RRDoorALCMFlashFreq, \
            /*SignalId */ (uint32)31919536u, \
            /*StartBit */ (uint16)54u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_RRDOORALCMFLASHFREQ     \

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_RIGHTPANELALCMFLASHFREQ     \
        {  /*HUT38 : RIGHTPANELALCMFLASHFREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT38, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RightPanelALCMFlashFreq, \
            /*SignalId */ (uint32)31919920u, \
            /*StartBit */ (uint16)60u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_RIGHTPANELALCMFLASHFREQ     \

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_BACKREQ_AVM     \
        {  /*HUT30 : BACKREQ_AVM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT30, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_BackReq_AVM, \
            /*SignalId */ (uint32)32047536u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_BACKREQ_AVM     \

#endif /* COMEX_SIGNAL_TX_HUT30_0X1E9 */

#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_HUD_BRIGHTNESSLVLSWT     \
        {  /*HUT30 : HUD_BRIGHTNESSLVLSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT30, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUD_BrightnessLvlSwt, \
            /*SignalId */ (uint32)32051136u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_HUD_BRIGHTNESSLVLSWT     \

#endif /* COMEX_SIGNAL_TX_HUT30_0X1E9 */

#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_HUD_HEIGHTLVLSWT     \
        {  /*HUT30 : HUD_HEIGHTLVLSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT30, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUD_HeightLvlSwt, \
            /*SignalId */ (uint32)32048720u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_HUD_HEIGHTLVLSWT     \

#endif /* COMEX_SIGNAL_TX_HUT30_0X1E9 */

#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_HUD_SWTREQ     \
        {  /*HUT30 : HUD_SWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT30, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUD_SwtReq, \
            /*SignalId */ (uint32)32048736u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_HUD_SWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT30_0X1E9 */

#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_PPMIBSRSWTSET     \
        {  /*HUT30 : PPMIBSRSWTSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT30, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PPMIBSRSwtSet, \
            /*SignalId */ (uint32)32047328u, \
            /*StartBit */ (uint16)3u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_PPMIBSRSwtSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_PPMIBSRSWTSET     \

#endif /* COMEX_SIGNAL_TX_HUT30_0X1E9 */

#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_PPMIHWSWTSET     \
        {  /*HUT30 : PPMIHWSWTSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT30, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PPMIHWSwtSet, \
            /*SignalId */ (uint32)32047456u, \
            /*StartBit */ (uint16)5u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_PPMIHWSwtSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_PPMIHWSWTSET     \

#endif /* COMEX_SIGNAL_TX_HUT30_0X1E9 */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_ACTVENTRYLOCKSET     \
        {  /*HUT39 : ACTVENTRYLOCKSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ActvEntryLockSet, \
            /*SignalId */ (uint32)32178416u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ActvEntryLockSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_ACTVENTRYLOCKSET     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_ACTVENTRYUNLOCKSET     \
        {  /*HUT39 : ACTVENTRYUNLOCKSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ActvEntryUnlockSet, \
            /*SignalId */ (uint32)32178384u, \
            /*StartBit */ (uint16)6u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ActvEntryUnlockSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_ACTVENTRYUNLOCKSET     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_BTAPAENTRYLOCKSET     \
        {  /*HUT39 : BTAPAENTRYLOCKSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_BTAPAEntryLockSet, \
            /*SignalId */ (uint32)32178288u, \
            /*StartBit */ (uint16)3u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_BTAPAEntryLockSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_BTAPAENTRYLOCKSET     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_BTAPALVNGUNLOCKSET     \
        {  /*HUT39 : BTAPALVNGUNLOCKSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_BTAPALvngUnlockSet, \
            /*SignalId */ (uint32)32178256u, \
            /*StartBit */ (uint16)2u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_BTAPALvngUnlockSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_BTAPALVNGUNLOCKSET     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_CLSWINSPDSET     \
        {  /*HUT39 : CLSWINSPDSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ClsWinSpdSet, \
            /*SignalId */ (uint32)32178272u, \
            /*StartBit */ (uint16)1u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ClsWinSpdSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_CLSWINSPDSET     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_DRVDOORALCMCLRSET     \
        {  /*HUT39 : DRVDOORALCMCLRSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DrvDoorALCMClrSet, \
            /*SignalId */ (uint32)32184176u, \
            /*StartBit */ (uint16)46u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_DRVDOORALCMCLRSET     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_DRVDOORALCMSWT     \
        {  /*HUT39 : DRVDOORALCMSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DrvDoorALCMSwt, \
            /*SignalId */ (uint32)32179728u, \
            /*StartBit */ (uint16)48u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DrvDoorALCMSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_DRVDOORALCMSWT     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_DRVSEATMASSGLVLSET     \
        {  /*HUT39 : DRVSEATMASSGLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DrvSeatMassgLvlSet, \
            /*SignalId */ (uint32)32179696u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_DRVSEATMASSGLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_LRDOORALCMCLRSET     \
        {  /*HUT39 : LRDOORALCMCLRSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LRDoorALCMClrSet, \
            /*SignalId */ (uint32)32186352u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_LRDOORALCMCLRSET     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_LOCKPROMPTFUNSET     \
        {  /*HUT39 : LOCKPROMPTFUNSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LockPromptFunSet, \
            /*SignalId */ (uint32)32178528u, \
            /*StartBit */ (uint16)5u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_LockPromptFunSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_LOCKPROMPTFUNSET     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_PASSDOORALCMCLRSET     \
        {  /*HUT39 : PASSDOORALCMCLRSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PassDoorALCMClrSet, \
            /*SignalId */ (uint32)32185328u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_PASSDOORALCMCLRSET     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_PASSDOORALCMSWT     \
        {  /*HUT39 : PASSDOORALCMSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PassDoorALCMSwt, \
            /*SignalId */ (uint32)32179984u, \
            /*StartBit */ (uint16)56u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_PassDoorALCMSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_PASSDOORALCMSWT     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_PASSSEATMASSGLVLSET     \
        {  /*HUT39 : PASSSEATMASSGLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PassSeatMassgLvlSet, \
            /*SignalId */ (uint32)32179504u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_PASSSEATMASSGLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RLSEATMASSGLVLSET     \
        {  /*HUT39 : RLSEATMASSGLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RLSeatMassgLvlSet, \
            /*SignalId */ (uint32)32180208u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RLSEATMASSGLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RLSEATMEMPOSNSWT     \
        {  /*HUT39 : RLSEATMEMPOSNSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RLSeatMemPosnSwt, \
            /*SignalId */ (uint32)32180720u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RLSEATMEMPOSNSWT     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RLSEATSUPPORTLVLSET     \
        {  /*HUT39 : RLSEATSUPPORTLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RLSeatSupportLvlSet, \
            /*SignalId */ (uint32)32179184u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RLSEATSUPPORTLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RRSEATMASSGLVLSET     \
        {  /*HUT39 : RRSEATMASSGLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RRSeatMassgLvlSet, \
            /*SignalId */ (uint32)32180016u, \
            /*StartBit */ (uint16)28u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_RRSeatMassgLvlSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RRSEATMASSGLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RRSEATMEMPOSNSWT     \
        {  /*HUT39 : RRSEATMEMPOSNSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RRSeatMemPosnSwt, \
            /*SignalId */ (uint32)32180528u, \
            /*StartBit */ (uint16)36u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RRSEATMEMPOSNSWT     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RRSEATSUPPORTLVLSET     \
        {  /*HUT39 : RRSEATSUPPORTLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RRSeatSupportLvlSet, \
            /*SignalId */ (uint32)32178992u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RRSEATSUPPORTLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_SEATKEYMEMENA     \
        {  /*HUT39 : SEATKEYMEMENA */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT39, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SeatKeyMemEna, \
            /*SignalId */ (uint32)32178448u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_SEATKEYMEMENA     \

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR10     \
        {  /*HUT37 : MULTICOLORNR10 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT37, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr10, \
            /*SignalId */ (uint32)32245744u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR10     \

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR11     \
        {  /*HUT37 : MULTICOLORNR11 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT37, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr11, \
            /*SignalId */ (uint32)32246768u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR11     \

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR12     \
        {  /*HUT37 : MULTICOLORNR12 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT37, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr12, \
            /*SignalId */ (uint32)32247792u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR12     \

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR13     \
        {  /*HUT37 : MULTICOLORNR13 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT37, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr13, \
            /*SignalId */ (uint32)32248816u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR13     \

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR14     \
        {  /*HUT37 : MULTICOLORNR14 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT37, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr14, \
            /*SignalId */ (uint32)32249840u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR14     \

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR15     \
        {  /*HUT37 : MULTICOLORNR15 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT37, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr15, \
            /*SignalId */ (uint32)32250864u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR15     \

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR16     \
        {  /*HUT37 : MULTICOLORNR16 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT37, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr16, \
            /*SignalId */ (uint32)32251888u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR16     \

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR9     \
        {  /*HUT37 : MULTICOLORNR9 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT37, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_MultiColorNr9, \
            /*SignalId */ (uint32)32244720u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR9     \

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_ACFGACHANTYP_TC     \
        {  /*HUT33 : ACFGACHANTYP_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACFGAChanTyp_TC, \
            /*SignalId */ (uint32)32312176u, \
            /*StartBit */ (uint16)45u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_ACFGACHANTYP_TC     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_ACFGAENAREQ_TC     \
        {  /*HUT33 : ACFGAENAREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACFGAEnaReq_TC, \
            /*SignalId */ (uint32)32312288u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_ACFGAENAREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_ACFGALVLREQ_TC     \
        {  /*HUT33 : ACFGALVLREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACFGALvlReq_TC, \
            /*SignalId */ (uint32)32311984u, \
            /*StartBit */ (uint16)42u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_ACFGALVLREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_ALCMDYNMODSET     \
        {  /*HUT33 : ALCMDYNMODSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ALCMDynModSet, \
            /*SignalId */ (uint32)32312624u, \
            /*StartBit */ (uint16)52u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ALCMDynModSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_ALCMDYNMODSET     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_APPROACHLAMPSET     \
        {  /*HUT33 : APPROACHLAMPSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ApproachLampSet, \
            /*SignalId */ (uint32)32309728u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ApproachLampSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_APPROACHLAMPSET     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_APPROACHLAMPSET0     \
        {  /*HUT33 : APPROACHLAMPSET0 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ApproachLampSet0, \
            /*SignalId */ (uint32)32309729u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_APPROACHLAMPSET0     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_APPROACHLAMPSET1     \
        {  /*HUT33 : APPROACHLAMPSET1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ApproachLampSet1, \
            /*SignalId */ (uint32)32309730u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_APPROACHLAMPSET1     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_BACKREQ_APS     \
        {  /*HUT33 : BACKREQ_APS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_BackReq_APS, \
            /*SignalId */ (uint32)32309904u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_BACKREQ_APS     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_CHAIRMEMPOSNSETSWT     \
        {  /*HUT33 : CHAIRMEMPOSNSETSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnSetSwt, \
            /*SignalId */ (uint32)32309936u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_CHAIRMEMPOSNSETSWT     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_CHAIRMEMPOSNSETSWT0     \
        {  /*HUT33 : CHAIRMEMPOSNSETSWT0 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnSetSwt0, \
            /*SignalId */ (uint32)32309937u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_CHAIRMEMPOSNSETSWT0     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_CHAIRMEMPOSNSETSWT1     \
        {  /*HUT33 : CHAIRMEMPOSNSETSWT1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnSetSwt1, \
            /*SignalId */ (uint32)32309938u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_CHAIRMEMPOSNSETSWT1     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_DELETEPATH1CMD     \
        {  /*HUT33 : DELETEPATH1CMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DeletePath1Cmd, \
            /*SignalId */ (uint32)32310160u, \
            /*StartBit */ (uint16)28u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_DELETEPATH1CMD     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_DELETEPATH2CMD     \
        {  /*HUT33 : DELETEPATH2CMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DeletePath2Cmd, \
            /*SignalId */ (uint32)32310096u, \
            /*StartBit */ (uint16)26u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_DELETEPATH2CMD     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_FLAOUTUNLOCKSET     \
        {  /*HUT33 : FLAOUTUNLOCKSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_FlaoutUnlockSet, \
            /*SignalId */ (uint32)32309600u, \
            /*StartBit */ (uint16)5u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_FlaoutUnlockSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_FLAOUTUNLOCKSET     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_P2P_PRKGDIRECTSWTCMD     \
        {  /*HUT33 : P2P_PRKGDIRECTSWTCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_P2P_PrkgDirectSwtCmd, \
            /*SignalId */ (uint32)32309776u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_P2P_PRKGDIRECTSWTCMD     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_PARKMDLCMD     \
        {  /*HUT33 : PARKMDLCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ParkMdlCmd, \
            /*SignalId */ (uint32)32309872u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_PARKMDLCMD     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_PATHLRNGFINSHCMD     \
        {  /*HUT33 : PATHLRNGFINSHCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PathLrngFinshCmd, \
            /*SignalId */ (uint32)32309808u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_PATHLRNGFINSHCMD     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_PATHLRNGSTARTCMD     \
        {  /*HUT33 : PATHLRNGSTARTCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PathLrngStartCmd, \
            /*SignalId */ (uint32)32309840u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_PATHLRNGSTARTCMD     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_PRKINDIRCHOICE     \
        {  /*HUT33 : PRKINDIRCHOICE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PrkInDirChoice, \
            /*SignalId */ (uint32)32310048u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_PRKINDIRCHOICE     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_SELPRKOUTDIRREQ     \
        {  /*HUT33 : SELPRKOUTDIRREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SelPrkOutDirReq, \
            /*SignalId */ (uint32)32310768u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_SELPRKOUTDIRREQ     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_SELPRKGFCTNCMD     \
        {  /*HUT33 : SELPRKGFCTNCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SelPrkgFctnCmd, \
            /*SignalId */ (uint32)32311280u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_SELPRKGFCTNCMD     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_STARTPRKGPATH1CMD     \
        {  /*HUT33 : STARTPRKGPATH1CMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_StartPrkgPath1Cmd, \
            /*SignalId */ (uint32)32310128u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_STARTPRKGPATH1CMD     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_STARTPRKGPATH2CMD     \
        {  /*HUT33 : STARTPRKGPATH2CMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT33, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_StartPrkgPath2Cmd, \
            /*SignalId */ (uint32)32310064u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_STARTPRKGPATH2CMD     \

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_ABSLMPSET     \
        {  /*HUT15 : ABSLMPSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ABSLmpSet, \
            /*SignalId */ (uint32)32375248u, \
            /*StartBit */ (uint16)14u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ABSLmpSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_ABSLMPSET     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_ACDRVSETTEMPSTEPLSREQ_TC     \
        {  /*HUT15 : ACDRVSETTEMPSTEPLSREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACDrvSetTempSteplsReq_TC, \
            /*SignalId */ (uint32)32377824u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_ACDRVSETTEMPSTEPLSREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_ACOPERMOD_TC     \
        {  /*HUT15 : ACOPERMOD_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACOperMod_TC, \
            /*SignalId */ (uint32)32375264u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_ACOPERMOD_TC     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_ACOPERMOD_VR     \
        {  /*HUT15 : ACOPERMOD_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACOperMod_VR, \
            /*SignalId */ (uint32)32375136u, \
            /*StartBit */ (uint16)5u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_ACOPERMOD_VR     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_ACPASSSETTEMPSTEPLSREQ_TC     \
        {  /*HUT15 : ACPASSSETTEMPSTEPLSREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACPassSetTempSteplsReq_TC, \
            /*SignalId */ (uint32)32378848u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_ACPASSSETTEMPSTEPLSREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_APSPRKGTYPSELN     \
        {  /*HUT15 : APSPRKGTYPSELN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_APSPrkgTypSeln, \
            /*SignalId */ (uint32)32376992u, \
            /*StartBit */ (uint16)34u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_APSPRKGTYPSELN     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_APSSWTREQ_VR     \
        {  /*HUT15 : APSSWTREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_APSSwtReq_VR, \
            /*SignalId */ (uint32)32378336u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_APSSWTREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_AUTOWSHWIPSET     \
        {  /*HUT15 : AUTOWSHWIPSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AutoWshWipSet, \
            /*SignalId */ (uint32)32375584u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_AutoWshWipSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_AUTOWSHWIPSET     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_DOORUNLOCKMODSET     \
        {  /*HUT15 : DOORUNLOCKMODSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DoorUnlockModSet, \
            /*SignalId */ (uint32)32375280u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DoorUnlockModSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_DOORUNLOCKMODSET     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_FRNTREARACDISPSTS     \
        {  /*HUT15 : FRNTREARACDISPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_FrntRearACDispSts, \
            /*SignalId */ (uint32)32377952u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_FRNTREARACDISPSTS     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_PASEXITSPDSWT     \
        {  /*HUT15 : PASEXITSPDSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PASExitSpdSwt, \
            /*SignalId */ (uint32)32378208u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_PASExitSpdSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_PASEXITSPDSWT     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_PARKLMPSET     \
        {  /*HUT15 : PARKLMPSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ParkLmpSet, \
            /*SignalId */ (uint32)32375056u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_PARKLMPSET     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SDWSWTSET     \
        {  /*HUT15 : SDWSWTSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SDWSwtSet, \
            /*SignalId */ (uint32)32376048u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SDWSWTSET     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SEEKVEHSET     \
        {  /*HUT15 : SEEKVEHSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SeekVehSet, \
            /*SignalId */ (uint32)32375456u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_SeekVehSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SEEKVEHSET     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SPDAUTOLOCKMODSET     \
        {  /*HUT15 : SPDAUTOLOCKMODSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SpdAutoLockModSet, \
            /*SignalId */ (uint32)32376416u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_SpdAutoLockModSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SPDAUTOLOCKMODSET     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SPORTMODLIGHTSET     \
        {  /*HUT15 : SPORTMODLIGHTSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SportModLightSet, \
            /*SignalId */ (uint32)32374880u, \
            /*StartBit */ (uint16)1u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_SportModLightSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SPORTMODLIGHTSET     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_STEERWHEELHEATSWTREQ     \
        {  /*HUT15 : STEERWHEELHEATSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SteerWheelHeatSwtReq, \
            /*SignalId */ (uint32)32375008u, \
            /*StartBit */ (uint16)3u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_STEERWHEELHEATSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SUNROOFSWTREQ_VR     \
        {  /*HUT15 : SUNROOFSWTREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SunRoofSwtReq_VR, \
            /*SignalId */ (uint32)32380864u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SUNROOFSWTREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SUNSHADESWTREQ_VR     \
        {  /*HUT15 : SUNSHADESWTREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT15, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SunShadeSwtReq_VR, \
            /*SignalId */ (uint32)32380352u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SUNSHADESWTREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_RX_ETC2_0X1F1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ETC2_ANTIDISIDNRNDNUMBER     \
        {  /*ETC2 : ANTIDISIDNRNDNUMBER */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ETC2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)32586752u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)64u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ETC2_ANTIDISIDNRNDNUMBER     \

#endif /* COMEX_SIGNAL_RX_ETC2_0X1F1 */

#ifdef COMEX_SIGNAL_RX_ETC4_0X1F2

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ETC4_ENTRANDEXITCDN     \
        {  /*ETC4 : ENTRANDEXITCDN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ETC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)32640896u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ETC4_ENTRANDEXITCDN     \

#endif /* COMEX_SIGNAL_RX_ETC4_0X1F2 */

#ifdef COMEX_SIGNAL_RX_ETC4_0X1F2

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ETC4_TRANSAMNT     \
        {  /*ETC4 : TRANSAMNT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ETC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)32660992u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)32u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ETC4_TRANSAMNT     \

#endif /* COMEX_SIGNAL_RX_ETC4_0X1F2 */

#ifdef COMEX_SIGNAL_RX_ETC4_0X1F2

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ETC4_TRANSSTS     \
        {  /*ETC4 : TRANSSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ETC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)32638848u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ETC4_TRANSSTS     \

#endif /* COMEX_SIGNAL_RX_ETC4_0X1F2 */

#ifdef COMEX_SIGNAL_TX_HUT48_0X1F4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT48_LREARVISCURTCTRLCMD     \
        {  /*HUT48 : LREARVISCURTCTRLCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT48, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LRearVisCurtCtrlCmd, \
            /*SignalId */ (uint32)32768992u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT48_LREARVISCURTCTRLCMD     \

#endif /* COMEX_SIGNAL_TX_HUT48_0X1F4 */

#ifdef COMEX_SIGNAL_TX_HUT48_0X1F4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT48_NATURALWINDREQ     \
        {  /*HUT48 : NATURALWINDREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT48, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_NaturalWindReq, \
            /*SignalId */ (uint32)32771296u, \
            /*StartBit */ (uint16)51u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_NaturalWindReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT48_NATURALWINDREQ     \

#endif /* COMEX_SIGNAL_TX_HUT48_0X1F4 */

#ifdef COMEX_SIGNAL_TX_HUT48_0X1F4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT48_RREARVISCURTCTRLCMD     \
        {  /*HUT48 : RREARVISCURTCTRLCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT48, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RRearVisCurtCtrlCmd, \
            /*SignalId */ (uint32)32768608u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT48_RREARVISCURTCTRLCMD     \

#endif /* COMEX_SIGNAL_TX_HUT48_0X1F4 */

#ifdef COMEX_SIGNAL_TX_HUT48_0X1F4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT48_REARVISCURTLOCKSWT     \
        {  /*HUT48 : REARVISCURTLOCKSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT48, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RearVisCurtLockSwt, \
            /*SignalId */ (uint32)32771168u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT48_REARVISCURTLOCKSWT     \

#endif /* COMEX_SIGNAL_TX_HUT48_0X1F4 */

#ifdef COMEX_SIGNAL_TX_HUT42_0X1F9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT42_ACRLTEMPSTEPLSREQ_TC     \
        {  /*HUT42 : ACRLTEMPSTEPLSREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT42, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRLTempSteplsReq_TC, \
            /*SignalId */ (uint32)33100512u, \
            /*StartBit */ (uint16)37u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT42_ACRLTEMPSTEPLSREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT42_0X1F9 */

#ifdef COMEX_SIGNAL_TX_HUT42_0X1F9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT42_ACRRTEMPSTEPLSREQ_TC     \
        {  /*HUT42 : ACRRTEMPSTEPLSREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT42, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRRTempSteplsReq_TC, \
            /*SignalId */ (uint32)33101536u, \
            /*StartBit */ (uint16)45u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT42_ACRRTEMPSTEPLSREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT42_0X1F9 */

#ifdef COMEX_SIGNAL_RX_BLE5_0X1FA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BLE5_BLE_BEANID     \
        {  /*BLE5 : BLE_BEANID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BLE5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33176576u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)64u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BLE5_BLE_BEANID     \

#endif /* COMEX_SIGNAL_RX_BLE5_0X1FA */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_ALCMBRESWT     \
        {  /*HUT41 : ALCMBRESWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ALCMBreSwt, \
            /*SignalId */ (uint32)33227024u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ALCMBreSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_ALCMBRESWT     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_ALCMFLOSWT     \
        {  /*HUT41 : ALCMFLOSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ALCMFloSwt, \
            /*SignalId */ (uint32)33226768u, \
            /*StartBit */ (uint16)0u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_ALCMFLOSWT     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_DRVDOORALCMLIGHTLVLSET     \
        {  /*HUT41 : DRVDOORALCMLIGHTLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DrvDoorALCMLightLvlSet, \
            /*SignalId */ (uint32)33231808u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_DRVDOORALCMLIGHTLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_FOOTALCMCLRSET     \
        {  /*HUT41 : FOOTALCMCLRSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_FootALCMClrSet, \
            /*SignalId */ (uint32)33230832u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_FOOTALCMCLRSET     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_FOOTALCMLIGHTLVLSET     \
        {  /*HUT41 : FOOTALCMLIGHTLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_FootALCMLightLvlSet, \
            /*SignalId */ (uint32)33234880u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_FOOTALCMLIGHTLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_FOOTALCMSWT     \
        {  /*HUT41 : FOOTALCMSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_FootALCMSwt, \
            /*SignalId */ (uint32)33228592u, \
            /*StartBit */ (uint16)57u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_FootALCMSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_FOOTALCMSWT     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_LRDOORALCMLIGHTLVLSET     \
        {  /*HUT41 : LRDOORALCMLIGHTLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LRDoorALCMLightLvlSet, \
            /*SignalId */ (uint32)33232832u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_LRDOORALCMLIGHTLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_LRDOORALCMSWT     \
        {  /*HUT41 : LRDOORALCMSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LRDoorALCMSwt, \
            /*SignalId */ (uint32)33228656u, \
            /*StartBit */ (uint16)59u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_LRDoorALCMSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_LRDOORALCMSWT     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_LEFTPANELALCMCLRSET     \
        {  /*HUT41 : LEFTPANELALCMCLRSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LeftPanelALCMClrSet, \
            /*SignalId */ (uint32)33228784u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_LEFTPANELALCMCLRSET     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_LEFTPANELALCMLIGHTLVLSET     \
        {  /*HUT41 : LEFTPANELALCMLIGHTLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LeftPanelALCMLightLvlSet, \
            /*SignalId */ (uint32)33233856u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_LEFTPANELALCMLIGHTLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_LEFTPANELALCMSWT     \
        {  /*HUT41 : LEFTPANELALCMSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_LeftPanelALCMSwt, \
            /*SignalId */ (uint32)33227280u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_LeftPanelALCMSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_LEFTPANELALCMSWT     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_PASSDOORALCMLIGHTLVLSET     \
        {  /*HUT41 : PASSDOORALCMLIGHTLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PassDoorALCMLightLvlSet, \
            /*SignalId */ (uint32)33231296u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_PASSDOORALCMLIGHTLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RRDOORALCMCLRSET     \
        {  /*HUT41 : RRDOORALCMCLRSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RRDoorALCMClrSet, \
            /*SignalId */ (uint32)33227760u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RRDOORALCMCLRSET     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RRDOORALCMLIGHTLVLSET     \
        {  /*HUT41 : RRDOORALCMLIGHTLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RRDoorALCMLightLvlSet, \
            /*SignalId */ (uint32)33232320u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RRDOORALCMLIGHTLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RRDOORALCMSWT     \
        {  /*HUT41 : RRDOORALCMSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RRDoorALCMSwt, \
            /*SignalId */ (uint32)33228624u, \
            /*StartBit */ (uint16)58u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_RRDoorALCMSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RRDOORALCMSWT     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RIGHTPANELALCMCLRSET     \
        {  /*HUT41 : RIGHTPANELALCMCLRSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RightPanelALCMClrSet, \
            /*SignalId */ (uint32)33229808u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RIGHTPANELALCMCLRSET     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RIGHTPANELALCMLIGHTLVLSET     \
        {  /*HUT41 : RIGHTPANELALCMLIGHTLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RightPanelALCMLightLvlSet, \
            /*SignalId */ (uint32)33233344u, \
            /*StartBit */ (uint16)51u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RIGHTPANELALCMLIGHTLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RIGHTPANELALCMSWT     \
        {  /*HUT41 : RIGHTPANELALCMSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RightPanelALCMSwt, \
            /*SignalId */ (uint32)33227536u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_RightPanelALCMSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RIGHTPANELALCMSWT     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_ROOFALCMSWT     \
        {  /*HUT41 : ROOFALCMSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT41, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RoofALCMSwt, \
            /*SignalId */ (uint32)33228560u, \
            /*StartBit */ (uint16)56u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_RoofALCMSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_ROOFALCMSWT     \

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_DRVSEATHEATGLVLSET_NINE     \
        {  /*HUT43 : DRVSEATHEATGLVLSET_NINE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT43, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DrvSeatHeatgLvlSet_Nine, \
            /*SignalId */ (uint32)33358784u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_DRVSEATHEATGLVLSET_NINE     \

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_PASSSEATHEATGLVLSET_NINE     \
        {  /*HUT43 : PASSSEATHEATGLVLSET_NINE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT43, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PassSeatHeatgLvlSet_Nine, \
            /*SignalId */ (uint32)33358272u, \
            /*StartBit */ (uint16)3u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_PASSSEATHEATGLVLSET_NINE     \

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_RLSEATHEATGLVLSET_NINE     \
        {  /*HUT43 : RLSEATHEATGLVLSET_NINE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT43, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RLSeatHeatgLvlSet_Nine, \
            /*SignalId */ (uint32)33359808u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_RLSEATHEATGLVLSET_NINE     \

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_RLSEATMASSGMODSET     \
        {  /*HUT43 : RLSEATMASSGMODSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT43, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RLSeatMassgModSet, \
            /*SignalId */ (uint32)33360832u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_RLSeatMassgModSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_RLSEATMASSGMODSET     \

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_RRSEATHEATGLVLSET_NINE     \
        {  /*HUT43 : RRSEATHEATGLVLSET_NINE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT43, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RRSeatHeatgLvlSet_Nine, \
            /*SignalId */ (uint32)33359296u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_RRSEATHEATGLVLSET_NINE     \

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_RRSEATMASSGMODSET     \
        {  /*HUT43 : RRSEATMASSGMODSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT43, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RRSeatMassgModSet, \
            /*SignalId */ (uint32)33360320u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_RRSeatMassgModSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_RRSEATMASSGMODSET     \

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_SMTSEATSWT     \
        {  /*HUT43 : SMTSEATSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT43, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SmtSeatSwt, \
            /*SignalId */ (uint32)33361504u, \
            /*StartBit */ (uint16)57u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_SMTSEATSWT     \

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_RX_HCU_HP5_0X201

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP5_HCU_AGSSTS     \
        {  /*HCU_HP5 : HCU_AGSSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HP5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33621648u, \
            /*StartBit */ (uint16)52u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP5_HCU_AGSSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_HP5_0X201 */

#ifdef COMEX_SIGNAL_RX_HCU_HP5_0X201

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP5_HCU_ARFSTS     \
        {  /*HCU_HP5 : HCU_ARFSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HP5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33621712u, \
            /*StartBit */ (uint16)54u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP5_HCU_ARFSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_HP5_0X201 */

#ifdef COMEX_SIGNAL_RX_HCU_HP5_0X201

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP5_HCU_ASFCSTS     \
        {  /*HCU_HP5 : HCU_ASFCSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HP5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33621680u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP5_HCU_ASFCSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_HP5_0X201 */

#ifdef COMEX_SIGNAL_RX_HCU_HP5_0X201

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP5_HCU_SOCMNGMNTSTS     \
        {  /*HCU_HP5 : HCU_SOCMNGMNTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HP5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33621744u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP5_HCU_SOCMNGMNTSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_HP5_0X201 */

#ifdef COMEX_SIGNAL_RX_HCU_HP5_0X201

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP5_HCU_V2LREMINDER     \
        {  /*HCU_HP5 : HCU_V2LREMINDER */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HP5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33621216u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP5_HCU_V2LREMINDER     \

#endif /* COMEX_SIGNAL_RX_HCU_HP5_0X201 */

#ifdef COMEX_SIGNAL_RX_HCU_HP5_0X201

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP5_PDCU_AVAILABILITYOFARF     \
        {  /*HCU_HP5 : PDCU_AVAILABILITYOFARF */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HP5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33626560u, \
            /*StartBit */ (uint16)51u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP5_PDCU_AVAILABILITYOFARF     \

#endif /* COMEX_SIGNAL_RX_HCU_HP5_0X201 */

#ifdef COMEX_SIGNAL_RX_HCU_HP5_0X201

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP5_PDCU_EVSAVE_DISL     \
        {  /*HCU_HP5 : PDCU_EVSAVE_DISL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HP5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33621968u, \
            /*StartBit */ (uint16)62u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP5_PDCU_EVSAVE_DISL     \

#endif /* COMEX_SIGNAL_RX_HCU_HP5_0X201 */

#ifdef COMEX_SIGNAL_RX_HCU_HP5_0X201

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP5_PDCU_LOSSENPEDALPROMPT     \
        {  /*HCU_HP5 : PDCU_LOSSENPEDALPROMPT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HP5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33622000u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HP5_PDCU_LOSSENPEDALPROMPT     \

#endif /* COMEX_SIGNAL_RX_HCU_HP5_0X201 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HTU_OD_OBJ1_ID     \
        {  /*HUT_FD2 : HTU_OD_OBJ1_ID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33761216u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HTU_OD_OBJ1_ID     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_CONFIDENCE     \
        {  /*HUT_FD2 : HUT_OD_OBJ0_CONFIDENCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33752512u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_CONFIDENCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_GROUND_POS_X     \
        {  /*HUT_FD2 : HUT_OD_OBJ0_GROUND_POS_X */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33761217u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_GROUND_POS_X     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_GROUND_POS_Y     \
        {  /*HUT_FD2 : HUT_OD_OBJ0_GROUND_POS_Y */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33762240u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_GROUND_POS_Y     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_ID     \
        {  /*HUT_FD2 : HUT_OD_OBJ0_ID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33753024u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_ID     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_TYPE     \
        {  /*HUT_FD2 : HUT_OD_OBJ0_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33752560u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_TYPE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_WIDTH     \
        {  /*HUT_FD2 : HUT_OD_OBJ0_WIDTH */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33753712u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_WIDTH     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ1_CONFIDENCE     \
        {  /*HUT_FD2 : HUT_OD_OBJ1_CONFIDENCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33760704u, \
            /*StartBit */ (uint16)75u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ1_CONFIDENCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ1_GROUND_POS_X     \
        {  /*HUT_FD2 : HUT_OD_OBJ1_GROUND_POS_X */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33777600u, \
            /*StartBit */ (uint16)103u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ1_GROUND_POS_X     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ1_GROUND_POS_Y     \
        {  /*HUT_FD2 : HUT_OD_OBJ1_GROUND_POS_Y */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33778624u, \
            /*StartBit */ (uint16)107u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ1_GROUND_POS_Y     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ1_TYPE     \
        {  /*HUT_FD2 : HUT_OD_OBJ1_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33756656u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ1_TYPE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ1_WIDTH     \
        {  /*HUT_FD2 : HUT_OD_OBJ1_WIDTH */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33761904u, \
            /*StartBit */ (uint16)84u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ1_WIDTH     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_CONFIDENCE     \
        {  /*HUT_FD2 : HUT_OD_OBJ2_CONFIDENCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33768896u, \
            /*StartBit */ (uint16)139u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_CONFIDENCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_GROUND_POS_X     \
        {  /*HUT_FD2 : HUT_OD_OBJ2_GROUND_POS_X */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33793984u, \
            /*StartBit */ (uint16)167u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_GROUND_POS_X     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_GROUND_POS_Y     \
        {  /*HUT_FD2 : HUT_OD_OBJ2_GROUND_POS_Y */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33795008u, \
            /*StartBit */ (uint16)171u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_GROUND_POS_Y     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_ID     \
        {  /*HUT_FD2 : HUT_OD_OBJ2_ID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33769408u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_ID     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_TYPE     \
        {  /*HUT_FD2 : HUT_OD_OBJ2_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33760752u, \
            /*StartBit */ (uint16)151u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_TYPE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_WIDTH     \
        {  /*HUT_FD2 : HUT_OD_OBJ2_WIDTH */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33770096u, \
            /*StartBit */ (uint16)148u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_WIDTH     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_CONFIDENCE     \
        {  /*HUT_FD2 : HUT_OD_OBJ3_CONFIDENCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33777088u, \
            /*StartBit */ (uint16)203u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_CONFIDENCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_GROUND_POS_X     \
        {  /*HUT_FD2 : HUT_OD_OBJ3_GROUND_POS_X */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33810368u, \
            /*StartBit */ (uint16)231u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_GROUND_POS_X     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_GROUND_POS_Y     \
        {  /*HUT_FD2 : HUT_OD_OBJ3_GROUND_POS_Y */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33811392u, \
            /*StartBit */ (uint16)235u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_GROUND_POS_Y     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_ID     \
        {  /*HUT_FD2 : HUT_OD_OBJ3_ID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33777601u, \
            /*StartBit */ (uint16)207u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_ID     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_TYPE     \
        {  /*HUT_FD2 : HUT_OD_OBJ3_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33764848u, \
            /*StartBit */ (uint16)215u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_TYPE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_WIDTH     \
        {  /*HUT_FD2 : HUT_OD_OBJ3_WIDTH */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33778288u, \
            /*StartBit */ (uint16)212u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_WIDTH     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_CONFIDENCE     \
        {  /*HUT_FD2 : HUT_OD_OBJ4_CONFIDENCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33785280u, \
            /*StartBit */ (uint16)267u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_CONFIDENCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_GROUND_POS_X     \
        {  /*HUT_FD2 : HUT_OD_OBJ4_GROUND_POS_X */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33826752u, \
            /*StartBit */ (uint16)295u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_GROUND_POS_X     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_GROUND_POS_Y     \
        {  /*HUT_FD2 : HUT_OD_OBJ4_GROUND_POS_Y */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33827776u, \
            /*StartBit */ (uint16)299u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_GROUND_POS_Y     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_ID     \
        {  /*HUT_FD2 : HUT_OD_OBJ4_ID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33785792u, \
            /*StartBit */ (uint16)271u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_ID     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_TYPE     \
        {  /*HUT_FD2 : HUT_OD_OBJ4_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33768944u, \
            /*StartBit */ (uint16)279u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_TYPE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_WIDTH     \
        {  /*HUT_FD2 : HUT_OD_OBJ4_WIDTH */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33786480u, \
            /*StartBit */ (uint16)276u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_WIDTH     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_CONFIDENCE     \
        {  /*HUT_FD2 : HUT_OD_OBJ5_CONFIDENCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33793472u, \
            /*StartBit */ (uint16)331u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_CONFIDENCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_GROUND_POS_X     \
        {  /*HUT_FD2 : HUT_OD_OBJ5_GROUND_POS_X */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33843136u, \
            /*StartBit */ (uint16)359u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_GROUND_POS_X     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_GROUND_POS_Y     \
        {  /*HUT_FD2 : HUT_OD_OBJ5_GROUND_POS_Y */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33844160u, \
            /*StartBit */ (uint16)363u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_GROUND_POS_Y     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_ID     \
        {  /*HUT_FD2 : HUT_OD_OBJ5_ID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33793985u, \
            /*StartBit */ (uint16)335u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_ID     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_TYPE     \
        {  /*HUT_FD2 : HUT_OD_OBJ5_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33773040u, \
            /*StartBit */ (uint16)343u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_TYPE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_WIDTH     \
        {  /*HUT_FD2 : HUT_OD_OBJ5_WIDTH */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33794672u, \
            /*StartBit */ (uint16)340u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_WIDTH     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_CONFIDENCE     \
        {  /*HUT_FD2 : HUT_OD_OBJ6_CONFIDENCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33801664u, \
            /*StartBit */ (uint16)395u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_CONFIDENCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_GROUND_POS_X     \
        {  /*HUT_FD2 : HUT_OD_OBJ6_GROUND_POS_X */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33859520u, \
            /*StartBit */ (uint16)423u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_GROUND_POS_X     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_GROUND_POS_Y     \
        {  /*HUT_FD2 : HUT_OD_OBJ6_GROUND_POS_Y */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33860544u, \
            /*StartBit */ (uint16)427u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_GROUND_POS_Y     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_ID     \
        {  /*HUT_FD2 : HUT_OD_OBJ6_ID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33802176u, \
            /*StartBit */ (uint16)399u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_ID     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_TYPE     \
        {  /*HUT_FD2 : HUT_OD_OBJ6_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33777136u, \
            /*StartBit */ (uint16)407u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_TYPE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_TX_HUT_FD2_0X203

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_WIDTH     \
        {  /*HUT_FD2 : HUT_OD_OBJ6_WIDTH */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)33802864u, \
            /*StartBit */ (uint16)404u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_WIDTH     \

#endif /* COMEX_SIGNAL_TX_HUT_FD2_0X203 */

#ifdef COMEX_SIGNAL_RX_DCT5_0X221

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT5_CURRENT_GEAR     \
        {  /*DCT5 : CURRENT_GEAR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35724224u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT5_CURRENT_GEAR     \

#endif /* COMEX_SIGNAL_RX_DCT5_0X221 */

#ifdef COMEX_SIGNAL_RX_DCT5_0X221

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT5_CURRENTGEARVALID     \
        {  /*DCT5 : CURRENTGEARVALID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35717712u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT5_CURRENTGEARVALID     \

#endif /* COMEX_SIGNAL_RX_DCT5_0X221 */

#ifdef COMEX_SIGNAL_RX_DCT5_0X221

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT5_SHIFT_IN_PROGRESS     \
        {  /*DCT5 : SHIFT_IN_PROGRESS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35717680u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT5_SHIFT_IN_PROGRESS     \

#endif /* COMEX_SIGNAL_RX_DCT5_0X221 */

#ifdef COMEX_SIGNAL_RX_DCT5_0X221

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT5_TARGET_GEAR     \
        {  /*DCT5 : TARGET_GEAR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35720640u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT5_TARGET_GEAR     \

#endif /* COMEX_SIGNAL_RX_DCT5_0X221 */

#ifdef COMEX_SIGNAL_RX_DCT5_0X221

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT5_TGS_LEVER     \
        {  /*DCT5 : TGS_LEVER */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35723712u, \
            /*StartBit */ (uint16)51u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT5_TGS_LEVER     \

#endif /* COMEX_SIGNAL_RX_DCT5_0X221 */

#ifdef COMEX_SIGNAL_RX_DCT5_0X221

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT5_TARGETGEARVALID     \
        {  /*DCT5 : TARGETGEARVALID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT5, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35717648u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT5_TARGETGEARVALID     \

#endif /* COMEX_SIGNAL_RX_DCT5_0X221 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE01_DXEND     \
        {  /*IFC_FD6 : IFC_LINE01_DXEND */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35786992u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE01_DXEND     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE01_DXSTART     \
        {  /*IFC_FD6 : IFC_LINE01_DXSTART */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35786736u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE01_DXSTART     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE01_HEADINGANGLE     \
        {  /*IFC_FD6 : IFC_LINE01_HEADINGANGLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35791248u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE01_HEADINGANGLE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE02_DXEND     \
        {  /*IFC_FD6 : IFC_LINE02_DXEND */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35807216u, \
            /*StartBit */ (uint16)95u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE02_DXEND     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE02_DXSTART     \
        {  /*IFC_FD6 : IFC_LINE02_DXSTART */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35803120u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE02_DXSTART     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE02_HEADINGANGLE     \
        {  /*IFC_FD6 : IFC_LINE02_HEADINGANGLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35793040u, \
            /*StartBit */ (uint16)40u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE02_HEADINGANGLE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE03_DXEND     \
        {  /*IFC_FD6 : IFC_LINE03_DXEND */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35819504u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE03_DXEND     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE03_DXSTART     \
        {  /*IFC_FD6 : IFC_LINE03_DXSTART */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35811312u, \
            /*StartBit */ (uint16)111u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE03_DXSTART     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE03_HEADINGANGLE     \
        {  /*IFC_FD6 : IFC_LINE03_HEADINGANGLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35819664u, \
            /*StartBit */ (uint16)144u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE03_HEADINGANGLE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE04_DXEND     \
        {  /*IFC_FD6 : IFC_LINE04_DXEND */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35835888u, \
            /*StartBit */ (uint16)207u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE04_DXEND     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE04_DXSTART     \
        {  /*IFC_FD6 : IFC_LINE04_DXSTART */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35825648u, \
            /*StartBit */ (uint16)167u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE04_DXSTART     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE04_HEADINGANGLE     \
        {  /*IFC_FD6 : IFC_LINE04_HEADINGANGLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35825808u, \
            /*StartBit */ (uint16)168u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_LINE04_HEADINGANGLE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_ROADEDGE01_DXEND     \
        {  /*IFC_FD6 : IFC_ROADEDGE01_DXEND */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35844080u, \
            /*StartBit */ (uint16)239u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_ROADEDGE01_DXEND     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_ROADEDGE01_DXSTART     \
        {  /*IFC_FD6 : IFC_ROADEDGE01_DXSTART */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35839984u, \
            /*StartBit */ (uint16)223u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_ROADEDGE01_DXSTART     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_ROADEDGE01_HEADINGANGLE     \
        {  /*IFC_FD6 : IFC_ROADEDGE01_HEADINGANGLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35852176u, \
            /*StartBit */ (uint16)271u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_ROADEDGE01_HEADINGANGLE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_ROADEDGE02_DXEND     \
        {  /*IFC_FD6 : IFC_ROADEDGE02_DXEND */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35858416u, \
            /*StartBit */ (uint16)295u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_ROADEDGE02_DXEND     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_ROADEDGE02_DXSTART     \
        {  /*IFC_FD6 : IFC_ROADEDGE02_DXSTART */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35854064u, \
            /*StartBit */ (uint16)278u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_ROADEDGE02_DXSTART     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_RX_IFC_FD6_0X222

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_ROADEDGE02_HEADINGANGLE     \
        {  /*IFC_FD6 : IFC_ROADEDGE02_HEADINGANGLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35858576u, \
            /*StartBit */ (uint16)296u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD6_IFC_ROADEDGE02_HEADINGANGLE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD6_0X222 */

#ifdef COMEX_SIGNAL_TX_HUT40_0X224

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_ALCMMASTERSWT     \
        {  /*HUT40 : ALCMMASTERSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT40, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35915696u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ALCMMasterSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_ALCMMASTERSWT     \

#endif /* COMEX_SIGNAL_TX_HUT40_0X224 */

#ifdef COMEX_SIGNAL_TX_HUT40_0X224

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_ALCMPARTITIONSWT     \
        {  /*HUT40 : ALCMPARTITIONSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT40, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35915728u, \
            /*StartBit */ (uint16)62u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ALCMPartitionSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_ALCMPARTITIONSWT     \

#endif /* COMEX_SIGNAL_TX_HUT40_0X224 */

#ifdef COMEX_SIGNAL_TX_HUT40_0X224

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ0     \
        {  /*HUT40 : MUSICFRQ0 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT40, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35915760u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ0     \

#endif /* COMEX_SIGNAL_TX_HUT40_0X224 */

#ifdef COMEX_SIGNAL_TX_HUT40_0X224

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ1     \
        {  /*HUT40 : MUSICFRQ1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT40, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35914864u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ1     \

#endif /* COMEX_SIGNAL_TX_HUT40_0X224 */

#ifdef COMEX_SIGNAL_TX_HUT40_0X224

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ2     \
        {  /*HUT40 : MUSICFRQ2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT40, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35916016u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ2     \

#endif /* COMEX_SIGNAL_TX_HUT40_0X224 */

#ifdef COMEX_SIGNAL_TX_HUT40_0X224

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ3     \
        {  /*HUT40 : MUSICFRQ3 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT40, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35917168u, \
            /*StartBit */ (uint16)26u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ3     \

#endif /* COMEX_SIGNAL_TX_HUT40_0X224 */

#ifdef COMEX_SIGNAL_TX_HUT40_0X224

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ4     \
        {  /*HUT40 : MUSICFRQ4 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT40, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35918320u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ4     \

#endif /* COMEX_SIGNAL_TX_HUT40_0X224 */

#ifdef COMEX_SIGNAL_TX_HUT40_0X224

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ5     \
        {  /*HUT40 : MUSICFRQ5 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT40, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35919472u, \
            /*StartBit */ (uint16)44u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ5     \

#endif /* COMEX_SIGNAL_TX_HUT40_0X224 */

#ifdef COMEX_SIGNAL_TX_HUT40_0X224

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ6     \
        {  /*HUT40 : MUSICFRQ6 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT40, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35920624u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ6     \

#endif /* COMEX_SIGNAL_TX_HUT40_0X224 */

#ifdef COMEX_SIGNAL_RX_ERC_FD1_0X225

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ERC_FD1_BARCONNSTS     \
        {  /*ERC_FD1 : BARCONNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ERC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35981248u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ERC_FD1_BARCONNSTS     \

#endif /* COMEX_SIGNAL_RX_ERC_FD1_0X225 */

#ifdef COMEX_SIGNAL_RX_ERC_FD1_0X225

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ERC_FD1_ERCWARNLMP     \
        {  /*ERC_FD1 : ERCWARNLMP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ERC_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)35980768u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ERC_FD1_ERCWARNLMP     \

#endif /* COMEX_SIGNAL_RX_ERC_FD1_0X225 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_LETARGRT_03_DETN     \
        {  /*AEB_FD2 : ACC_LETARGRT_03_DETN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36125280u, \
            /*StartBit */ (uint16)233u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_LETARGRT_03_DETN     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_LETGT_03_DX     \
        {  /*AEB_FD2 : ACC_LETGT_03_DX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36165776u, \
            /*StartBit */ (uint16)216u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_LETGT_03_DX     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_LETGT_03_DY     \
        {  /*AEB_FD2 : ACC_LETGT_03_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36173696u, \
            /*StartBit */ (uint16)247u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_LETGT_03_DY     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_LETGT_03_HEADING     \
        {  /*AEB_FD2 : ACC_LETGT_03_HEADING */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36145120u, \
            /*StartBit */ (uint16)271u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_LETGT_03_HEADING     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_LETGT_03_TYP     \
        {  /*AEB_FD2 : ACC_LETGT_03_TYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36126704u, \
            /*StartBit */ (uint16)255u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_LETGT_03_TYP     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_LETGT_03_FUSION     \
        {  /*AEB_FD2 : ACC_LETGT_03_FUSION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36118416u, \
            /*StartBit */ (uint16)252u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_LETGT_03_FUSION     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_POTENTIALTGT_02_DETN     \
        {  /*AEB_FD2 : ACC_POTENTIALTGT_02_DETN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36124576u, \
            /*StartBit */ (uint16)222u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_POTENTIALTGT_02_DETN     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_POTENTIALTGT_02_DX     \
        {  /*AEB_FD2 : ACC_POTENTIALTGT_02_DX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36165520u, \
            /*StartBit */ (uint16)215u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_POTENTIALTGT_02_DX     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_POTENTIALTGT_02_DY     \
        {  /*AEB_FD2 : ACC_POTENTIALTGT_02_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36163456u, \
            /*StartBit */ (uint16)207u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_POTENTIALTGT_02_DY     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_POTENTIALTGT_02_HEADING     \
        {  /*AEB_FD2 : ACC_POTENTIALTGT_02_HEADING */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36141024u, \
            /*StartBit */ (uint16)239u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_POTENTIALTGT_02_HEADING     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_POTENTIALTGT_02_TYP     \
        {  /*AEB_FD2 : ACC_POTENTIALTGT_02_TYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36124464u, \
            /*StartBit */ (uint16)220u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_POTENTIALTGT_02_TYP     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_POTENTIALTGT_02_FUSION     \
        {  /*AEB_FD2 : ACC_POTENTIALTGT_02_FUSION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36117296u, \
            /*StartBit */ (uint16)217u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_POTENTIALTGT_02_FUSION     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_RITARGRT_03_DETN     \
        {  /*AEB_FD2 : ACC_RITARGRT_03_DETN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36127328u, \
            /*StartBit */ (uint16)265u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_RITARGRT_03_DETN     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_RITGT_03_DX     \
        {  /*AEB_FD2 : ACC_RITGT_03_DX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36183952u, \
            /*StartBit */ (uint16)287u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_RITGT_03_DX     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_RITGT_03_DY     \
        {  /*AEB_FD2 : ACC_RITGT_03_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36181888u, \
            /*StartBit */ (uint16)279u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_RITGT_03_DY     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_RITGT_03_HEADING     \
        {  /*AEB_FD2 : ACC_RITGT_03_HEADING */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36149216u, \
            /*StartBit */ (uint16)303u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_RITGT_03_HEADING     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_RITGT_03_TYP     \
        {  /*AEB_FD2 : ACC_RITGT_03_TYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36129200u, \
            /*StartBit */ (uint16)294u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_RITGT_03_TYP     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_RITGT_03_FUSION     \
        {  /*AEB_FD2 : ACC_RITGT_03_FUSION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36119664u, \
            /*StartBit */ (uint16)291u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_ACC_RITGT_03_FUSION     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_AEB_JABRKTRIG     \
        {  /*AEB_FD2 : AEB_JABRKTRIG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36120544u, \
            /*StartBit */ (uint16)159u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_AEB_JABRKTRIG     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_AEB_JAFUNCSTS     \
        {  /*AEB_FD2 : AEB_JAFUNCSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36119776u, \
            /*StartBit */ (uint16)147u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_AEB_JAFUNCSTS     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_AEB_JA_RESP     \
        {  /*AEB_FD2 : AEB_JA_RESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36112752u, \
            /*StartBit */ (uint16)75u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_AEB_JA_RESP     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_AEB_JA_WARN     \
        {  /*AEB_FD2 : AEB_JA_WARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36119648u, \
            /*StartBit */ (uint16)145u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_AEB_JA_WARN     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_AEB_PEDRESP     \
        {  /*AEB_FD2 : AEB_PEDRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36112880u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_AEB_PEDRESP     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_AEB_PEDTRIG     \
        {  /*AEB_FD2 : AEB_PEDTRIG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36114896u, \
            /*StartBit */ (uint16)142u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_AEB_PEDTRIG     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_AEB_VEHRESP     \
        {  /*AEB_FD2 : AEB_VEHRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36112848u, \
            /*StartBit */ (uint16)78u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_AEB_VEHRESP     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_AEB_VEHTRIG     \
        {  /*AEB_FD2 : AEB_VEHTRIG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36114928u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_AEB_VEHTRIG     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_FCW_AEB_PEDFCTSTS     \
        {  /*AEB_FD2 : FCW_AEB_PEDFCTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36120032u, \
            /*StartBit */ (uint16)151u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_FCW_AEB_PEDFCTSTS     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_FCW_AEB_VEHFCTSTS     \
        {  /*AEB_FD2 : FCW_AEB_VEHFCTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36119200u, \
            /*StartBit */ (uint16)138u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_FCW_AEB_VEHFCTSTS     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_FCW_SNVTY     \
        {  /*AEB_FD2 : FCW_SNVTY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36115296u, \
            /*StartBit */ (uint16)77u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_FCW_SNVTY     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_AEB_FD2_0X227

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_FCW_WARN     \
        {  /*AEB_FD2 : FCW_WARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AEB_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36119904u, \
            /*StartBit */ (uint16)149u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AEB_FD2_FCW_WARN     \

#endif /* COMEX_SIGNAL_RX_AEB_FD2_0X227 */

#ifdef COMEX_SIGNAL_RX_ABS1_0X231

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_FLWHEELDRIVEDIRECTION     \
        {  /*ABS1 : FLWHEELDRIVEDIRECTION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36766688u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_FLWHEELDRIVEDIRECTION     \

#endif /* COMEX_SIGNAL_RX_ABS1_0X231 */

#ifdef COMEX_SIGNAL_RX_ABS1_0X231

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_FLWHEELSPD     \
        {  /*ABS1 : FLWHEELSPD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36768976u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_FLWHEELSPD     \

#endif /* COMEX_SIGNAL_RX_ABS1_0X231 */

#ifdef COMEX_SIGNAL_RX_ABS1_0X231

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_FLWHEELSPDVLD     \
        {  /*ABS1 : FLWHEELSPDVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36766128u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_FLWHEELSPDVLD     \

#endif /* COMEX_SIGNAL_RX_ABS1_0X231 */

#ifdef COMEX_SIGNAL_RX_ABS1_0X231

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_FRWHEELDRIVEDIRECTION     \
        {  /*ABS1 : FRWHEELDRIVEDIRECTION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36767712u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_FRWHEELDRIVEDIRECTION     \

#endif /* COMEX_SIGNAL_RX_ABS1_0X231 */

#ifdef COMEX_SIGNAL_RX_ABS1_0X231

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_FRWHEELSPD     \
        {  /*ABS1 : FRWHEELSPD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36773072u, \
            /*StartBit */ (uint16)28u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_FRWHEELSPD     \

#endif /* COMEX_SIGNAL_RX_ABS1_0X231 */

#ifdef COMEX_SIGNAL_RX_ABS1_0X231

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_FRWHEELSPDVLD     \
        {  /*ABS1 : FRWHEELSPDVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36766640u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_FRWHEELSPDVLD     \

#endif /* COMEX_SIGNAL_RX_ABS1_0X231 */

#ifdef COMEX_SIGNAL_RX_ABS1_0X231

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_WSSFLEDGESSUM     \
        {  /*ABS1 : WSSFLEDGESSUM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36777856u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_WSSFLEDGESSUM     \

#endif /* COMEX_SIGNAL_RX_ABS1_0X231 */

#ifdef COMEX_SIGNAL_RX_ABS1_0X231

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_WSSFLEDGESSUMVLD     \
        {  /*ABS1 : WSSFLEDGESSUMVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36767728u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_WSSFLEDGESSUMVLD     \

#endif /* COMEX_SIGNAL_RX_ABS1_0X231 */

#ifdef COMEX_SIGNAL_RX_ABS1_0X231

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_WSSFREDGESSUM     \
        {  /*ABS1 : WSSFREDGESSUM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36779904u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_WSSFREDGESSUM     \

#endif /* COMEX_SIGNAL_RX_ABS1_0X231 */

#ifdef COMEX_SIGNAL_RX_ABS1_0X231

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_WSSFREDGESSUMVLD     \
        {  /*ABS1 : WSSFREDGESSUMVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)36767696u, \
            /*StartBit */ (uint16)62u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS1_WSSFREDGESSUMVLD     \

#endif /* COMEX_SIGNAL_RX_ABS1_0X231 */

#ifdef COMEX_SIGNAL_RX_DCT_FD4_0X236

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DCT_PRSBRK_WARN     \
        {  /*DCT_FD4 : DCT_PRSBRK_WARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37099488u, \
            /*StartBit */ (uint16)95u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DCT_PRSBRK_WARN     \

#endif /* COMEX_SIGNAL_RX_DCT_FD4_0X236 */

#ifdef COMEX_SIGNAL_RX_DCT_FD4_0X236

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DCT_RACEMODESTS     \
        {  /*DCT_FD4 : DCT_RACEMODESTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37098160u, \
            /*StartBit */ (uint16)74u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DCT_RACEMODESTS     \

#endif /* COMEX_SIGNAL_RX_DCT_FD4_0X236 */

#ifdef COMEX_SIGNAL_RX_DCT_FD4_0X236

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DCT_SHFTNOTALWD_WARN     \
        {  /*DCT_FD4 : DCT_SHFTNOTALWD_WARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37099360u, \
            /*StartBit */ (uint16)93u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DCT_SHFTNOTALWD_WARN     \

#endif /* COMEX_SIGNAL_RX_DCT_FD4_0X236 */

#ifdef COMEX_SIGNAL_RX_DCT_FD4_0X236

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DCT_SHFTRECOM_M     \
        {  /*DCT_FD4 : DCT_SHFTRECOM_M */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37099232u, \
            /*StartBit */ (uint16)91u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DCT_SHFTRECOM_M     \

#endif /* COMEX_SIGNAL_RX_DCT_FD4_0X236 */

#ifdef COMEX_SIGNAL_RX_DCT_FD4_0X236

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DRVAUTOGEARDISP     \
        {  /*DCT_FD4 : DRVAUTOGEARDISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37109696u, \
            /*StartBit */ (uint16)127u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DRVAUTOGEARDISP     \

#endif /* COMEX_SIGNAL_RX_DCT_FD4_0X236 */

#ifdef COMEX_SIGNAL_RX_DCT_FD4_0X236

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DRVFAIMSG     \
        {  /*DCT_FD4 : DRVFAIMSG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37106240u, \
            /*StartBit */ (uint16)100u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DRVFAIMSG     \

#endif /* COMEX_SIGNAL_RX_DCT_FD4_0X236 */

#ifdef COMEX_SIGNAL_RX_DCT_FD4_0X236

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DRVGEARDISPSTS     \
        {  /*DCT_FD4 : DRVGEARDISPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37101024u, \
            /*StartBit */ (uint16)119u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DRVGEARDISPSTS     \

#endif /* COMEX_SIGNAL_RX_DCT_FD4_0X236 */

#ifdef COMEX_SIGNAL_RX_DCT_FD4_0X236

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DRVMODDISP     \
        {  /*DCT_FD4 : DRVMODDISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37100528u, \
            /*StartBit */ (uint16)111u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DRVMODDISP     \

#endif /* COMEX_SIGNAL_RX_DCT_FD4_0X236 */

#ifdef COMEX_SIGNAL_RX_DCT_FD4_0X236

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DRVMODDISPSTS     \
        {  /*DCT_FD4 : DRVMODDISPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37100320u, \
            /*StartBit */ (uint16)108u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DRVMODDISPSTS     \

#endif /* COMEX_SIGNAL_RX_DCT_FD4_0X236 */

#ifdef COMEX_SIGNAL_RX_DCT_FD4_0X236

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DRVWARNMSG     \
        {  /*DCT_FD4 : DRVWARNMSG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DCT_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37100016u, \
            /*StartBit */ (uint16)103u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DCT_FD4_DRVWARNMSG     \

#endif /* COMEX_SIGNAL_RX_DCT_FD4_0X236 */

#ifdef COMEX_SIGNAL_RX_BCM12_0X238

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM12_RLS_AMBBRIGHTNESS     \
        {  /*BCM12 : RLS_AMBBRIGHTNESS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM12, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37231552u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM12_RLS_AMBBRIGHTNESS     \

#endif /* COMEX_SIGNAL_RX_BCM12_0X238 */

#ifdef COMEX_SIGNAL_RX_BCM12_0X238

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM12_RLS_FWBRIGHTNESS     \
        {  /*BCM12 : RLS_FWBRIGHTNESS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM12, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37230528u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM12_RLS_FWBRIGHTNESS     \

#endif /* COMEX_SIGNAL_RX_BCM12_0X238 */

#ifdef COMEX_SIGNAL_RX_BCM12_0X238

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM12_RLS_IRBRIGHTNESS     \
        {  /*BCM12 : RLS_IRBRIGHTNESS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM12, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37228416u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM12_RLS_IRBRIGHTNESS     \

#endif /* COMEX_SIGNAL_RX_BCM12_0X238 */

#ifdef COMEX_SIGNAL_RX_BCM12_0X238

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM12_SRANTIPINCH     \
        {  /*BCM12 : SRANTIPINCH */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM12, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37225968u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM12_SRANTIPINCH     \

#endif /* COMEX_SIGNAL_RX_BCM12_0X238 */

#ifdef COMEX_SIGNAL_RX_BCM12_0X238

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM12_SRPOSN_VR_APP     \
        {  /*BCM12 : SRPOSN_VR_APP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM12, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37231472u, \
            /*StartBit */ (uint16)54u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM12_SRPOSN_VR_APP     \

#endif /* COMEX_SIGNAL_RX_BCM12_0X238 */

#ifdef COMEX_SIGNAL_RX_BCM12_0X238

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM12_SSANTIPINCH     \
        {  /*BCM12 : SSANTIPINCH */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM12, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37226224u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM12_SSANTIPINCH     \

#endif /* COMEX_SIGNAL_RX_BCM12_0X238 */

#ifdef COMEX_SIGNAL_RX_BCM12_0X238

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM12_SSPOSN_VR_APP     \
        {  /*BCM12 : SSPOSN_VR_APP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM12, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37230448u, \
            /*StartBit */ (uint16)46u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM12_SSPOSN_VR_APP     \

#endif /* COMEX_SIGNAL_RX_BCM12_0X238 */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_AESERRSTS     \
        {  /*IFC_FD2 : AESERRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37555120u, \
            /*StartBit */ (uint16)93u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_AESERRSTS     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_AESRESP     \
        {  /*IFC_FD2 : AESRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37554544u, \
            /*StartBit */ (uint16)75u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_AESRESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_AESSTS     \
        {  /*IFC_FD2 : AESSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37557344u, \
            /*StartBit */ (uint16)81u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_AESSTS     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_AESINTERVENTION     \
        {  /*IFC_FD2 : AESINTERVENTION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37564384u, \
            /*StartBit */ (uint16)191u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_AESINTERVENTION     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_CAMERABLOCKAGESTS     \
        {  /*IFC_FD2 : CAMERABLOCKAGESTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37557008u, \
            /*StartBit */ (uint16)152u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_CAMERABLOCKAGESTS     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_ELKACTSTS     \
        {  /*IFC_FD2 : ELKACTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37562848u, \
            /*StartBit */ (uint16)167u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_ELKACTSTS     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_ELKMAINSTATE     \
        {  /*IFC_FD2 : ELKMAINSTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37561840u, \
            /*StartBit */ (uint16)151u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_ELKMAINSTATE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_ELKRESP     \
        {  /*IFC_FD2 : ELKRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37554576u, \
            /*StartBit */ (uint16)76u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_ELKRESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_ESSERRSTS     \
        {  /*IFC_FD2 : ESSERRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37555088u, \
            /*StartBit */ (uint16)92u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_ESSERRSTS     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_ESSSTS     \
        {  /*IFC_FD2 : ESSSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37558240u, \
            /*StartBit */ (uint16)95u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_ESSSTS     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_ESS_PEDRESP     \
        {  /*IFC_FD2 : ESS_PEDRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37554928u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_ESS_PEDRESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_ESS_VEHRESP     \
        {  /*IFC_FD2 : ESS_VEHRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37554896u, \
            /*StartBit */ (uint16)86u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_ESS_VEHRESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_ESSINTERVENTION     \
        {  /*IFC_FD2 : ESSINTERVENTION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37564256u, \
            /*StartBit */ (uint16)189u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_ESSINTERVENTION     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFCCALIBRATIONSTS     \
        {  /*IFC_FD2 : IFCCALIBRATIONSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37562016u, \
            /*StartBit */ (uint16)154u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFCCALIBRATIONSTS     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFCHUTINTERFACE     \
        {  /*IFC_FD2 : IFCHUTINTERFACE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37554448u, \
            /*StartBit */ (uint16)72u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFCHUTINTERFACE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_HANDSOFFWARN     \
        {  /*IFC_FD2 : IFC_HANDSOFFWARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37562224u, \
            /*StartBit */ (uint16)157u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_HANDSOFFWARN     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_LANECURVE     \
        {  /*IFC_FD2 : IFC_LANECURVE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37605312u, \
            /*StartBit */ (uint16)207u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_LANECURVE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_LELANETYP     \
        {  /*IFC_FD2 : IFC_LELANETYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37565680u, \
            /*StartBit */ (uint16)211u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_LELANETYP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_LELANE_DY     \
        {  /*IFC_FD2 : IFC_LELANE_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37611456u, \
            /*StartBit */ (uint16)231u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_LELANE_DY     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_NEXTLELANETYP     \
        {  /*IFC_FD2 : IFC_NEXTLELANETYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37566320u, \
            /*StartBit */ (uint16)221u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_NEXTLELANETYP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_NEXTLELANE_DY     \
        {  /*IFC_FD2 : IFC_NEXTLELANE_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37621696u, \
            /*StartBit */ (uint16)271u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_NEXTLELANE_DY     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_NEXTRILANETYP     \
        {  /*IFC_FD2 : IFC_NEXTRILANETYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37566128u, \
            /*StartBit */ (uint16)218u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_NEXTRILANETYP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_NEXTRILANE_DY     \
        {  /*IFC_FD2 : IFC_NEXTRILANE_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37622720u, \
            /*StartBit */ (uint16)275u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_NEXTRILANE_DY     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_RILANETYP     \
        {  /*IFC_FD2 : IFC_RILANETYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37565488u, \
            /*StartBit */ (uint16)208u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_RILANETYP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_RILANE_DY     \
        {  /*IFC_FD2 : IFC_RILANE_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37612480u, \
            /*StartBit */ (uint16)235u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_IFC_RILANE_DY     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_INTELLIGENTEVAACTSTS     \
        {  /*IFC_FD2 : INTELLIGENTEVAACTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37562720u, \
            /*StartBit */ (uint16)165u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_INTELLIGENTEVAACTSTS     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_INTELLIGENTEVARESP     \
        {  /*IFC_FD2 : INTELLIGENTEVARESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37554768u, \
            /*StartBit */ (uint16)82u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_INTELLIGENTEVARESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LCKRESP     \
        {  /*IFC_FD2 : LCKRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37554608u, \
            /*StartBit */ (uint16)77u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LCKRESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LCKSTSINDCR     \
        {  /*IFC_FD2 : LCKSTSINDCR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37562592u, \
            /*StartBit */ (uint16)163u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LCKSTSINDCR     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LDWRESP     \
        {  /*IFC_FD2 : LDWRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37554672u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LDWRESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LDW_LKAWARN     \
        {  /*IFC_FD2 : LDW_LKAWARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37561312u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LDW_LKAWARN     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LDW_LKA_SNVTY     \
        {  /*IFC_FD2 : LDW_LKA_SNVTY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37556896u, \
            /*StartBit */ (uint16)74u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LDW_LKA_SNVTY     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LKARESP     \
        {  /*IFC_FD2 : LKARESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37554640u, \
            /*StartBit */ (uint16)78u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LKARESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LSSERRSTS     \
        {  /*IFC_FD2 : LSSERRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37561392u, \
            /*StartBit */ (uint16)144u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LSSERRSTS     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LSSFUNCSTS     \
        {  /*IFC_FD2 : LSSFUNCSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37561008u, \
            /*StartBit */ (uint16)138u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LSSFUNCSTS     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LSSINTERVENTION     \
        {  /*IFC_FD2 : LSSINTERVENTION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37561200u, \
            /*StartBit */ (uint16)141u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LSSINTERVENTION     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LSSRESP     \
        {  /*IFC_FD2 : LSSRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37554800u, \
            /*StartBit */ (uint16)83u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LSSRESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LSSWARNFORMRESP     \
        {  /*IFC_FD2 : LSSWARNFORMRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37557600u, \
            /*StartBit */ (uint16)85u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LSSWARNFORMRESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LANEAVAILABILITY     \
        {  /*IFC_FD2 : LANEAVAILABILITY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37561632u, \
            /*StartBit */ (uint16)148u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_LANEAVAILABILITY     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_IFC_FD2_0X23D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_TJA_FOLLOWSTS     \
        {  /*IFC_FD2 : TJA_FOLLOWSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37561504u, \
            /*StartBit */ (uint16)146u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD2_TJA_FOLLOWSTS     \

#endif /* COMEX_SIGNAL_RX_IFC_FD2_0X23D */

#ifdef COMEX_SIGNAL_RX_BCM17_0X23E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM17_AUTOLMPSTS     \
        {  /*BCM17 : AUTOLMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM17, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37617968u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM17_AUTOLMPSTS     \

#endif /* COMEX_SIGNAL_RX_BCM17_0X23E */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_AUTOSPDSETSWT     \
        {  /*HUT_FD3 : AUTOSPDSETSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37946160u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_AutoSpdSetSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_AUTOSPDSETSWT     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD10_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD10_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37966816u, \
            /*StartBit */ (uint16)167u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD10_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD11_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD11_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37966048u, \
            /*StartBit */ (uint16)161u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD11_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD12_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD12_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37967328u, \
            /*StartBit */ (uint16)171u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD12_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD13_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD13_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37968608u, \
            /*StartBit */ (uint16)181u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD13_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD14_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD14_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37971936u, \
            /*StartBit */ (uint16)207u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD14_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD15_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD15_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37971168u, \
            /*StartBit */ (uint16)201u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD15_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD16_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD16_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37972448u, \
            /*StartBit */ (uint16)211u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD16_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD17_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD17_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37973728u, \
            /*StartBit */ (uint16)221u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD17_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD18_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD18_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37975008u, \
            /*StartBit */ (uint16)231u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD18_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD1_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD1_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37957600u, \
            /*StartBit */ (uint16)95u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD1_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD2_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD2_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37956832u, \
            /*StartBit */ (uint16)89u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD2_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD3_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD3_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37958112u, \
            /*StartBit */ (uint16)99u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD3_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD4_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD4_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37959392u, \
            /*StartBit */ (uint16)109u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD4_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD5_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD5_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37960672u, \
            /*StartBit */ (uint16)119u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD5_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD6_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD6_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37963744u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD6_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD7_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD7_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37962976u, \
            /*StartBit */ (uint16)137u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD7_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD8_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD8_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37964256u, \
            /*StartBit */ (uint16)147u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD8_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD9_DISTANCE     \
        {  /*HUT_FD3 : HUT_FSD9_DISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37965536u, \
            /*StartBit */ (uint16)157u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD9_DISTANCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_CONFIDENCE     \
        {  /*HUT_FD3 : HUT_OD_OBJ7_CONFIDENCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37946816u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_CONFIDENCE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_GROUND_POS_X     \
        {  /*HUT_FD3 : HUT_OD_OBJ7_GROUND_POS_X */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37955520u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_GROUND_POS_X     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_GROUND_POS_Y     \
        {  /*HUT_FD3 : HUT_OD_OBJ7_GROUND_POS_Y */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37956544u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_GROUND_POS_Y     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_ID     \
        {  /*HUT_FD3 : HUT_OD_OBJ7_ID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37947328u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_ID     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_TYPE     \
        {  /*HUT_FD3 : HUT_OD_OBJ7_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37946864u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_TYPE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_WIDTH     \
        {  /*HUT_FD3 : HUT_OD_OBJ7_WIDTH */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37948016u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_WIDTH     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ_TIMESTAMP     \
        {  /*HUT_FD3 : HUT_OD_OBJ_TIMESTAMP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37986048u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ_TIMESTAMP     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_WORKSTS     \
        {  /*HUT_FD3 : HUT_OD_WORKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37952608u, \
            /*StartBit */ (uint16)113u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_WORKSTS     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_LANECHNGCFMSWT     \
        {  /*HUT_FD3 : LANECHNGCFMSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37946128u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_LaneChngCfmSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_LANECHNGCFMSWT     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_NOH_ACT_REQ     \
        {  /*HUT_FD3 : NOH_ACT_REQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37956048u, \
            /*StartBit */ (uint16)334u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_NOH_ACT_REQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_NOH_SWT_REQ     \
        {  /*HUT_FD3 : NOH_SWT_REQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37956080u, \
            /*StartBit */ (uint16)335u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_NOH_Swt_Req_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_NOH_SWT_REQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_USRMANSTS     \
        {  /*HUT_FD3 : USRMANSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37949120u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_USRMANSTS     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_TX_HUT_FD3_0X243

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_VOICEBRDCSWT     \
        {  /*HUT_FD3 : VOICEBRDCSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)37947376u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_VOICEBRDCSWT     \

#endif /* COMEX_SIGNAL_TX_HUT_FD3_0X243 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_ADJVOLDWNSWTSTS     \
        {  /*CSA3 : ADJVOLDWNSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38012256u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_ADJVOLDWNSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_ADJVOLUPSWTSTS     \
        {  /*CSA3 : ADJVOLUPSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38012384u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_ADJVOLUPSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_CUSTOMSWTSTS     \
        {  /*CSA3 : CUSTOMSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38014432u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_CUSTOMSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_CUSTOMSWTSTS_MMED     \
        {  /*CSA3 : CUSTOMSWTSTS_MMED */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38013408u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_CUSTOMSWTSTS_MMED     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_ENTERSWTSTS     \
        {  /*CSA3 : ENTERSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38012896u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_ENTERSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_ENTERSWTSTS_MMED     \
        {  /*CSA3 : ENTERSWTSTS_MMED */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38012640u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_ENTERSWTSTS_MMED     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_HOMESWTSTS     \
        {  /*CSA3 : HOMESWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38014176u, \
            /*StartBit */ (uint16)51u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_HOMESWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_IPMENUSWTSTS     \
        {  /*CSA3 : IPMENUSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38013600u, \
            /*StartBit */ (uint16)42u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_IPMENUSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_MENURETURNSWTSTS     \
        {  /*CSA3 : MENURETURNSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38014048u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_MENURETURNSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_MUTESWTSTS     \
        {  /*CSA3 : MUTESWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38014304u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_MUTESWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_PAGEDWNSWTSTS     \
        {  /*CSA3 : PAGEDWNSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38011744u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_PAGEDWNSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_PAGELSWTSTS     \
        {  /*CSA3 : PAGELSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38011616u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_PAGELSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_PAGERSWTSTS     \
        {  /*CSA3 : PAGERSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38011488u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_PAGERSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_PAGEUPSWTSTS     \
        {  /*CSA3 : PAGEUPSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38011872u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_PAGEUPSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_SEEKDWNSWTSTS     \
        {  /*CSA3 : SEEKDWNSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38014816u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_SEEKDWNSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_SEEKUPSWTSTS     \
        {  /*CSA3 : SEEKUPSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38014944u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_SEEKUPSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_STEERWHEELHEATDSTS     \
        {  /*CSA3 : STEERWHEELHEATDSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38012176u, \
            /*StartBit */ (uint16)40u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_STEERWHEELHEATDSTS     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_CSA3_0X244

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_VRSWTSTS     \
        {  /*CSA3 : VRSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CSA3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38012128u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_VRSWTSTS     \

#endif /* COMEX_SIGNAL_RX_CSA3_0X244 */

#ifdef COMEX_SIGNAL_RX_ABM2_0X245

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM2_VEHDYNYAWRATEVLD     \
        {  /*ABM2 : VEHDYNYAWRATEVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38078384u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM2_VEHDYNYAWRATEVLD     \

#endif /* COMEX_SIGNAL_RX_ABM2_0X245 */

#ifdef COMEX_SIGNAL_RX_ABM2_0X245

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM2_VEHLATACCEL     \
        {  /*ABM2 : VEHLATACCEL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38092544u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM2_VEHLATACCEL     \

#endif /* COMEX_SIGNAL_RX_ABM2_0X245 */

#ifdef COMEX_SIGNAL_RX_ABM2_0X245

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM2_VEHLATACCELVLD     \
        {  /*ABM2 : VEHLATACCELVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38078416u, \
            /*StartBit */ (uint16)62u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM2_VEHLATACCELVLD     \

#endif /* COMEX_SIGNAL_RX_ABM2_0X245 */

#ifdef COMEX_SIGNAL_RX_ABM2_0X245

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM2_VEHLGTACCEL     \
        {  /*ABM2 : VEHLGTACCEL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38084352u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM2_VEHLGTACCEL     \

#endif /* COMEX_SIGNAL_RX_ABM2_0X245 */

#ifdef COMEX_SIGNAL_RX_ABM2_0X245

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM2_VEHLGTACCELVLD     \
        {  /*ABM2 : VEHLGTACCELVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38078448u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM2_VEHLGTACCELVLD     \

#endif /* COMEX_SIGNAL_RX_ABM2_0X245 */

#ifdef COMEX_SIGNAL_RX_ABM2_0X245

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM2_VEHYAWRATE     \
        {  /*ABM2 : VEHYAWRATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38100736u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM2_VEHYAWRATE     \

#endif /* COMEX_SIGNAL_RX_ABM2_0X245 */

#ifdef COMEX_SIGNAL_RX_ABS2_0X246

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_RLWHEELDRIVEDIRECTION     \
        {  /*ABS2 : RLWHEELDRIVEDIRECTION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38142944u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_RLWHEELDRIVEDIRECTION     \

#endif /* COMEX_SIGNAL_RX_ABS2_0X246 */

#ifdef COMEX_SIGNAL_RX_ABS2_0X246

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_RLWHEELSPD     \
        {  /*ABS2 : RLWHEELSPD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38145232u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_RLWHEELSPD     \

#endif /* COMEX_SIGNAL_RX_ABS2_0X246 */

#ifdef COMEX_SIGNAL_RX_ABS2_0X246

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_RLWHEELSPDVLD     \
        {  /*ABS2 : RLWHEELSPDVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38142384u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_RLWHEELSPDVLD     \

#endif /* COMEX_SIGNAL_RX_ABS2_0X246 */

#ifdef COMEX_SIGNAL_RX_ABS2_0X246

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_RRWHEELDRIVEDIRECTION     \
        {  /*ABS2 : RRWHEELDRIVEDIRECTION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38143968u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_RRWHEELDRIVEDIRECTION     \

#endif /* COMEX_SIGNAL_RX_ABS2_0X246 */

#ifdef COMEX_SIGNAL_RX_ABS2_0X246

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_RRWHEELSPD     \
        {  /*ABS2 : RRWHEELSPD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38149328u, \
            /*StartBit */ (uint16)28u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_RRWHEELSPD     \

#endif /* COMEX_SIGNAL_RX_ABS2_0X246 */

#ifdef COMEX_SIGNAL_RX_ABS2_0X246

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_RRWHEELSPDVLD     \
        {  /*ABS2 : RRWHEELSPDVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38142896u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_RRWHEELSPDVLD     \

#endif /* COMEX_SIGNAL_RX_ABS2_0X246 */

#ifdef COMEX_SIGNAL_RX_ABS2_0X246

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_WSSRLEDGESSUM     \
        {  /*ABS2 : WSSRLEDGESSUM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38156160u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_WSSRLEDGESSUM     \

#endif /* COMEX_SIGNAL_RX_ABS2_0X246 */

#ifdef COMEX_SIGNAL_RX_ABS2_0X246

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_WSSRLEDGESSUMVLD     \
        {  /*ABS2 : WSSRLEDGESSUMVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38143984u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_WSSRLEDGESSUMVLD     \

#endif /* COMEX_SIGNAL_RX_ABS2_0X246 */

#ifdef COMEX_SIGNAL_RX_ABS2_0X246

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_WSSRREDGESSUM     \
        {  /*ABS2 : WSSRREDGESSUM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38154112u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_WSSRREDGESSUM     \

#endif /* COMEX_SIGNAL_RX_ABS2_0X246 */

#ifdef COMEX_SIGNAL_RX_ABS2_0X246

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_WSSRREDGESSUMVLD     \
        {  /*ABS2 : WSSRREDGESSUMVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38143952u, \
            /*StartBit */ (uint16)62u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABS2_WSSRREDGESSUMVLD     \

#endif /* COMEX_SIGNAL_RX_ABS2_0X246 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_12VSYSERRLMPSTS     \
        {  /*HCU_PT7 : HCU_12VSYSERRLMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38273296u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_12VSYSERRLMPSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_12VSYSERR_1     \
        {  /*HCU_PT7 : HCU_12VSYSERR_1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38273808u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_12VSYSERR_1     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_12VSYSERR_2     \
        {  /*HCU_PT7 : HCU_12VSYSERR_2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38274288u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_12VSYSERR_2     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_12VSYSERR_3     \
        {  /*HCU_PT7 : HCU_12VSYSERR_3 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38274256u, \
            /*StartBit */ (uint16)38u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_12VSYSERR_3     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_ENRGFLOWIND     \
        {  /*HCU_PT7 : HCU_ENRGFLOWIND */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38280144u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_ENRGFLOWIND     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_ENRGFLOWIND_P2     \
        {  /*HCU_PT7 : HCU_ENRGFLOWIND_P2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38276048u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_ENRGFLOWIND_P2     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_HYBSYSERRLMPSTS     \
        {  /*HCU_PT7 : HCU_HYBSYSERRLMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38274784u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_HYBSYSERRLMPSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_HYBSYSERR_1     \
        {  /*HCU_PT7 : HCU_HYBSYSERR_1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38273520u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_HYBSYSERR_1     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_HYBSYSERR_2     \
        {  /*HCU_PT7 : HCU_HYBSYSERR_2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38273488u, \
            /*StartBit */ (uint16)14u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_HYBSYSERR_2     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_HYBSYSERR_3     \
        {  /*HCU_PT7 : HCU_HYBSYSERR_3 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38273456u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_HYBSYSERR_3     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_HYBSYSERR_4     \
        {  /*HCU_PT7 : HCU_HYBSYSERR_4 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38273424u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_HYBSYSERR_4     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_HYBSYSERR_5     \
        {  /*HCU_PT7 : HCU_HYBSYSERR_5 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38273392u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_HYBSYSERR_5     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_HYBSYSERR_6     \
        {  /*HCU_PT7 : HCU_HYBSYSERR_6 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38273360u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_HYBSYSERR_6     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_HYBSYSERR_7     \
        {  /*HCU_PT7 : HCU_HYBSYSERR_7 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38273328u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_HYBSYSERR_7     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_MODSWTFAIL     \
        {  /*HCU_PT7 : HCU_MODSWTFAIL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38281152u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_MODSWTFAIL     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_OPDLMPSTS     \
        {  /*HCU_PT7 : HCU_OPDLMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38274192u, \
            /*StartBit */ (uint16)36u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_OPDLMPSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_OPDSTS     \
        {  /*HCU_PT7 : HCU_OPDSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38275824u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_OPDSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_POWERREDWARNLMPCMD     \
        {  /*HCU_PT7 : HCU_POWERREDWARNLMPCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38273840u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_POWERREDWARNLMPCMD     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_RX_HCU_PT7_0X248

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_RDYLMPSTS     \
        {  /*HCU_PT7 : HCU_RDYLMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38274224u, \
            /*StartBit */ (uint16)37u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT7_HCU_RDYLMPSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_PT7_0X248 */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DMSSTS     \
        {  /*DMS_FD1 : DMSSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38620144u, \
            /*StartBit */ (uint16)303u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DMSSTS     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DISTRCTNLVLQLTY_ACC     \
        {  /*DMS_FD1 : DISTRCTNLVLQLTY_ACC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38610928u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DISTRCTNLVLQLTY_ACC     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DISTRCTNLVL_ACC     \
        {  /*DMS_FD1 : DISTRCTNLVL_ACC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38606832u, \
            /*StartBit */ (uint16)95u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DISTRCTNLVL_ACC     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DROWSNSLVL     \
        {  /*DMS_FD1 : DROWSNSLVL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38601584u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DROWSNSLVL     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DROWSNSLVLQLTY     \
        {  /*DMS_FD1 : DROWSNSLVLQLTY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38602096u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DROWSNSLVLQLTY     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DROWSNSLVLQLTY_ACC     \
        {  /*DMS_FD1 : DROWSNSLVLQLTY_ACC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38611952u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DROWSNSLVLQLTY_ACC     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DROWSNSLVL_ACC     \
        {  /*DMS_FD1 : DROWSNSLVL_ACC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38606640u, \
            /*StartBit */ (uint16)92u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DROWSNSLVL_ACC     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DRVBEHVSTS     \
        {  /*DMS_FD1 : DRVBEHVSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38624432u, \
            /*StartBit */ (uint16)370u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DRVBEHVSTS     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_EXPRSNSTS     \
        {  /*DMS_FD1 : EXPRSNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38602928u, \
            /*StartBit */ (uint16)34u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_EXPRSNSTS     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_GAZEPOSNX     \
        {  /*DMS_FD1 : GAZEPOSNX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38653872u, \
            /*StartBit */ (uint16)207u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_GAZEPOSNX     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_GAZEPOSNY     \
        {  /*DMS_FD1 : GAZEPOSNY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38655152u, \
            /*StartBit */ (uint16)212u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_GAZEPOSNY     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_GAZEPOSNZ     \
        {  /*DMS_FD1 : GAZEPOSNZ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38656432u, \
            /*StartBit */ (uint16)217u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_GAZEPOSNZ     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_GENDERSTS     \
        {  /*DMS_FD1 : GENDERSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38603040u, \
            /*StartBit */ (uint16)36u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_GENDERSTS     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_GENDERSTSQLTY     \
        {  /*DMS_FD1 : GENDERSTSQLTY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38606833u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_GENDERSTSQLTY     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADDETN     \
        {  /*DMS_FD1 : HEADDETN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38609936u, \
            /*StartBit */ (uint16)288u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADDETN     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADPITCHANG     \
        {  /*DMS_FD1 : HEADPITCHANG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38672256u, \
            /*StartBit */ (uint16)279u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADPITCHANG     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADPOSQLTY     \
        {  /*DMS_FD1 : HEADPOSQLTY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38623088u, \
            /*StartBit */ (uint16)174u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADPOSQLTY     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADPOSNX     \
        {  /*DMS_FD1 : HEADPOSNX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38637488u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADPOSNX     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADPOSNY     \
        {  /*DMS_FD1 : HEADPOSNY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38638768u, \
            /*StartBit */ (uint16)148u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADPOSNY     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADPOSNZ     \
        {  /*DMS_FD1 : HEADPOSNZ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38640048u, \
            /*StartBit */ (uint16)153u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADPOSNZ     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADROLLANG     \
        {  /*DMS_FD1 : HEADROLLANG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38674304u, \
            /*StartBit */ (uint16)287u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADROLLANG     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADROTANGQLTY     \
        {  /*DMS_FD1 : HEADROTANGQLTY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38638576u, \
            /*StartBit */ (uint16)295u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADROTANGQLTY     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADYAWANG     \
        {  /*DMS_FD1 : HEADYAWANG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38670208u, \
            /*StartBit */ (uint16)271u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADYAWANG     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_LEYEOPENSTS     \
        {  /*DMS_FD1 : LEYEOPENSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38624736u, \
            /*StartBit */ (uint16)375u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_LEYEOPENSTS     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_LEYEOPENSTSQLTY     \
        {  /*DMS_FD1 : LEYEOPENSTSQLTY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38645744u, \
            /*StartBit */ (uint16)351u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_LEYEOPENSTSQLTY     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_REYEOPENSTS     \
        {  /*DMS_FD1 : REYEOPENSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38624608u, \
            /*StartBit */ (uint16)373u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_REYEOPENSTS     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_REYEOPENSTSQLTY     \
        {  /*DMS_FD1 : REYEOPENSTSQLTY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38646768u, \
            /*StartBit */ (uint16)359u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_REYEOPENSTSQLTY     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_ROBUSTGAZEANGQLTY     \
        {  /*DMS_FD1 : ROBUSTGAZEANGQLTY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38647792u, \
            /*StartBit */ (uint16)367u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_ROBUSTGAZEANGQLTY     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_ROBUSTGAZEPITCHANG     \
        {  /*DMS_FD1 : ROBUSTGAZEPITCHANG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38688640u, \
            /*StartBit */ (uint16)343u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_ROBUSTGAZEPITCHANG     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_TX_DMS_FD1_0X24D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_ROBUSTGAZEYAWANG     \
        {  /*DMS_FD1 : ROBUSTGAZEYAWANG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DMS_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38686592u, \
            /*StartBit */ (uint16)335u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_ROBUSTGAZEYAWANG     \

#endif /* COMEX_SIGNAL_TX_DMS_FD1_0X24D */

#ifdef COMEX_SIGNAL_RX_TOD1_0X251

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TOD1_AUTOSHIFTSTS     \
        {  /*TOD1 : AUTOSHIFTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TOD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38864480u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TOD1_AUTOSHIFTSTS     \

#endif /* COMEX_SIGNAL_RX_TOD1_0X251 */

#ifdef COMEX_SIGNAL_RX_TOD1_0X251

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TOD1_COUPLINGFAULTSTS     \
        {  /*TOD1 : COUPLINGFAULTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TOD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38863456u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TOD1_COUPLINGFAULTSTS     \

#endif /* COMEX_SIGNAL_RX_TOD1_0X251 */

#ifdef COMEX_SIGNAL_RX_TOD1_0X251

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TOD1_COUPLINGTHERMWARNING     \
        {  /*TOD1 : COUPLINGTHERMWARNING */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TOD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38863184u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TOD1_COUPLINGTHERMWARNING     \

#endif /* COMEX_SIGNAL_RX_TOD1_0X251 */

#ifdef COMEX_SIGNAL_RX_TOD1_0X251

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TOD1_DIAGLMPREQ     \
        {  /*TOD1 : DIAGLMPREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TOD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38863312u, \
            /*StartBit */ (uint16)14u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TOD1_DIAGLMPREQ     \

#endif /* COMEX_SIGNAL_RX_TOD1_0X251 */

#ifdef COMEX_SIGNAL_RX_TOD1_0X251

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TOD1_FUNCPROTNSTS     \
        {  /*TOD1 : FUNCPROTNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TOD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38863472u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TOD1_FUNCPROTNSTS     \

#endif /* COMEX_SIGNAL_RX_TOD1_0X251 */

#ifdef COMEX_SIGNAL_RX_TOD1_0X251

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TOD1_MODESHIFTTIMEOUT     \
        {  /*TOD1 : MODESHIFTTIMEOUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TOD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38863696u, \
            /*StartBit */ (uint16)26u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TOD1_MODESHIFTTIMEOUT     \

#endif /* COMEX_SIGNAL_RX_TOD1_0X251 */

#ifdef COMEX_SIGNAL_RX_TOD1_0X251

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TOD1_SHIFTSYSSTUINLOW     \
        {  /*TOD1 : SHIFTSYSSTUINLOW */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TOD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38863248u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TOD1_SHIFTSYSSTUINLOW     \

#endif /* COMEX_SIGNAL_RX_TOD1_0X251 */

#ifdef COMEX_SIGNAL_RX_TOD1_0X251

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TOD1_SYSTEMOPERMOD     \
        {  /*TOD1 : SYSTEMOPERMOD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TOD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)38863680u, \
            /*StartBit */ (uint16)6u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TOD1_SYSTEMOPERMOD     \

#endif /* COMEX_SIGNAL_RX_TOD1_0X251 */

#ifdef COMEX_SIGNAL_RX_BLE1_0X25C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BLE1_BLECONNSTS     \
        {  /*BLE1 : BLECONNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BLE1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)39584736u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BLE1_BLECONNSTS     \

#endif /* COMEX_SIGNAL_RX_BLE1_0X25C */

#ifdef COMEX_SIGNAL_RX_BLE1_0X25C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BLE1_BLESECURITYSTS     \
        {  /*BLE1 : BLESECURITYSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BLE1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)39584608u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BLE1_BLESECURITYSTS     \

#endif /* COMEX_SIGNAL_RX_BLE1_0X25C */

#ifdef COMEX_SIGNAL_RX_HCU_HC3_0X268

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC3_HCU_BATTLOWHEATSTS     \
        {  /*HCU_HC3 : HCU_BATTLOWHEATSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40373600u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC3_HCU_BATTLOWHEATSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_HC3_0X268 */

#ifdef COMEX_SIGNAL_RX_HCU_HC3_0X268

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC3_HCU_BATTLOWTEMWARN     \
        {  /*HCU_HC3 : HCU_BATTLOWTEMWARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40373728u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC3_HCU_BATTLOWTEMWARN     \

#endif /* COMEX_SIGNAL_RX_HCU_HC3_0X268 */

#ifdef COMEX_SIGNAL_RX_HCU_HC3_0X268

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC3_HCU_BATTLOWTEMPHEATSTS     \
        {  /*HCU_HC3 : HCU_BATTLOWTEMPHEATSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40373344u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC3_HCU_BATTLOWTEMPHEATSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_HC3_0X268 */

#ifdef COMEX_SIGNAL_RX_HCU_HC3_0X268

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC3_HCU_BATTLOWTEMPWARN     \
        {  /*HCU_HC3 : HCU_BATTLOWTEMPWARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40373472u, \
            /*StartBit */ (uint16)51u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC3_HCU_BATTLOWTEMPWARN     \

#endif /* COMEX_SIGNAL_RX_HCU_HC3_0X268 */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_CONTNPRKGREQ     \
        {  /*HUT32 : CONTNPRKGREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT32, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ContnPrkgReq, \
            /*SignalId */ (uint32)40829920u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_CONTNPRKGREQ     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_CONTNPRKGREQVALID     \
        {  /*HUT32 : CONTNPRKGREQVALID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT32, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40829200u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_CONTNPRKGREQVALID     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_DETVIDEOLOST     \
        {  /*HUT32 : DETVIDEOLOST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT32, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40829232u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_DETVIDEOLOST     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_NAVDECSWTREQ     \
        {  /*HUT32 : NAVDECSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT32, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40830480u, \
            /*StartBit */ (uint16)48u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_NAVDECSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTCONTINUEREQ_HUT     \
        {  /*HUT32 : PRKSTRAIGHTCONTINUEREQ_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT32, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40830704u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTCONTINUEREQ_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTMODSEL_HUT     \
        {  /*HUT32 : PRKSTRAIGHTMODSEL_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT32, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40833008u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTMODSEL_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTSTRTREQ_HUT     \
        {  /*HUT32 : PRKSTRAIGHTSTRTREQ_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT32, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40830384u, \
            /*StartBit */ (uint16)45u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTSTRTREQ_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTSTS_HUT     \
        {  /*HUT32 : PRKSTRAIGHTSTS_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT32, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40830864u, \
            /*StartBit */ (uint16)60u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTSTS_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTSUSPENDORFINISHREQ_HUT     \
        {  /*HUT32 : PRKSTRAIGHTSUSPENDORFINISHREQ_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT32, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40830752u, \
            /*StartBit */ (uint16)28u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTSUSPENDORFINISHREQ_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTSWTREQ_HUT     \
        {  /*HUT32 : PRKSTRAIGHTSWTREQ_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT32, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40829296u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTSWTREQ_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTVEHSTRTREQ_HUT_VALID     \
        {  /*HUT32 : PRKSTRAIGHTVEHSTRTREQ_HUT_VALID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT32, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40830352u, \
            /*StartBit */ (uint16)44u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTVEHSTRTREQ_HUT_VALID     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKGCTRLMODREQ     \
        {  /*HUT32 : PRKGCTRLMODREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT32, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PrkgCtrlModReq, \
            /*SignalId */ (uint32)40829792u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKGCTRLMODREQ     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKGCTRLMODREQVALID     \
        {  /*HUT32 : PRKGCTRLMODREQVALID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT32, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40829264u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKGCTRLMODREQVALID     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_SCRNOPSTS     \
        {  /*HUT32 : SCRNOPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT32, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40831968u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_SCRNOPSTS     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_XLVL     \
        {  /*HUT32 : XLVL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT32, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40834992u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_XLVL     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_YLVL     \
        {  /*HUT32 : YLVL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT32, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40835760u, \
            /*StartBit */ (uint16)26u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_YLVL     \

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_RX_ECM2_0X271

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_ACCELPEDALPOSN     \
        {  /*ECM2 : ACCELPEDALPOSN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40968064u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_ACCELPEDALPOSN     \

#endif /* COMEX_SIGNAL_RX_ECM2_0X271 */

#ifdef COMEX_SIGNAL_RX_ECM2_0X271

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_ACCELPEDALPOSNVLDTY     \
        {  /*ECM2 : ACCELPEDALPOSNVLDTY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40963232u, \
            /*StartBit */ (uint16)50u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_ACCELPEDALPOSNVLDTY     \

#endif /* COMEX_SIGNAL_RX_ECM2_0X271 */

#ifdef COMEX_SIGNAL_RX_ECM2_0X271

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_CRUISECTRLSTS     \
        {  /*ECM2 : CRUISECTRLSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40963552u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_CRUISECTRLSTS     \

#endif /* COMEX_SIGNAL_RX_ECM2_0X271 */

#ifdef COMEX_SIGNAL_RX_ECM2_0X271

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_ENGSVSSIG     \
        {  /*ECM2 : ENGSVSSIG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40961552u, \
            /*StartBit */ (uint16)48u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_ENGSVSSIG     \

#endif /* COMEX_SIGNAL_RX_ECM2_0X271 */

#ifdef COMEX_SIGNAL_RX_ECM2_0X271

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_ENGSTATE     \
        {  /*ECM2 : ENGSTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40964000u, \
            /*StartBit */ (uint16)62u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_ENGSTATE     \

#endif /* COMEX_SIGNAL_RX_ECM2_0X271 */

#ifdef COMEX_SIGNAL_RX_ECM2_0X271

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_FUELCONSUMPTION     \
        {  /*ECM2 : FUELCONSUMPTION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40967936u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_FUELCONSUMPTION     \

#endif /* COMEX_SIGNAL_RX_ECM2_0X271 */

#ifdef COMEX_SIGNAL_RX_ECM2_0X271

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_MILSTS     \
        {  /*ECM2 : MILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40962032u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_MILSTS     \

#endif /* COMEX_SIGNAL_RX_ECM2_0X271 */

#ifdef COMEX_SIGNAL_RX_ECM2_0X271

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_TGTCRSVEHSPD     \
        {  /*ECM2 : TGTCRSVEHSPD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40972160u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_TGTCRSVEHSPD     \

#endif /* COMEX_SIGNAL_RX_ECM2_0X271 */

#ifdef COMEX_SIGNAL_RX_ECM2_0X271

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_THRTLPOSRATIO     \
        {  /*ECM2 : THRTLPOSRATIO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)40970112u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM2_THRTLPOSRATIO     \

#endif /* COMEX_SIGNAL_RX_ECM2_0X271 */

#ifdef COMEX_SIGNAL_RX_TRAILER1_0X273

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TRAILER1_TRAILERSTS     \
        {  /*TRAILER1 : TRAILERSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_Trailer1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41091312u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TRAILER1_TRAILERSTS     \

#endif /* COMEX_SIGNAL_RX_TRAILER1_0X273 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_AVM_3DANGSTS     \
        {  /*HAP_FD2 : AVM_3DANGSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41183376u, \
            /*StartBit */ (uint16)104u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_AVM_3DANGSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_AVM_CURRSTS     \
        {  /*HAP_FD2 : AVM_CURRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41161696u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_AVM_CURRSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_AUTOAVMSWTSET_STS     \
        {  /*HAP_FD2 : AUTOAVMSWTSET_STS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41159280u, \
            /*StartBit */ (uint16)83u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_AUTOAVMSWTSET_STS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_AUTOVIEWCHGFUNCSTS     \
        {  /*HAP_FD2 : AUTOVIEWCHGFUNCSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41159312u, \
            /*StartBit */ (uint16)84u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_AUTOVIEWCHGFUNCSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_CARMDLDISPSTS     \
        {  /*HAP_FD2 : CARMDLDISPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41159344u, \
            /*StartBit */ (uint16)85u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_CARMDLDISPSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_CARMDLTRSPRCYSTS     \
        {  /*HAP_FD2 : CARMDLTRSPRCYSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41163232u, \
            /*StartBit */ (uint16)103u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_CARMDLTRSPRCYSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_CURRCALRESULTSTS     \
        {  /*HAP_FD2 : CURRCALRESULTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41159696u, \
            /*StartBit */ (uint16)96u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_CURRCALRESULTSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_DVRWORKSTS     \
        {  /*HAP_FD2 : DVRWORKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41164704u, \
            /*StartBit */ (uint16)126u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_DVRWORKSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_EOLNOTCMPLTD     \
        {  /*HAP_FD2 : EOLNOTCMPLTD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41160048u, \
            /*StartBit */ (uint16)107u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_EOLNOTCMPLTD     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_FRNTCAMINPFAILSTS     \
        {  /*HAP_FD2 : FRNTCAMINPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41160080u, \
            /*StartBit */ (uint16)108u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_FRNTCAMINPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_GUIDOVLSTS     \
        {  /*HAP_FD2 : GUIDOVLSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41162720u, \
            /*StartBit */ (uint16)95u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_GUIDOVLSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_HAP_DISPCMD     \
        {  /*HAP_FD2 : HAP_DISPCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41160688u, \
            /*StartBit */ (uint16)127u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_HAP_DISPCMD     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_HAP_HMI_INDEX     \
        {  /*HAP_FD2 : HAP_HMI_INDEX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41174976u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_HAP_HMI_INDEX     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_LANECALFLTSTS     \
        {  /*HAP_FD2 : LANECALFLTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41162992u, \
            /*StartBit */ (uint16)99u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_LANECALFLTSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_LANECALSTS     \
        {  /*HAP_FD2 : LANECALSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41163104u, \
            /*StartBit */ (uint16)101u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_LANECALSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_LECAMINPFAILSTS     \
        {  /*HAP_FD2 : LECAMINPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41160144u, \
            /*StartBit */ (uint16)110u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_LECAMINPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_MOD_ALARMSTS     \
        {  /*HAP_FD2 : MOD_ALARMSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41159376u, \
            /*StartBit */ (uint16)86u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_MOD_ALARMSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_MOD_WORKSTS     \
        {  /*HAP_FD2 : MOD_WORKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41159408u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_MOD_WORKSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_MDLCOLRSTS     \
        {  /*HAP_FD2 : MDLCOLRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41168320u, \
            /*StartBit */ (uint16)91u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_MDLCOLRSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_OVLOPFAILSTS     \
        {  /*HAP_FD2 : OVLOPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41159984u, \
            /*StartBit */ (uint16)105u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_OVLOPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_RADARDISPSTS     \
        {  /*HAP_FD2 : RADARDISPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41162592u, \
            /*StartBit */ (uint16)93u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_RADARDISPSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_REARCAMINPFAILSTS     \
        {  /*HAP_FD2 : REARCAMINPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41160112u, \
            /*StartBit */ (uint16)109u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_REARCAMINPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_RICAMINPFAILSTS     \
        {  /*HAP_FD2 : RICAMINPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41160176u, \
            /*StartBit */ (uint16)111u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_RICAMINPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_HAP_FD2_0X274

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_SIGVIEWINDCN     \
        {  /*HAP_FD2 : SIGVIEWINDCN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41166560u, \
            /*StartBit */ (uint16)77u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_SIGVIEWINDCN     \

#endif /* COMEX_SIGNAL_RX_HAP_FD2_0X274 */

#ifdef COMEX_SIGNAL_RX_AC8_0X27C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC8_ACRLTEMP_ATC     \
        {  /*AC8 : ACRLTEMP_ATC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41684960u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC8_ACRLTEMP_ATC     \

#endif /* COMEX_SIGNAL_RX_AC8_0X27C */

#ifdef COMEX_SIGNAL_TX_IP2_0X27F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_ABMWARNLMPFAILRSTS     \
        {  /*IP2 : IP_ABMWARNLMPFAILRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41881056u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_ABMWARNLMPFAILRSTS     \

#endif /* COMEX_SIGNAL_TX_IP2_0X27F */

#ifdef COMEX_SIGNAL_TX_IP2_0X27F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_ACCERR     \
        {  /*IP2 : IP_ACCERR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41879024u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_ACCERR     \

#endif /* COMEX_SIGNAL_TX_IP2_0X27F */

#ifdef COMEX_SIGNAL_TX_IP2_0X27F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_BATTCHRGLMPSTS     \
        {  /*IP2 : IP_BATTCHRGLMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41880288u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_BATTCHRGLMPSTS     \

#endif /* COMEX_SIGNAL_TX_IP2_0X27F */

#ifdef COMEX_SIGNAL_TX_IP2_0X27F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_DRVSEATBELTWARNLMPFAILSTS     \
        {  /*IP2 : IP_DRVSEATBELTWARNLMPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41880800u, \
            /*StartBit */ (uint16)51u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_DRVSEATBELTWARNLMPFAILSTS     \

#endif /* COMEX_SIGNAL_TX_IP2_0X27F */

#ifdef COMEX_SIGNAL_TX_IP2_0X27F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_ENGOILPRESSLOWLMPSTS     \
        {  /*IP2 : IP_ENGOILPRESSLOWLMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41880160u, \
            /*StartBit */ (uint16)41u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_ENGOILPRESSLOWLMPSTS     \

#endif /* COMEX_SIGNAL_TX_IP2_0X27F */

#ifdef COMEX_SIGNAL_TX_IP2_0X27F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_ERR     \
        {  /*IP2 : IP_ERR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41879184u, \
            /*StartBit */ (uint16)52u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_ERR     \

#endif /* COMEX_SIGNAL_TX_IP2_0X27F */

#ifdef COMEX_SIGNAL_TX_IP2_0X27F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_FUELLVLINFO     \
        {  /*IP2 : IP_FUELLVLINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41887616u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_FUELLVLINFO     \

#endif /* COMEX_SIGNAL_TX_IP2_0X27F */

#ifdef COMEX_SIGNAL_TX_IP2_0X27F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_FUELLVLLOWLMPSTS     \
        {  /*IP2 : IP_FUELLVLLOWLMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41880416u, \
            /*StartBit */ (uint16)45u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_FUELLVLLOWLMPSTS     \

#endif /* COMEX_SIGNAL_TX_IP2_0X27F */

#ifdef COMEX_SIGNAL_TX_IP2_0X27F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_PASSSEATBELTWARNLMPFAILSTS     \
        {  /*IP2 : IP_PASSSEATBELTWARNLMPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41880672u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_PASSSEATBELTWARNLMPFAILSTS     \

#endif /* COMEX_SIGNAL_TX_IP2_0X27F */

#ifdef COMEX_SIGNAL_TX_IP2_0X27F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_VINCOMPR     \
        {  /*IP2 : IP_VINCOMPR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41879536u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_VINCOMPR     \

#endif /* COMEX_SIGNAL_TX_IP2_0X27F */

#ifdef COMEX_SIGNAL_TX_IP2_0X27F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_VEHSPDUNIT     \
        {  /*IP2 : IP_VEHSPDUNIT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41879216u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_VEHSPDUNIT     \

#endif /* COMEX_SIGNAL_TX_IP2_0X27F */

#ifdef COMEX_SIGNAL_TX_IP2_0X27F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_VEHTOTDISTANCE     \
        {  /*IP2 : IP_VEHTOTDISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41885568u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)24u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_VEHTOTDISTANCE     \

#endif /* COMEX_SIGNAL_TX_IP2_0X27F */

#ifdef COMEX_SIGNAL_TX_IP2_0X27F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_VEHTOTDISTANCEVALID     \
        {  /*IP2 : IP_VEHTOTDISTANCEVALID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)41878992u, \
            /*StartBit */ (uint16)46u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_VEHTOTDISTANCEVALID     \

#endif /* COMEX_SIGNAL_TX_IP2_0X27F */

#ifdef COMEX_SIGNAL_TX_HUT52_0X281

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_AGE     \
        {  /*HUT52 : LR_POSN_AGE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT52, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42016656u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_AGE     \

#endif /* COMEX_SIGNAL_TX_HUT52_0X281 */

#ifdef COMEX_SIGNAL_TX_HUT52_0X281

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_CURLANE     \
        {  /*HUT52 : LR_POSN_CURLANE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT52, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42012080u, \
            /*StartBit */ (uint16)54u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_CURLANE     \

#endif /* COMEX_SIGNAL_TX_HUT52_0X281 */

#ifdef COMEX_SIGNAL_TX_HUT52_0X281

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_CYCCNT     \
        {  /*HUT52 : LR_POSN_CYCCNT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT52, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42009696u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_CYCCNT     \

#endif /* COMEX_SIGNAL_TX_HUT52_0X281 */

#ifdef COMEX_SIGNAL_TX_HUT52_0X281

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_IDX     \
        {  /*HUT52 : LR_POSN_IDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT52, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42010720u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_IDX     \

#endif /* COMEX_SIGNAL_TX_HUT52_0X281 */

#ifdef COMEX_SIGNAL_TX_HUT52_0X281

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_MSGTYP     \
        {  /*HUT52 : LR_POSN_MSGTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT52, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42009264u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_MSGTYP     \

#endif /* COMEX_SIGNAL_TX_HUT52_0X281 */

#ifdef COMEX_SIGNAL_TX_HUT52_0X281

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_OFFSET     \
        {  /*HUT52 : LR_POSN_OFFSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT52, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42010576u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_OFFSET     \

#endif /* COMEX_SIGNAL_TX_HUT52_0X281 */

#ifdef COMEX_SIGNAL_TX_HUT52_0X281

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_PATHIDX     \
        {  /*HUT52 : LR_POSN_PATHIDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT52, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42011616u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_PATHIDX     \

#endif /* COMEX_SIGNAL_TX_HUT52_0X281 */

#ifdef COMEX_SIGNAL_TX_HUT52_0X281

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_POSCONFDC     \
        {  /*HUT52 : LR_POSN_POSCONFDC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT52, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42011888u, \
            /*StartBit */ (uint16)51u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_POSCONFDC     \

#endif /* COMEX_SIGNAL_TX_HUT52_0X281 */

#ifdef COMEX_SIGNAL_TX_HUT52_0X281

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_POSPROBB     \
        {  /*HUT52 : LR_POSN_POSPROBB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT52, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42013520u, \
            /*StartBit */ (uint16)38u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_POSPROBB     \

#endif /* COMEX_SIGNAL_TX_HUT52_0X281 */

#ifdef COMEX_SIGNAL_TX_HUT52_0X281

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_REHEAD     \
        {  /*HUT52 : LR_POSN_REHEAD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT52, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42024832u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_REHEAD     \

#endif /* COMEX_SIGNAL_TX_HUT52_0X281 */

#ifdef COMEX_SIGNAL_TX_HUT52_0X281

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_SPD     \
        {  /*HUT52 : LR_POSN_SPD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT52, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42020752u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_SPD     \

#endif /* COMEX_SIGNAL_TX_HUT52_0X281 */

#ifdef COMEX_SIGNAL_RX_IDC_L3_FD3_0X283

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IDC_L3_FD3_EGOVEHSPD     \
        {  /*IDC_L3_FD3 : EGOVEHSPD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IDC_L3_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42145728u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IDC_L3_FD3_EGOVEHSPD     \

#endif /* COMEX_SIGNAL_RX_IDC_L3_FD3_0X283 */

#ifdef COMEX_SIGNAL_RX_IDC_L3_FD3_0X283

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IDC_L3_FD3_HWP_CHIMEWARN     \
        {  /*IDC_L3_FD3 : HWP_CHIMEWARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IDC_L3_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42142944u, \
            /*StartBit */ (uint16)51u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IDC_L3_FD3_HWP_CHIMEWARN     \

#endif /* COMEX_SIGNAL_RX_IDC_L3_FD3_0X283 */

#ifdef COMEX_SIGNAL_RX_IDC_L3_FD3_0X283

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IDC_L3_FD3_HWP_CRSSPDSETVAL     \
        {  /*IDC_L3_FD3 : HWP_CRSSPDSETVAL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IDC_L3_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42143616u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IDC_L3_FD3_HWP_CRSSPDSETVAL     \

#endif /* COMEX_SIGNAL_RX_IDC_L3_FD3_0X283 */

#ifdef COMEX_SIGNAL_RX_IDC_L3_FD3_0X283

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IDC_L3_FD3_HWP_OPERSTS     \
        {  /*IDC_L3_FD3 : HWP_OPERSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IDC_L3_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42145729u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IDC_L3_FD3_HWP_OPERSTS     \

#endif /* COMEX_SIGNAL_RX_IDC_L3_FD3_0X283 */

#ifdef COMEX_SIGNAL_RX_IDC_L3_FD3_0X283

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IDC_L3_FD3_HWP_OPERSTSDECISION     \
        {  /*IDC_L3_FD3 : HWP_OPERSTSDECISION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IDC_L3_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42145216u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IDC_L3_FD3_HWP_OPERSTSDECISION     \

#endif /* COMEX_SIGNAL_RX_IDC_L3_FD3_0X283 */

#ifdef COMEX_SIGNAL_RX_IDC_L3_FD3_0X283

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IDC_L3_FD3_HWP_SPDMAXLIM     \
        {  /*IDC_L3_FD3 : HWP_SPDMAXLIM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IDC_L3_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42146752u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IDC_L3_FD3_HWP_SPDMAXLIM     \

#endif /* COMEX_SIGNAL_RX_IDC_L3_FD3_0X283 */

#ifdef COMEX_SIGNAL_RX_IDC_L3_FD3_0X283

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IDC_L3_FD3_HWP_TEXTWARN     \
        {  /*IDC_L3_FD3 : HWP_TEXTWARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IDC_L3_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42146753u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IDC_L3_FD3_HWP_TEXTWARN     \

#endif /* COMEX_SIGNAL_RX_IDC_L3_FD3_0X283 */

#ifdef COMEX_SIGNAL_RX_IDC_L3_FD3_0X283

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IDC_L3_FD3_HWP_VEHSPDUNIT     \
        {  /*IDC_L3_FD3 : HWP_VEHSPDUNIT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IDC_L3_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42141232u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IDC_L3_FD3_HWP_VEHSPDUNIT     \

#endif /* COMEX_SIGNAL_RX_IDC_L3_FD3_0X283 */

#ifdef COMEX_SIGNAL_RX_BMS8_0X285

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS8_BMS_BATTHEATRUNAWAY     \
        {  /*BMS8 : BMS_BATTHEATRUNAWAY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42274656u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS8_BMS_BATTHEATRUNAWAY     \

#endif /* COMEX_SIGNAL_RX_BMS8_0X285 */

#ifdef COMEX_SIGNAL_RX_BMS8_0X285

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS8_BMS_DISSOC1     \
        {  /*BMS8 : BMS_DISSOC1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42278784u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS8_BMS_DISSOC1     \

#endif /* COMEX_SIGNAL_RX_BMS8_0X285 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTCAM_WORKSTS     \
        {  /*HAP_FD6 : HAP_RTCAM_WORKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42536800u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTCAM_WORKSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ1_CONFIDENCE     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ1_CONFIDENCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42536384u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ1_CONFIDENCE     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ1_GROUND_POS_X     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ1_GROUND_POS_X */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42538944u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ1_GROUND_POS_X     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ1_GROUND_POS_Y     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ1_GROUND_POS_Y */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42543040u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ1_GROUND_POS_Y     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ1_ID     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ1_ID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42534848u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ1_ID     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ1_TYPE     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ1_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42533616u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ1_TYPE     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ2_CONFIDENCE     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ2_CONFIDENCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42544576u, \
            /*StartBit */ (uint16)91u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ2_CONFIDENCE     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ2_GROUND_POS_X     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ2_GROUND_POS_X */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42555328u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ2_GROUND_POS_X     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ2_GROUND_POS_Y     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ2_GROUND_POS_Y */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42559424u, \
            /*StartBit */ (uint16)103u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ2_GROUND_POS_Y     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ2_ID     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ2_ID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42543041u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ2_ID     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ2_TYPE     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ2_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42537712u, \
            /*StartBit */ (uint16)75u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ2_TYPE     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ3_CONFIDENCE     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ3_CONFIDENCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42552768u, \
            /*StartBit */ (uint16)155u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ3_CONFIDENCE     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ3_GROUND_POS_X     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ3_GROUND_POS_X */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42571712u, \
            /*StartBit */ (uint16)151u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ3_GROUND_POS_X     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ3_GROUND_POS_Y     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ3_GROUND_POS_Y */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42575808u, \
            /*StartBit */ (uint16)167u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ3_GROUND_POS_Y     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ3_ID     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ3_ID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42551232u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ3_ID     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ3_TYPE     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ3_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42541808u, \
            /*StartBit */ (uint16)139u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ3_TYPE     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ4_CONFIDENCE     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ4_CONFIDENCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42560960u, \
            /*StartBit */ (uint16)219u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ4_CONFIDENCE     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ4_GROUND_POS_X     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ4_GROUND_POS_X */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42588096u, \
            /*StartBit */ (uint16)215u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ4_GROUND_POS_X     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ4_GROUND_POS_Y     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ4_GROUND_POS_Y */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42592192u, \
            /*StartBit */ (uint16)231u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ4_GROUND_POS_Y     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ4_ID     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ4_ID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42559425u, \
            /*StartBit */ (uint16)207u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ4_ID     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ4_TYPE     \
        {  /*HAP_FD6 : HAP_RTSIDE_OBJ4_TYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42545904u, \
            /*StartBit */ (uint16)203u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_HAP_RTSIDE_OBJ4_TYPE     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_USS_FLSIDE1_DIST     \
        {  /*HAP_FD6 : USS_FLSIDE1_DIST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42568688u, \
            /*StartBit */ (uint16)279u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_USS_FLSIDE1_DIST     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_USS_FLSIDE1_STATUS     \
        {  /*HAP_FD6 : USS_FLSIDE1_STATUS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42550240u, \
            /*StartBit */ (uint16)271u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_USS_FLSIDE1_STATUS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_USS_FRSIDE1_DIST     \
        {  /*HAP_FD6 : USS_FRSIDE1_DIST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42570736u, \
            /*StartBit */ (uint16)295u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_USS_FRSIDE1_DIST     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_USS_FRSIDE1_STATUS     \
        {  /*HAP_FD6 : USS_FRSIDE1_STATUS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42549984u, \
            /*StartBit */ (uint16)267u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_USS_FRSIDE1_STATUS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_USS_RLSIDE2_DIST     \
        {  /*HAP_FD6 : USS_RLSIDE2_DIST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42569712u, \
            /*StartBit */ (uint16)287u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_USS_RLSIDE2_DIST     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_USS_RLSIDE2_STATUS     \
        {  /*HAP_FD6 : USS_RLSIDE2_STATUS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42550112u, \
            /*StartBit */ (uint16)269u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_USS_RLSIDE2_STATUS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_USS_RRSIDE2_DIST     \
        {  /*HAP_FD6 : USS_RRSIDE2_DIST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42571760u, \
            /*StartBit */ (uint16)303u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_USS_RRSIDE2_DIST     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_HAP_FD6_0X289

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_USS_RRSIDE2_STATUS     \
        {  /*HAP_FD6 : USS_RRSIDE2_STATUS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42549856u, \
            /*StartBit */ (uint16)265u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD6_USS_RRSIDE2_STATUS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD6_0X289 */

#ifdef COMEX_SIGNAL_RX_BCM6_0X28C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM6_VOLSWTERRSTS     \
        {  /*BCM6 : VOLSWTERRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42730960u, \
            /*StartBit */ (uint16)46u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM6_VOLSWTERRSTS     \

#endif /* COMEX_SIGNAL_RX_BCM6_0X28C */

#ifdef COMEX_SIGNAL_RX_BCM6_0X28C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM6_VOLSWTREQ     \
        {  /*BCM6 : VOLSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42730000u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM6_VOLSWTREQ     \

#endif /* COMEX_SIGNAL_RX_BCM6_0X28C */

#ifdef COMEX_SIGNAL_RX_BCM7_0X28D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_PASSSEATWAISTSUPFB     \
        {  /*BCM7 : PASSSEATWAISTSUPFB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42798064u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_PASSSEATWAISTSUPFB     \

#endif /* COMEX_SIGNAL_RX_BCM7_0X28D */

#ifdef COMEX_SIGNAL_RX_BCM7_0X28D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SEATWAISTSUPFB     \
        {  /*BCM7 : SEATWAISTSUPFB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42797360u, \
            /*StartBit */ (uint16)36u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SEATWAISTSUPFB     \

#endif /* COMEX_SIGNAL_RX_BCM7_0X28D */

#ifdef COMEX_SIGNAL_RX_BCM7_0X28D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SECROWLESEATHEATSTS     \
        {  /*BCM7 : SECROWLESEATHEATSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42795744u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SECROWLESEATHEATSTS     \

#endif /* COMEX_SIGNAL_RX_BCM7_0X28D */

#ifdef COMEX_SIGNAL_RX_BCM7_0X28D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SECROWLESEATPOSNMEMSWTFB     \
        {  /*BCM7 : SECROWLESEATPOSNMEMSWTFB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42796528u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SECROWLESEATPOSNMEMSWTFB     \

#endif /* COMEX_SIGNAL_RX_BCM7_0X28D */

#ifdef COMEX_SIGNAL_RX_BCM7_0X28D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SECROWLESEATVENTSTS     \
        {  /*BCM7 : SECROWLESEATVENTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42796000u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SECROWLESEATVENTSTS     \

#endif /* COMEX_SIGNAL_RX_BCM7_0X28D */

#ifdef COMEX_SIGNAL_RX_BCM7_0X28D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SECROWLESEATWAISTSUPFB     \
        {  /*BCM7 : SECROWLESEATWAISTSUPFB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42797872u, \
            /*StartBit */ (uint16)44u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SECROWLESEATWAISTSUPFB     \

#endif /* COMEX_SIGNAL_RX_BCM7_0X28D */

#ifdef COMEX_SIGNAL_RX_BCM7_0X28D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SECROWRISEATHEATSTS     \
        {  /*BCM7 : SECROWRISEATHEATSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42795616u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SECROWRISEATHEATSTS     \

#endif /* COMEX_SIGNAL_RX_BCM7_0X28D */

#ifdef COMEX_SIGNAL_RX_BCM7_0X28D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SECROWRISEATPOSNMEMSWTFB     \
        {  /*BCM7 : SECROWRISEATPOSNMEMSWTFB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42796336u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SECROWRISEATPOSNMEMSWTFB     \

#endif /* COMEX_SIGNAL_RX_BCM7_0X28D */

#ifdef COMEX_SIGNAL_RX_BCM7_0X28D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SECROWRISEATVENTSTS     \
        {  /*BCM7 : SECROWRISEATVENTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42795872u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SECROWRISEATVENTSTS     \

#endif /* COMEX_SIGNAL_RX_BCM7_0X28D */

#ifdef COMEX_SIGNAL_RX_BCM7_0X28D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SECROWRISEATWAISTSUPFB     \
        {  /*BCM7 : SECROWRISEATWAISTSUPFB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42798576u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM7_SECROWRISEATWAISTSUPFB     \

#endif /* COMEX_SIGNAL_RX_BCM7_0X28D */

#ifdef COMEX_SIGNAL_RX_ECM_PT6_0X290

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT6_ENGOILLVL     \
        {  /*ECM_PT6 : ENGOILLVL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM_PT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42999744u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT6_ENGOILLVL     \

#endif /* COMEX_SIGNAL_RX_ECM_PT6_0X290 */

#ifdef COMEX_SIGNAL_RX_ECM_PT6_0X290

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT6_EXHAUSTVOICESTS     \
        {  /*ECM_PT6 : EXHAUSTVOICESTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM_PT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42992912u, \
            /*StartBit */ (uint16)40u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT6_EXHAUSTVOICESTS     \

#endif /* COMEX_SIGNAL_RX_ECM_PT6_0X290 */

#ifdef COMEX_SIGNAL_RX_ECM_PT6_0X290

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT6_FTIVFAULT     \
        {  /*ECM_PT6 : FTIVFAULT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM_PT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42992144u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT6_FTIVFAULT     \

#endif /* COMEX_SIGNAL_RX_ECM_PT6_0X290 */

#ifdef COMEX_SIGNAL_RX_ECM_PT6_0X290

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT6_FUELTANKCAPWARNING     \
        {  /*ECM_PT6 : FUELTANKCAPWARNING */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM_PT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42994848u, \
            /*StartBit */ (uint16)50u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT6_FUELTANKCAPWARNING     \

#endif /* COMEX_SIGNAL_RX_ECM_PT6_0X290 */

#ifdef COMEX_SIGNAL_RX_ECM_PT6_0X290

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT6_PRESSRELIPROGS     \
        {  /*ECM_PT6 : PRESSRELIPROGS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM_PT6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)42994672u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM_PT6_PRESSRELIPROGS     \

#endif /* COMEX_SIGNAL_RX_ECM_PT6_0X290 */

#ifdef COMEX_SIGNAL_TX_IP1_0X293

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP1_IP_CURRTHEME     \
        {  /*IP1 : IP_CURRTHEME */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43189552u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP1_IP_CURRTHEME     \

#endif /* COMEX_SIGNAL_TX_IP1_0X293 */

#ifdef COMEX_SIGNAL_TX_IP1_0X293

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP1_IP_FUELAUXTANKR     \
        {  /*IP1 : IP_FUELAUXTANKR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43198368u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP1_IP_FUELAUXTANKR     \

#endif /* COMEX_SIGNAL_TX_IP1_0X293 */

#ifdef COMEX_SIGNAL_TX_IP1_0X293

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP1_IP_FUELMAINTANKR     \
        {  /*IP1 : IP_FUELMAINTANKR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43192736u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP1_IP_FUELMAINTANKR     \

#endif /* COMEX_SIGNAL_TX_IP1_0X293 */

#ifdef COMEX_SIGNAL_TX_IP1_0X293

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP1_IP_VEHSPDDISP     \
        {  /*IP1 : IP_VEHSPDDISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43192208u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP1_IP_VEHSPDDISP     \

#endif /* COMEX_SIGNAL_TX_IP1_0X293 */

#ifdef COMEX_SIGNAL_TX_IP1_0X293

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP1_IP_VELSPDDISP_MILE     \
        {  /*IP1 : IP_VELSPDDISP_MILE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43201408u, \
            /*StartBit */ (uint16)51u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP1_IP_VELSPDDISP_MILE     \

#endif /* COMEX_SIGNAL_TX_IP1_0X293 */

#ifdef COMEX_SIGNAL_RX_PEPS2_0X295

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS2_PEPS_POWERRLYOUTPSTS     \
        {  /*PEPS2 : PEPS_POWERRLYOUTPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PEPS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43321328u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS2_PEPS_POWERRLYOUTPSTS     \

#endif /* COMEX_SIGNAL_RX_PEPS2_0X295 */

#ifdef COMEX_SIGNAL_RX_PEPS2_0X295

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS2_REMUPGRDMODSYSPOWER     \
        {  /*PEPS2 : REMUPGRDMODSYSPOWER */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PEPS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43321824u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS2_REMUPGRDMODSYSPOWER     \

#endif /* COMEX_SIGNAL_RX_PEPS2_0X295 */

#ifdef COMEX_SIGNAL_RX_PEPS2_0X295

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS2_SYSPOWERMOD     \
        {  /*PEPS2 : SYSPOWERMOD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PEPS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43320288u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS2_SYSPOWERMOD     \

#endif /* COMEX_SIGNAL_RX_PEPS2_0X295 */

#ifdef COMEX_SIGNAL_RX_PEPS2_0X295

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS2_SYSPOWERMODVLD     \
        {  /*PEPS2 : SYSPOWERMODVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PEPS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43319728u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS2_SYSPOWERMODVLD     \

#endif /* COMEX_SIGNAL_RX_PEPS2_0X295 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APA_FUNCSTS     \
        {  /*HAP_FD3 : APA_FUNCSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43533280u, \
            /*StartBit */ (uint16)271u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APA_FUNCSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APA_MENUDISPCTRLCMD     \
        {  /*HAP_FD3 : APA_MENUDISPCTRLCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43551680u, \
            /*StartBit */ (uint16)279u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APA_MENUDISPCTRLCMD     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_FLSIDESNSRFAILSTS     \
        {  /*HAP_FD3 : APS_FLSIDESNSRFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43519696u, \
            /*StartBit */ (uint16)118u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_FLSIDESNSRFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_FRSIDESNSRFAILSTS     \
        {  /*HAP_FD3 : APS_FRSIDESNSRFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43519728u, \
            /*StartBit */ (uint16)119u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_FRSIDESNSRFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJLESIDEAR1     \
        {  /*HAP_FD3 : APS_OBJLESIDEAR1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43527616u, \
            /*StartBit */ (uint16)91u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJLESIDEAR1     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJLESIDEAR2     \
        {  /*HAP_FD3 : APS_OBJLESIDEAR2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43529152u, \
            /*StartBit */ (uint16)103u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJLESIDEAR2     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJLESIDEAR3     \
        {  /*HAP_FD3 : APS_OBJLESIDEAR3 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43528640u, \
            /*StartBit */ (uint16)99u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJLESIDEAR3     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJLESIDEAR4     \
        {  /*HAP_FD3 : APS_OBJLESIDEAR4 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43530176u, \
            /*StartBit */ (uint16)111u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJLESIDEAR4     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJLESIDEAR5     \
        {  /*HAP_FD3 : APS_OBJLESIDEAR5 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43529664u, \
            /*StartBit */ (uint16)107u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJLESIDEAR5     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJRISIDEAR1     \
        {  /*HAP_FD3 : APS_OBJRISIDEAR1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43526080u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJRISIDEAR1     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJRISIDEAR2     \
        {  /*HAP_FD3 : APS_OBJRISIDEAR2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43525568u, \
            /*StartBit */ (uint16)75u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJRISIDEAR2     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJRISIDEAR3     \
        {  /*HAP_FD3 : APS_OBJRISIDEAR3 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43527104u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJRISIDEAR3     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJRISIDEAR4     \
        {  /*HAP_FD3 : APS_OBJRISIDEAR4 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43526592u, \
            /*StartBit */ (uint16)83u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJRISIDEAR4     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJRISIDEAR5     \
        {  /*HAP_FD3 : APS_OBJRISIDEAR5 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43528128u, \
            /*StartBit */ (uint16)95u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_OBJRISIDEAR5     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_RLSIDESNSRFAILSTS     \
        {  /*HAP_FD3 : APS_RLSIDESNSRFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43519632u, \
            /*StartBit */ (uint16)116u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_RLSIDESNSRFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_RRSIDESNSRFAILSTS     \
        {  /*HAP_FD3 : APS_RRSIDESNSRFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43519664u, \
            /*StartBit */ (uint16)117u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_APS_RRSIDESNSRFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_DVRCAMDIRTYSTS     \
        {  /*HAP_FD3 : DVRCAMDIRTYSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43529744u, \
            /*StartBit */ (uint16)432u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_DVRCAMDIRTYSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FADS_FUNCSTS     \
        {  /*HAP_FD3 : FADS_FUNCSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43532896u, \
            /*StartBit */ (uint16)265u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FADS_FUNCSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_AUTOMODSTS     \
        {  /*HAP_FD3 : FPAS_AUTOMODSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43523344u, \
            /*StartBit */ (uint16)232u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_AUTOMODSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_FLCORNRSNSRFAILSTS     \
        {  /*HAP_FD3 : FPAS_FLCORNRSNSRFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43523568u, \
            /*StartBit */ (uint16)239u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_FLCORNRSNSRFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_FLMIDDLSNSRFAILSTS     \
        {  /*HAP_FD3 : FPAS_FLMIDDLSNSRFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43523536u, \
            /*StartBit */ (uint16)238u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_FLMIDDLSNSRFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_FRCORNRSNSRFAILSTS     \
        {  /*HAP_FD3 : FPAS_FRCORNRSNSRFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43523472u, \
            /*StartBit */ (uint16)236u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_FRCORNRSNSRFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_FRMIDDLSNSRFAILSTS     \
        {  /*HAP_FD3 : FPAS_FRMIDDLSNSRFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43523504u, \
            /*StartBit */ (uint16)237u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_FRMIDDLSNSRFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_NEARBRRDSTN     \
        {  /*HAP_FD3 : FPAS_NEARBRRDSTN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43546992u, \
            /*StartBit */ (uint16)242u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_NEARBRRDSTN     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_OBJFLCORNRAR1     \
        {  /*HAP_FD3 : FPAS_OBJFLCORNRAR1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43542464u, \
            /*StartBit */ (uint16)207u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_OBJFLCORNRAR1     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_OBJFLCORNRAR2     \
        {  /*HAP_FD3 : FPAS_OBJFLCORNRAR2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43541952u, \
            /*StartBit */ (uint16)203u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_OBJFLCORNRAR2     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_OBJFLMIDLAR1     \
        {  /*HAP_FD3 : FPAS_OBJFLMIDLAR1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43543488u, \
            /*StartBit */ (uint16)215u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_OBJFLMIDLAR1     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_OBJFLMIDLAR2     \
        {  /*HAP_FD3 : FPAS_OBJFLMIDLAR2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43542976u, \
            /*StartBit */ (uint16)211u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_OBJFLMIDLAR2     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_OBJFRCORNRAR1     \
        {  /*HAP_FD3 : FPAS_OBJFRCORNRAR1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43545536u, \
            /*StartBit */ (uint16)231u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_OBJFRCORNRAR1     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_OBJFRCORNRAR2     \
        {  /*HAP_FD3 : FPAS_OBJFRCORNRAR2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43545024u, \
            /*StartBit */ (uint16)227u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_OBJFRCORNRAR2     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_OBJFRMIDLAR1     \
        {  /*HAP_FD3 : FPAS_OBJFRMIDLAR1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43544512u, \
            /*StartBit */ (uint16)223u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_OBJFRMIDLAR1     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_OBJFRMIDLAR2     \
        {  /*HAP_FD3 : FPAS_OBJFRMIDLAR2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43544000u, \
            /*StartBit */ (uint16)219u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_OBJFRMIDLAR2     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_SOUNDINDCN     \
        {  /*HAP_FD3 : FPAS_SOUNDINDCN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43531744u, \
            /*StartBit */ (uint16)247u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_SOUNDINDCN     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_WORKSTS     \
        {  /*HAP_FD3 : FPAS_WORKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43530976u, \
            /*StartBit */ (uint16)235u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_WORKSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FRNTCAMDIRTYSTS     \
        {  /*HAP_FD3 : FRNTCAMDIRTYSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43530224u, \
            /*StartBit */ (uint16)447u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FRNTCAMDIRTYSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_HAP_TEXTICONDISPCTRL     \
        {  /*HAP_FD3 : HAP_TEXTICONDISPCTRL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43533536u, \
            /*StartBit */ (uint16)275u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_HAP_TEXTICONDISPCTRL     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_HAVP_PROCRA     \
        {  /*HAP_FD3 : HAVP_PROCRA */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43518960u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_HAVP_PROCRA     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_LECAMDIRTYSTS     \
        {  /*HAP_FD3 : LECAMDIRTYSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43530160u, \
            /*StartBit */ (uint16)445u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_LECAMDIRTYSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_MEBWORKSTS     \
        {  /*HAP_FD3 : MEBWORKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43527456u, \
            /*StartBit */ (uint16)180u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_MEBWORKSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_MEB_ENABLESTS     \
        {  /*HAP_FD3 : MEB_ENABLESTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43521616u, \
            /*StartBit */ (uint16)178u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_MEB_ENABLESTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_P2P_FUNCSTS     \
        {  /*HAP_FD3 : P2P_FUNCSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43533152u, \
            /*StartBit */ (uint16)269u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_P2P_FUNCSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_P2P_PROCBAR     \
        {  /*HAP_FD3 : P2P_PROCBAR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43519984u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_P2P_PROCBAR     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RADS_FUNCSTS     \
        {  /*HAP_FD3 : RADS_FUNCSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43533024u, \
            /*StartBit */ (uint16)267u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RADS_FUNCSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_NEARBRRDSTN     \
        {  /*HAP_FD3 : RPAS_NEARBRRDSTN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43519872u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_NEARBRRDSTN     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_OBJRLCORNRAR1     \
        {  /*HAP_FD3 : RPAS_OBJRLCORNRAR1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43537344u, \
            /*StartBit */ (uint16)167u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_OBJRLCORNRAR1     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_OBJRLCORNRAR2     \
        {  /*HAP_FD3 : RPAS_OBJRLCORNRAR2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43536832u, \
            /*StartBit */ (uint16)163u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_OBJRLCORNRAR2     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_OBJRLMIDLAR1     \
        {  /*HAP_FD3 : RPAS_OBJRLMIDLAR1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43536320u, \
            /*StartBit */ (uint16)159u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_OBJRLMIDLAR1     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_OBJRLMIDLAR2     \
        {  /*HAP_FD3 : RPAS_OBJRLMIDLAR2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43535808u, \
            /*StartBit */ (uint16)155u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_OBJRLMIDLAR2     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_OBJRRCORNRAR1     \
        {  /*HAP_FD3 : RPAS_OBJRRCORNRAR1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43534272u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_OBJRRCORNRAR1     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_OBJRRCORNRAR2     \
        {  /*HAP_FD3 : RPAS_OBJRRCORNRAR2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43533760u, \
            /*StartBit */ (uint16)139u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_OBJRRCORNRAR2     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_OBJRRMIDLAR1     \
        {  /*HAP_FD3 : RPAS_OBJRRMIDLAR1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43535296u, \
            /*StartBit */ (uint16)151u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_OBJRRMIDLAR1     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_OBJRRMIDLAR2     \
        {  /*HAP_FD3 : RPAS_OBJRRMIDLAR2 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43534784u, \
            /*StartBit */ (uint16)147u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_OBJRRMIDLAR2     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_RLCORNRSNSRFAILSTS     \
        {  /*HAP_FD3 : RPAS_RLCORNRSNSRFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43521520u, \
            /*StartBit */ (uint16)175u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_RLCORNRSNSRFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_RLMIDDLSNSRFAILSTS     \
        {  /*HAP_FD3 : RPAS_RLMIDDLSNSRFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43521488u, \
            /*StartBit */ (uint16)174u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_RLMIDDLSNSRFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_RRCORNRSNSRFAILSTS     \
        {  /*HAP_FD3 : RPAS_RRCORNRSNSRFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43521424u, \
            /*StartBit */ (uint16)172u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_RRCORNRSNSRFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_RRMIDDLSNSRFAILSTS     \
        {  /*HAP_FD3 : RPAS_RRMIDDLSNSRFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43521456u, \
            /*StartBit */ (uint16)173u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_RRMIDDLSNSRFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_SOUNDINDCN     \
        {  /*HAP_FD3 : RPAS_SOUNDINDCN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43527648u, \
            /*StartBit */ (uint16)183u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_SOUNDINDCN     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_WORKSTS     \
        {  /*HAP_FD3 : RPAS_WORKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43526880u, \
            /*StartBit */ (uint16)171u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RPAS_WORKSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_REARCAMDIRTYSTS     \
        {  /*HAP_FD3 : REARCAMDIRTYSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43530192u, \
            /*StartBit */ (uint16)446u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_REARCAMDIRTYSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RICAMDIRTYSTS     \
        {  /*HAP_FD3 : RICAMDIRTYSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43530128u, \
            /*StartBit */ (uint16)444u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_RICAMDIRTYSTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_SDWACTIVESTS     \
        {  /*HAP_FD3 : SDWACTIVESTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43519504u, \
            /*StartBit */ (uint16)112u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_SDWACTIVESTS     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_HAP_FD3_0X298

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_SDW_SOUNDINDCN     \
        {  /*HAP_FD3 : SDW_SOUNDINDCN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43523296u, \
            /*StartBit */ (uint16)115u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_SDW_SOUNDINDCN     \

#endif /* COMEX_SIGNAL_RX_HAP_FD3_0X298 */

#ifdef COMEX_SIGNAL_RX_AC14_0X299

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC14_FGA_CHAN1LONGTYP     \
        {  /*AC14 : FGA_CHAN1LONGTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC14, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43589552u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC14_FGA_CHAN1LONGTYP     \

#endif /* COMEX_SIGNAL_RX_AC14_0X299 */

#ifdef COMEX_SIGNAL_RX_AC14_0X299

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC14_FGA_CHAN2LONGTYP     \
        {  /*AC14 : FGA_CHAN2LONGTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC14, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43590832u, \
            /*StartBit */ (uint16)36u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC14_FGA_CHAN2LONGTYP     \

#endif /* COMEX_SIGNAL_RX_AC14_0X299 */

#ifdef COMEX_SIGNAL_RX_AC14_0X299

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC14_FGA_CHAN3LONGTYP     \
        {  /*AC14 : FGA_CHAN3LONGTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC14, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43595696u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC14_FGA_CHAN3LONGTYP     \

#endif /* COMEX_SIGNAL_RX_AC14_0X299 */

#ifdef COMEX_SIGNAL_RX_HAP_FD7_0X29B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD7_HAVP_HUT_TEXTDISP     \
        {  /*HAP_FD7 : HAVP_HUT_TEXTDISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43756512u, \
            /*StartBit */ (uint16)343u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD7_HAVP_HUT_TEXTDISP     \

#endif /* COMEX_SIGNAL_RX_HAP_FD7_0X29B */

#ifdef COMEX_SIGNAL_RX_HAP_FD7_0X29B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD7_HAVP_LRNGDST     \
        {  /*HAP_FD7 : HAVP_LRNGDST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43798400u, \
            /*StartBit */ (uint16)335u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD7_HAVP_LRNGDST     \

#endif /* COMEX_SIGNAL_RX_HAP_FD7_0X29B */

#ifdef COMEX_SIGNAL_RX_HAP_FD7_0X29B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD7_HAVP_SCFAIL_INFO     \
        {  /*HAP_FD7 : HAVP_SCFAIL_INFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43757520u, \
            /*StartBit */ (uint16)351u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD7_HAVP_SCFAIL_INFO     \

#endif /* COMEX_SIGNAL_RX_HAP_FD7_0X29B */

#ifdef COMEX_SIGNAL_RX_HAP_FD7_0X29B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD7_PAVP_SCFAIL_INFO     \
        {  /*HAP_FD7 : PAVP_SCFAIL_INFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HAP_FD7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43759568u, \
            /*StartBit */ (uint16)367u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD7_PAVP_SCFAIL_INFO     \

#endif /* COMEX_SIGNAL_RX_HAP_FD7_0X29B */

#ifdef COMEX_SIGNAL_RX_AC1_0X29D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_ACAIUENASTS     \
        {  /*AC1 : ACAIUENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43844752u, \
            /*StartBit */ (uint16)36u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_ACAIUENASTS     \

#endif /* COMEX_SIGNAL_RX_AC1_0X29D */

#ifdef COMEX_SIGNAL_RX_AC1_0X29D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_ACAQSENASTS     \
        {  /*AC1 : ACAQSENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43844112u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_ACAQSENASTS     \

#endif /* COMEX_SIGNAL_RX_AC1_0X29D */

#ifdef COMEX_SIGNAL_RX_AC1_0X29D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_ACDRVAIRDISTRIMOD     \
        {  /*AC1 : ACDRVAIRDISTRIMOD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43845104u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_ACDRVAIRDISTRIMOD     \

#endif /* COMEX_SIGNAL_RX_AC1_0X29D */

#ifdef COMEX_SIGNAL_RX_AC1_0X29D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_ACDRVTEMPSTEPLESSSETENASTS     \
        {  /*AC1 : ACDRVTEMPSTEPLESSSETENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43844400u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_ACDRVTEMPSTEPLESSSETENASTS     \

#endif /* COMEX_SIGNAL_RX_AC1_0X29D */

#ifdef COMEX_SIGNAL_RX_AC1_0X29D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_ACEEMSTS     \
        {  /*AC1 : ACEEMSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43851712u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_ACEEMSTS     \

#endif /* COMEX_SIGNAL_RX_AC1_0X29D */

#ifdef COMEX_SIGNAL_RX_AC1_0X29D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_ACFRNTPASSTEMPSTEPLESSSETENASTS     \
        {  /*AC1 : ACFRNTPASSTEMPSTEPLESSSETENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43844368u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_ACFRNTPASSTEMPSTEPLESSSETENASTS     \

#endif /* COMEX_SIGNAL_RX_AC1_0X29D */

#ifdef COMEX_SIGNAL_RX_AC1_0X29D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_ACOPERMOD     \
        {  /*AC1 : ACOPERMOD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43846128u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_ACOPERMOD     \

#endif /* COMEX_SIGNAL_RX_AC1_0X29D */

#ifdef COMEX_SIGNAL_RX_AC1_0X29D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_ACSTEPLESSSPDSETENASTS     \
        {  /*AC1 : ACSTEPLESSSPDSETENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43844208u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_ACSTEPLESSSPDSETENASTS     \

#endif /* COMEX_SIGNAL_RX_AC1_0X29D */

#ifdef COMEX_SIGNAL_RX_AC1_0X29D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_INCARTEMP     \
        {  /*AC1 : INCARTEMP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43847552u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_INCARTEMP     \

#endif /* COMEX_SIGNAL_RX_AC1_0X29D */

#ifdef COMEX_SIGNAL_RX_AC1_0X29D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_NATURALWINDSTS     \
        {  /*AC1 : NATURALWINDSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43845136u, \
            /*StartBit */ (uint16)48u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC1_NATURALWINDSTS     \

#endif /* COMEX_SIGNAL_RX_AC1_0X29D */

#ifdef COMEX_SIGNAL_RX_BCM8_0X29F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_ADJVOLSWTERRSTS     \
        {  /*BCM8 : ADJVOLSWTERRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43976800u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_ADJVOLSWTERRSTS     \

#endif /* COMEX_SIGNAL_RX_BCM8_0X29F */

#ifdef COMEX_SIGNAL_RX_BCM8_0X29F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_ADJVOLSWTSTS     \
        {  /*BCM8 : ADJVOLSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43979744u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_ADJVOLSWTSTS     \

#endif /* COMEX_SIGNAL_RX_BCM8_0X29F */

#ifdef COMEX_SIGNAL_RX_BCM8_0X29F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_ADJVOLSWTSYNC     \
        {  /*BCM8 : ADJVOLSWTSYNC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43976688u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_ADJVOLSWTSYNC     \

#endif /* COMEX_SIGNAL_RX_BCM8_0X29F */

#ifdef COMEX_SIGNAL_RX_BCM8_0X29F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_DRIVINGMODREQ     \
        {  /*BCM8 : DRIVINGMODREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43977152u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_DRIVINGMODREQ     \

#endif /* COMEX_SIGNAL_RX_BCM8_0X29F */

#ifdef COMEX_SIGNAL_RX_BCM8_0X29F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_DRVASSTSWTERRSTS     \
        {  /*BCM8 : DRVASSTSWTERRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43974992u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_DRVASSTSWTERRSTS     \

#endif /* COMEX_SIGNAL_RX_BCM8_0X29F */

#ifdef COMEX_SIGNAL_RX_BCM8_0X29F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_DRVASSTSWTREQ     \
        {  /*BCM8 : DRVASSTSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43976208u, \
            /*StartBit */ (uint16)48u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_DRVASSTSWTREQ     \

#endif /* COMEX_SIGNAL_RX_BCM8_0X29F */

#ifdef COMEX_SIGNAL_RX_BCM8_0X29F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_KL30BRELAYSTS     \
        {  /*BCM8 : KL30BRELAYSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43976624u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_KL30BRELAYSTS     \

#endif /* COMEX_SIGNAL_RX_BCM8_0X29F */

#ifdef COMEX_SIGNAL_RX_BCM8_0X29F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_PASWORKCMD     \
        {  /*BCM8 : PASWORKCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43974928u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_PASWORKCMD     \

#endif /* COMEX_SIGNAL_RX_BCM8_0X29F */

#ifdef COMEX_SIGNAL_RX_BCM8_0X29F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_RVIEWMIRRORSTS     \
        {  /*BCM8 : RVIEWMIRRORSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43976080u, \
            /*StartBit */ (uint16)44u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_RVIEWMIRRORSTS     \

#endif /* COMEX_SIGNAL_RX_BCM8_0X29F */

#ifdef COMEX_SIGNAL_RX_BCM8_0X29F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_REMOTEMODSTS     \
        {  /*BCM8 : REMOTEMODSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43974960u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_REMOTEMODSTS     \

#endif /* COMEX_SIGNAL_RX_BCM8_0X29F */

#ifdef COMEX_SIGNAL_RX_BCM8_0X29F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_WIPRREQ_F_PBOX     \
        {  /*BCM8 : WIPRREQ_F_PBOX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)43977968u, \
            /*StartBit */ (uint16)51u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM8_WIPRREQ_F_PBOX     \

#endif /* COMEX_SIGNAL_RX_BCM8_0X29F */

#ifdef COMEX_SIGNAL_RX_BCM14_0X2A3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM14_DRVSEATHEATSTS_NINE     \
        {  /*BCM14 : DRVSEATHEATSTS_NINE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM14, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44241856u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM14_DRVSEATHEATSTS_NINE     \

#endif /* COMEX_SIGNAL_RX_BCM14_0X2A3 */

#ifdef COMEX_SIGNAL_RX_BCM14_0X2A3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM14_PASSSEATHEATSTS_NINE     \
        {  /*BCM14 : PASSSEATHEATSTS_NINE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM14, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44241344u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM14_PASSSEATHEATSTS_NINE     \

#endif /* COMEX_SIGNAL_RX_BCM14_0X2A3 */

#ifdef COMEX_SIGNAL_RX_BCM14_0X2A3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM14_SECROWLESEATHEATSTS_NINE     \
        {  /*BCM14 : SECROWLESEATHEATSTS_NINE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM14, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44242880u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM14_SECROWLESEATHEATSTS_NINE     \

#endif /* COMEX_SIGNAL_RX_BCM14_0X2A3 */

#ifdef COMEX_SIGNAL_RX_BCM14_0X2A3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM14_SECROWRISEATHEATSTS_NINE     \
        {  /*BCM14 : SECROWRISEATHEATSTS_NINE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM14, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44242368u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM14_SECROWRISEATHEATSTS_NINE     \

#endif /* COMEX_SIGNAL_RX_BCM14_0X2A3 */

#ifdef COMEX_SIGNAL_RX_BCM13_0X2A7

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM13_RAINSHEDSTS_R     \
        {  /*BCM13 : RAINSHEDSTS_R */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44500048u, \
            /*StartBit */ (uint16)34u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM13_RAINSHEDSTS_R     \

#endif /* COMEX_SIGNAL_RX_BCM13_0X2A7 */

#ifdef COMEX_SIGNAL_RX_EEM1_0X2A8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EEM1_DYN_PWRSV_LVL     \
        {  /*EEM1 : DYN_PWRSV_LVL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EEM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44566000u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EEM1_DYN_PWRSV_LVL     \

#endif /* COMEX_SIGNAL_RX_EEM1_0X2A8 */

#ifdef COMEX_SIGNAL_RX_EEM1_0X2A8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EEM1_LVPWRSYSERR     \
        {  /*EEM1 : LVPWRSYSERR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EEM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44566112u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EEM1_LVPWRSYSERR     \

#endif /* COMEX_SIGNAL_RX_EEM1_0X2A8 */

#ifdef COMEX_SIGNAL_RX_EEM1_0X2A8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EEM1_STAT_PWRSV_LVL     \
        {  /*EEM1 : STAT_PWRSV_LVL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EEM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44564912u, \
            /*StartBit */ (uint16)6u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EEM1_STAT_PWRSV_LVL     \

#endif /* COMEX_SIGNAL_RX_EEM1_0X2A8 */

#ifdef COMEX_SIGNAL_RX_EEM1_0X2A8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EEM1_TRANPMODE_STS     \
        {  /*EEM1 : TRANPMODE_STS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EEM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44564720u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EEM1_TRANPMODE_STS     \

#endif /* COMEX_SIGNAL_RX_EEM1_0X2A8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_EGOSTATUS     \
        {  /*ACC_FD2 : ACC_EGOSTATUS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44779296u, \
            /*StartBit */ (uint16)284u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_EGOSTATUS     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_FCTSTS     \
        {  /*ACC_FD2 : ACC_FCTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44770464u, \
            /*StartBit */ (uint16)146u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_FCTSTS     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_INTERSYSINFODISP     \
        {  /*ACC_FD2 : ACC_INTERSYSINFODISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44779216u, \
            /*StartBit */ (uint16)141u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_INTERSYSINFODISP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETARGRTDECTION     \
        {  /*ACC_FD2 : ACC_LETARGRTDECTION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44783328u, \
            /*StartBit */ (uint16)347u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETARGRTDECTION     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETARGRT_02_DETN     \
        {  /*ACC_FD2 : ACC_LETARGRT_02_DETN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44762912u, \
            /*StartBit */ (uint16)28u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETARGRT_02_DETN     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETGTDX     \
        {  /*ACC_FD2 : ACC_LETGTDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44849040u, \
            /*StartBit */ (uint16)343u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETGTDX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETGTDY     \
        {  /*ACC_FD2 : ACC_LETGTDY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44846976u, \
            /*StartBit */ (uint16)335u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETGTDY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETGTHEADING     \
        {  /*ACC_FD2 : ACC_LETGTHEADING */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44813280u, \
            /*StartBit */ (uint16)407u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETGTHEADING     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETGTTYP     \
        {  /*ACC_FD2 : ACC_LETGTTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44783536u, \
            /*StartBit */ (uint16)350u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETGTTYP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETGT_02_DX     \
        {  /*ACC_FD2 : ACC_LETGT_02_DX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44763280u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETGT_02_DX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETGT_02_DY     \
        {  /*ACC_FD2 : ACC_LETGT_02_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44763120u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETGT_02_DY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETGT_02_TYP     \
        {  /*ACC_FD2 : ACC_LETGT_02_TYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44763121u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETGT_02_TYP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETGTFUSION     \
        {  /*ACC_FD2 : ACC_LETGTFUSION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44773648u, \
            /*StartBit */ (uint16)392u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_LETGTFUSION     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_MODDISP     \
        {  /*ACC_FD2 : ACC_MODDISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44780496u, \
            /*StartBit */ (uint16)151u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_MODDISP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_OBJDETECTE     \
        {  /*ACC_FD2 : ACC_OBJDETECTE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44765680u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_OBJDETECTE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_POTENTIALTGTDETN     \
        {  /*ACC_FD2 : ACC_POTENTIALTGTDETN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44780896u, \
            /*StartBit */ (uint16)309u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_POTENTIALTGTDETN     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_POTENTIALTGTDX     \
        {  /*ACC_FD2 : ACC_POTENTIALTGTDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44832656u, \
            /*StartBit */ (uint16)279u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_POTENTIALTGTDX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_POTENTIALTGTDY     \
        {  /*ACC_FD2 : ACC_POTENTIALTGTDY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44830592u, \
            /*StartBit */ (uint16)271u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_POTENTIALTGTDY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_POTENTIALTGTHEADING     \
        {  /*ACC_FD2 : ACC_POTENTIALTGTHEADING */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44813536u, \
            /*StartBit */ (uint16)409u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_POTENTIALTGTHEADING     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_POTENTIALTGTTYP     \
        {  /*ACC_FD2 : ACC_POTENTIALTGTTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44780784u, \
            /*StartBit */ (uint16)307u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_POTENTIALTGTTYP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_POTENTIALTGTFUSION     \
        {  /*ACC_FD2 : ACC_POTENTIALTGTFUSION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44773904u, \
            /*StartBit */ (uint16)400u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_POTENTIALTGTFUSION     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITARGRTDETN     \
        {  /*ACC_FD2 : ACC_RITARGRTDETN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44783200u, \
            /*StartBit */ (uint16)345u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITARGRTDETN     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITARGRT_02_DETN     \
        {  /*ACC_FD2 : ACC_RITARGRT_02_DETN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44762784u, \
            /*StartBit */ (uint16)26u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITARGRT_02_DETN     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITGTDX     \
        {  /*ACC_FD2 : ACC_RITGTDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44855184u, \
            /*StartBit */ (uint16)367u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITGTDX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITGTDY     \
        {  /*ACC_FD2 : ACC_RITGTDY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44853120u, \
            /*StartBit */ (uint16)359u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITGTDY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITGTHEADING     \
        {  /*ACC_FD2 : ACC_RITGTHEADING */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44814304u, \
            /*StartBit */ (uint16)415u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITGTHEADING     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITGTTYP     \
        {  /*ACC_FD2 : ACC_RITGTTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44785072u, \
            /*StartBit */ (uint16)374u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITGTTYP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITGT_02_DX     \
        {  /*ACC_FD2 : ACC_RITGT_02_DX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44767376u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITGT_02_DX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITGT_02_DY     \
        {  /*ACC_FD2 : ACC_RITGT_02_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44768240u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITGT_02_DY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITGT_02_TYP     \
        {  /*ACC_FD2 : ACC_RITGT_02_TYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44765168u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITGT_02_TYP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITGTFUSION     \
        {  /*ACC_FD2 : ACC_RITGTFUSION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44773936u, \
            /*StartBit */ (uint16)401u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RITGTFUSION     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RLVTGTDETN     \
        {  /*ACC_FD2 : ACC_RLVTGTDETN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44779424u, \
            /*StartBit */ (uint16)286u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RLVTGTDETN     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RLVTGTDX     \
        {  /*ACC_FD2 : ACC_RLVTGTDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44838800u, \
            /*StartBit */ (uint16)303u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RLVTGTDX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RLVTGTDY     \
        {  /*ACC_FD2 : ACC_RLVTGTDY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44836736u, \
            /*StartBit */ (uint16)295u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RLVTGTDY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RLVTGTHEADING     \
        {  /*ACC_FD2 : ACC_RLVTGTHEADING */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44812128u, \
            /*StartBit */ (uint16)398u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RLVTGTHEADING     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RLVTGTTYP     \
        {  /*ACC_FD2 : ACC_RLVTGTTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44779184u, \
            /*StartBit */ (uint16)282u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RLVTGTTYP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RLVTGTFUSION     \
        {  /*ACC_FD2 : ACC_RLVTGTFUSION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44773872u, \
            /*StartBit */ (uint16)399u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_RLVTGTFUSION     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_SPDSETVALUE     \
        {  /*ACC_FD2 : ACC_SPDSETVALUE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44808064u, \
            /*StartBit */ (uint16)183u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_SPDSETVALUE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_TAKEOVERREQ     \
        {  /*ACC_FD2 : ACC_TAKEOVERREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44765648u, \
            /*StartBit */ (uint16)142u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_TAKEOVERREQ     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_TGTOBJBARDISP     \
        {  /*ACC_FD2 : ACC_TGTOBJBARDISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44771312u, \
            /*StartBit */ (uint16)159u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_TGTOBJBARDISP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_TIMEGAPSET     \
        {  /*ACC_FD2 : ACC_TIMEGAPSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44772016u, \
            /*StartBit */ (uint16)170u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ACC_TIMEGAPSET     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ALC_INTERSYSINFODISP     \
        {  /*ACC_FD2 : ALC_INTERSYSINFODISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44769248u, \
            /*StartBit */ (uint16)127u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ALC_INTERSYSINFODISP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ALC_RESP     \
        {  /*ACC_FD2 : ALC_RESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44763440u, \
            /*StartBit */ (uint16)73u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ALC_RESP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_CRUCHA_MODDISP     \
        {  /*ACC_FD2 : CRUCHA_MODDISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44782528u, \
            /*StartBit */ (uint16)167u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_CRUCHA_MODDISP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_CRUCHAR_INTERSYSINFODISP     \
        {  /*ACC_FD2 : CRUCHAR_INTERSYSINFODISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44785600u, \
            /*StartBit */ (uint16)191u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_CRUCHAR_INTERSYSINFODISP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_HWA_INTERSYSINFODISP     \
        {  /*ACC_FD2 : HWA_INTERSYSINFODISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44787136u, \
            /*StartBit */ (uint16)203u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_HWA_INTERSYSINFODISP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_HWA_LANECHANGE     \
        {  /*ACC_FD2 : HWA_LANECHANGE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44774752u, \
            /*StartBit */ (uint16)213u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_HWA_LANECHANGE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_HWA_LANECHANGEREQ     \
        {  /*ACC_FD2 : HWA_LANECHANGEREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44775408u, \
            /*StartBit */ (uint16)223u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_HWA_LANECHANGEREQ     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_HWA_MODDISP     \
        {  /*ACC_FD2 : HWA_MODDISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44787648u, \
            /*StartBit */ (uint16)207u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_HWA_MODDISP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_HWA_RESP     \
        {  /*ACC_FD2 : HWA_RESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44763568u, \
            /*StartBit */ (uint16)77u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_HWA_RESP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_HWA_SNVTYSET_RESP     \
        {  /*ACC_FD2 : HWA_SNVTYSET_RESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44765984u, \
            /*StartBit */ (uint16)76u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_HWA_SNVTYSET_RESP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_HWA_WARNING     \
        {  /*ACC_FD2 : HWA_WARNING */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44775008u, \
            /*StartBit */ (uint16)217u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_HWA_WARNING     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ICA_HANDSOFFRESP     \
        {  /*ACC_FD2 : ICA_HANDSOFFRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44763600u, \
            /*StartBit */ (uint16)78u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ICA_HANDSOFFRESP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ISL_INTERSYSINFODISP     \
        {  /*ACC_FD2 : ISL_INTERSYSINFODISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44772128u, \
            /*StartBit */ (uint16)172u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ISL_INTERSYSINFODISP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ISL_RESP     \
        {  /*ACC_FD2 : ISL_RESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44763632u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_ISL_RESP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_DECELTOSTOPREQ_DVR     \
        {  /*ACC_FD2 : LONGCTRL_DECELTOSTOPREQ_DVR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44764912u, \
            /*StartBit */ (uint16)119u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_DECELTOSTOPREQ_DVR     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_DECEL_REQVALUE_DVR     \
        {  /*ACC_FD2 : LONGCTRL_DECEL_REQVALUE_DVR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44789632u, \
            /*StartBit */ (uint16)111u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_DECEL_REQVALUE_DVR     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_DECEL_REQ_DVR     \
        {  /*ACC_FD2 : LONGCTRL_DECEL_REQ_DVR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44763696u, \
            /*StartBit */ (uint16)81u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_DECEL_REQ_DVR     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_DRVOFF_REQ_DVR     \
        {  /*ACC_FD2 : LONGCTRL_DRVOFF_REQ_DVR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44763856u, \
            /*StartBit */ (uint16)86u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_DRVOFF_REQ_DVR     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_ENGTRQREQACTIVE_DVR     \
        {  /*ACC_FD2 : LONGCTRL_ENGTRQREQACTIVE_DVR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44763664u, \
            /*StartBit */ (uint16)80u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_ENGTRQREQACTIVE_DVR     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_ENGTRQREQ_DVR     \
        {  /*ACC_FD2 : LONGCTRL_ENGTRQREQ_DVR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44809984u, \
            /*StartBit */ (uint16)95u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_ENGTRQREQ_DVR     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_HCUTRQREQACTIVE_DVR     \
        {  /*ACC_FD2 : LONGCTRL_HCUTRQREQACTIVE_DVR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44764816u, \
            /*StartBit */ (uint16)116u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_HCUTRQREQACTIVE_DVR     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_HCUTRQREQ_DVR     \
        {  /*ACC_FD2 : LONGCTRL_HCUTRQREQ_DVR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44879616u, \
            /*StartBit */ (uint16)231u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_HCUTRQREQ_DVR     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_HAZACTV     \
        {  /*ACC_FD2 : LONGCTRL_HAZACTV */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44771104u, \
            /*StartBit */ (uint16)156u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_HAZACTV     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_MODSTS_DVR     \
        {  /*ACC_FD2 : LONGCTRL_MODSTS_DVR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44772032u, \
            /*StartBit */ (uint16)85u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_MODSTS_DVR     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_PARKSHIFTREQ_DVR     \
        {  /*ACC_FD2 : LONGCTRL_PARKSHIFTREQ_DVR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44768672u, \
            /*StartBit */ (uint16)118u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_PARKSHIFTREQ_DVR     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_VEHHLDREQ_DVR     \
        {  /*ACC_FD2 : LONGCTRL_VEHHLDREQ_DVR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44763888u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_VEHHLDREQ_DVR     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_WHEELTRQREQACTIVE_DVR     \
        {  /*ACC_FD2 : LONGCTRL_WHEELTRQREQACTIVE_DVR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44764817u, \
            /*StartBit */ (uint16)116u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_WHEELTRQREQACTIVE_DVR     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_WHEELTRQREQ_DVR     \
        {  /*ACC_FD2 : LONGCTRL_WHEELTRQREQ_DVR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44879617u, \
            /*StartBit */ (uint16)231u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_LONGCTRL_WHEELTRQREQ_DVR     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_REQUEST_DRIVEOFF     \
        {  /*ACC_FD2 : REQUEST_DRIVEOFF */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44785648u, \
            /*StartBit */ (uint16)383u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_REQUEST_DRIVEOFF     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_TJA_ACC_SELSTS     \
        {  /*ACC_FD2 : TJA_ACC_SELSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44770992u, \
            /*StartBit */ (uint16)154u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_TJA_ACC_SELSTS     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_TJA_ICA_INTERSYSINFODISP     \
        {  /*ACC_FD2 : TJA_ICA_INTERSYSINFODISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44771568u, \
            /*StartBit */ (uint16)163u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_TJA_ICA_INTERSYSINFODISP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_TJA_ICA_MODDISP     \
        {  /*ACC_FD2 : TJA_ICA_MODDISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44772336u, \
            /*StartBit */ (uint16)175u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_TJA_ICA_MODDISP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_TARGETCUTINPRO     \
        {  /*ACC_FD2 : TARGETCUTINPRO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44814816u, \
            /*StartBit */ (uint16)419u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_TARGETCUTINPRO     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_RX_ACC_FD2_0X2AB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_TARGETCUTOUTPRO     \
        {  /*ACC_FD2 : TARGETCUTOUTPRO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)44816096u, \
            /*StartBit */ (uint16)429u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD2_TARGETCUTOUTPRO     \

#endif /* COMEX_SIGNAL_RX_ACC_FD2_0X2AB */

#ifdef COMEX_SIGNAL_TX_HUT27_0X2B2

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT27_EXPERTMODREQ_HUT_HCU     \
        {  /*HUT27 : EXPERTMODREQ_HUT_HCU */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT27, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45223840u, \
            /*StartBit */ (uint16)62u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT27_EXPERTMODREQ_HUT_HCU     \

#endif /* COMEX_SIGNAL_TX_HUT27_0X2B2 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJAX     \
        {  /*ACC_FD3 : AEBJAOBJAX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45394336u, \
            /*StartBit */ (uint16)169u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJAX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJAY     \
        {  /*ACC_FD3 : AEBJAOBJAY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45404064u, \
            /*StartBit */ (uint16)207u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJAY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJCNTALIVE     \
        {  /*ACC_FD3 : AEBJAOBJCNTALIVE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45387712u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJCNTALIVE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJDX     \
        {  /*ACC_FD3 : AEBJAOBJDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45376448u, \
            /*StartBit */ (uint16)99u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJDX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJDY     \
        {  /*ACC_FD3 : AEBJAOBJDY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45388720u, \
            /*StartBit */ (uint16)147u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJDY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJEXIST     \
        {  /*ACC_FD3 : AEBJAOBJEXIST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45362144u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJEXIST     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJID     \
        {  /*ACC_FD3 : AEBJAOBJID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45371264u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJID     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJOBSTCL     \
        {  /*ACC_FD3 : AEBJAOBJOBSTCL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45370448u, \
            /*StartBit */ (uint16)152u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJOBSTCL     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJSTATE     \
        {  /*ACC_FD3 : AEBJAOBJSTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45359088u, \
            /*StartBit */ (uint16)127u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJSTATE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJVIDEOCFMD     \
        {  /*ACC_FD3 : AEBJAOBJVIDEOCFMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45353520u, \
            /*StartBit */ (uint16)81u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJVIDEOCFMD     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJVX     \
        {  /*ACC_FD3 : AEBJAOBJVX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45375424u, \
            /*StartBit */ (uint16)95u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJVX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJVY     \
        {  /*ACC_FD3 : AEBJAOBJVY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45392800u, \
            /*StartBit */ (uint16)163u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEBJAOBJVY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_LECYCLISTDY     \
        {  /*ACC_FD3 : AEB_LECYCLISTDY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45358976u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_LECYCLISTDY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_LECYCLIST_COLLISIONPROB     \
        {  /*ACC_FD3 : AEB_LECYCLIST_COLLISIONPROB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45352880u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_LECYCLIST_COLLISIONPROB     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_LEPEDDETN     \
        {  /*ACC_FD3 : AEB_LEPEDDETN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45353568u, \
            /*StartBit */ (uint16)41u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_LEPEDDETN     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_LEPEDDY     \
        {  /*ACC_FD3 : AEB_LEPEDDY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45354880u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_LEPEDDY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_LEPEDTYP     \
        {  /*ACC_FD3 : AEB_LEPEDTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45354480u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_LEPEDTYP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_LEPED_COLLISIONPROB     \
        {  /*ACC_FD3 : AEB_LEPED_COLLISIONPROB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45352944u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_LEPED_COLLISIONPROB     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_RICYCLISTDY     \
        {  /*ACC_FD3 : AEB_RICYCLISTDY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45361024u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_RICYCLISTDY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_RICYCLIST_COLLISIONPROB     \
        {  /*ACC_FD3 : AEB_RICYCLIST_COLLISIONPROB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45352848u, \
            /*StartBit */ (uint16)60u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_RICYCLIST_COLLISIONPROB     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_RIPEDDETN     \
        {  /*ACC_FD3 : AEB_RIPEDDETN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45354080u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_RIPEDDETN     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_RIPEDDY     \
        {  /*ACC_FD3 : AEB_RIPEDDY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45356928u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_RIPEDDY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_RIPEDTYP     \
        {  /*ACC_FD3 : AEB_RIPEDTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45354288u, \
            /*StartBit */ (uint16)52u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_RIPEDTYP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_RIPED_COLLISIONPROB     \
        {  /*ACC_FD3 : AEB_RIPED_COLLISIONPROB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45352912u, \
            /*StartBit */ (uint16)62u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_AEB_RIPED_COLLISIONPROB     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_FCWAEB_JATTC     \
        {  /*ACC_FD3 : FCWAEB_JATTC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45382624u, \
            /*StartBit */ (uint16)247u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_FCWAEB_JATTC     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_FCWAEB_CROSSINGTTC     \
        {  /*ACC_FD3 : FCWAEB_CROSSINGTTC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45399008u, \
            /*StartBit */ (uint16)375u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_FCWAEB_CROSSINGTTC     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_FCWAEB_LONGTTC     \
        {  /*ACC_FD3 : FCWAEB_LONGTTC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45397728u, \
            /*StartBit */ (uint16)365u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_FCWAEB_LONGTTC     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJAX     \
        {  /*ACC_FD3 : JAPEDOBJAX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45436832u, \
            /*StartBit */ (uint16)335u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJAX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJAY     \
        {  /*ACC_FD3 : JAPEDOBJAY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45428128u, \
            /*StartBit */ (uint16)301u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJAY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJCNTALIVE     \
        {  /*ACC_FD3 : JAPEDOBJCNTALIVE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45421504u, \
            /*StartBit */ (uint16)275u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJCNTALIVE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJDX     \
        {  /*ACC_FD3 : JAPEDOBJDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45409472u, \
            /*StartBit */ (uint16)228u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJDX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJDY     \
        {  /*ACC_FD3 : JAPEDOBJDY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45408176u, \
            /*StartBit */ (uint16)223u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJDY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJEXIST     \
        {  /*ACC_FD3 : JAPEDOBJEXIST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45357024u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJEXIST     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJID     \
        {  /*ACC_FD3 : JAPEDOBJID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45381504u, \
            /*StartBit */ (uint16)119u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJID     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJOBSTCL     \
        {  /*ACC_FD3 : JAPEDOBJOBSTCL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45378256u, \
            /*StartBit */ (uint16)213u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJOBSTCL     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJSTATE     \
        {  /*ACC_FD3 : JAPEDOBJSTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45363184u, \
            /*StartBit */ (uint16)191u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJSTATE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJVIDEOCFMD     \
        {  /*ACC_FD3 : JAPEDOBJVIDEOCFMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45353488u, \
            /*StartBit */ (uint16)80u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJVIDEOCFMD     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJVX     \
        {  /*ACC_FD3 : JAPEDOBJVX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45420480u, \
            /*StartBit */ (uint16)271u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJVX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJVY     \
        {  /*ACC_FD3 : JAPEDOBJVY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45426592u, \
            /*StartBit */ (uint16)295u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_JAPEDOBJVY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_NOH_ACT_RESP     \
        {  /*ACC_FD3 : NOH_ACT_RESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45362736u, \
            /*StartBit */ (uint16)369u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_NOH_ACT_RESP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_NOH_DISTTOEXIT     \
        {  /*ACC_FD3 : NOH_DISTTOEXIT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45440960u, \
            /*StartBit */ (uint16)351u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_NOH_DISTTOEXIT     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_NOH_STS     \
        {  /*ACC_FD3 : NOH_STS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45396416u, \
            /*StartBit */ (uint16)355u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_NOH_STS     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_NOH_SWT_RESP     \
        {  /*ACC_FD3 : NOH_SWT_RESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45362704u, \
            /*StartBit */ (uint16)368u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_NOH_SWT_RESP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_RX_ACC_FD3_0X2B4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_NOH_SYSINFODISPLAY     \
        {  /*ACC_FD3 : NOH_SYSINFODISPLAY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45400000u, \
            /*StartBit */ (uint16)383u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD3_NOH_SYSINFODISPLAY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD3_0X2B4 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_AVM_DISPSTS     \
        {  /*HUT26 : AVM_DISPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT26, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45482512u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_AVM_DISPSTS     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_FRNTOCCPTSTS     \
        {  /*HUT26 : FRNTOCCPTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT26, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45484640u, \
            /*StartBit */ (uint16)41u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_FRNTOCCPTSTS     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_PASSSEATADJMTSWT_HUT     \
        {  /*HUT26 : PASSSEATADJMTSWT_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT26, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45487040u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_PASSSEATADJMTSWT_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLBKRSTSWT_HUT     \
        {  /*HUT26 : RLBKRSTSWT_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT26, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45483488u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLBKRSTSWT_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLLEGSUPPORTANGSET     \
        {  /*HUT26 : RLLEGSUPPORTANGSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT26, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45482976u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLLEGSUPPORTANGSET     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLLEGSUPPORTLENSET     \
        {  /*HUT26 : RLLEGSUPPORTLENSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT26, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45482848u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLLEGSUPPORTLENSET     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLRSTSWT_HUT     \
        {  /*HUT26 : RLRSTSWT_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT26, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45482608u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLRSTSWT_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLSEATFLANKADJMTSWT_HUT     \
        {  /*HUT26 : RLSEATFLANKADJMTSWT_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT26, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45485040u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLSEATFLANKADJMTSWT_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLSEATPOSNADJMTSWT     \
        {  /*HUT26 : RLSEATPOSNADJMTSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT26, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45486016u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLSEATPOSNADJMTSWT     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RRLEGSUPPORTANGSET     \
        {  /*HUT26 : RRLEGSUPPORTANGSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT26, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45482720u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RRLEGSUPPORTANGSET     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RRLEGSUPPORTLENSET     \
        {  /*HUT26 : RRLEGSUPPORTLENSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT26, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45482592u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RRLEGSUPPORTLENSET     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RRRSTSWT_HUT     \
        {  /*HUT26 : RRRSTSWT_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT26, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45482576u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RRRSTSWT_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RRSEATFLANKADJMTSWT_HUT     \
        {  /*HUT26 : RRSEATFLANKADJMTSWT_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT26, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45484848u, \
            /*StartBit */ (uint16)44u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RRSEATFLANKADJMTSWT_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RRSEATPOSNADJMTSWT     \
        {  /*HUT26 : RRSEATPOSNADJMTSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT26, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45485504u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RRSEATPOSNADJMTSWT     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_REARSEATLIEFLATONEBTN     \
        {  /*HUT26 : REARSEATLIEFLATONEBTN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT26, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45482544u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_REARSEATLIEFLATONEBTN     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_TX_HUT26_0X2B6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_SEATFLANKADJMTSWT_HUT     \
        {  /*HUT26 : SEATFLANKADJMTSWT_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT26, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45485552u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_SEATFLANKADJMTSWT_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT26_0X2B6 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJAX     \
        {  /*ACC_FD4 : ACCTGTOBJAX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45706144u, \
            /*StartBit */ (uint16)363u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJAX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJAY     \
        {  /*ACC_FD4 : ACCTGTOBJAY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45707680u, \
            /*StartBit */ (uint16)369u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJAY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJCNTALIVE     \
        {  /*ACC_FD4 : ACCTGTOBJCNTALIVE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45712320u, \
            /*StartBit */ (uint16)387u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJCNTALIVE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJDX     \
        {  /*ACC_FD4 : ACCTGTOBJDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45681600u, \
            /*StartBit */ (uint16)267u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJDX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJDY     \
        {  /*ACC_FD4 : ACCTGTOBJDY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45695664u, \
            /*StartBit */ (uint16)322u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJDY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJEXIST     \
        {  /*ACC_FD4 : ACCTGTOBJEXIST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45657056u, \
            /*StartBit */ (uint16)343u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJEXIST     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJID     \
        {  /*ACC_FD4 : ACCTGTOBJID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45694848u, \
            /*StartBit */ (uint16)319u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJID     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJOBSTCL     \
        {  /*ACC_FD4 : ACCTGTOBJOBSTCL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45654992u, \
            /*StartBit */ (uint16)327u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJOBSTCL     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJSTATE     \
        {  /*ACC_FD4 : ACCTGTOBJSTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45638128u, \
            /*StartBit */ (uint16)391u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJSTATE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJVIDEOCFMD     \
        {  /*ACC_FD4 : ACCTGTOBJVIDEOCFMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45625488u, \
            /*StartBit */ (uint16)388u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJVIDEOCFMD     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJVX     \
        {  /*ACC_FD4 : ACCTGTOBJVX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45705152u, \
            /*StartBit */ (uint16)359u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJVX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJVY     \
        {  /*ACC_FD4 : ACCTGTOBJVY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45699488u, \
            /*StartBit */ (uint16)337u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACCTGTOBJVY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACC_DATARECREQ     \
        {  /*ACC_FD4 : ACC_DATARECREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45744000u, \
            /*StartBit */ (uint16)511u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACC_DATARECREQ     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACC_SOSREQ     \
        {  /*ACC_FD4 : ACC_SOSREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45644064u, \
            /*StartBit */ (uint16)484u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ACC_SOSREQ     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJAX     \
        {  /*ACC_FD4 : AEBOBJAX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45637536u, \
            /*StartBit */ (uint16)95u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJAX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJAY     \
        {  /*ACC_FD4 : AEBOBJAY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45639072u, \
            /*StartBit */ (uint16)101u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJAY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJCNTALIVE     \
        {  /*ACC_FD4 : AEBOBJCNTALIVE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45625280u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJCNTALIVE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJDRVBY     \
        {  /*ACC_FD4 : AEBOBJDRVBY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45677392u, \
            /*StartBit */ (uint16)502u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJDRVBY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJDX     \
        {  /*ACC_FD4 : AEBOBJDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45620160u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJDX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJDY     \
        {  /*ACC_FD4 : AEBOBJDY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45626032u, \
            /*StartBit */ (uint16)50u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJDY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJEXIST     \
        {  /*ACC_FD4 : AEBOBJEXIST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45615072u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJEXIST     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJID     \
        {  /*ACC_FD4 : AEBOBJID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45614976u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJID     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJOBSTCL     \
        {  /*ACC_FD4 : AEBOBJOBSTCL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45621840u, \
            /*StartBit */ (uint16)68u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJOBSTCL     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJOVERLAP     \
        {  /*ACC_FD4 : AEBOBJOVERLAP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45675984u, \
            /*StartBit */ (uint16)491u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJOVERLAP     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJSTATE     \
        {  /*ACC_FD4 : AEBOBJSTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45617648u, \
            /*StartBit */ (uint16)71u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJSTATE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJVIDEOCFMD     \
        {  /*ACC_FD4 : AEBOBJVIDEOCFMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45613360u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJVIDEOCFMD     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJVX     \
        {  /*ACC_FD4 : AEBOBJVX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45619136u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJVX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJVY     \
        {  /*ACC_FD4 : AEBOBJVY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45633440u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_AEBOBJVY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_BRDGDST     \
        {  /*ACC_FD4 : BRDGDST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45674464u, \
            /*StartBit */ (uint16)479u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_BRDGDST     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CURVEDST     \
        {  /*ACC_FD4 : CURVEDST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45672416u, \
            /*StartBit */ (uint16)463u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CURVEDST     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJAX     \
        {  /*ACC_FD4 : CYCLISTOBJAX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45658528u, \
            /*StartBit */ (uint16)177u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJAX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJAY     \
        {  /*ACC_FD4 : CYCLISTOBJAY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45664160u, \
            /*StartBit */ (uint16)199u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJAY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJCNTALIVE     \
        {  /*ACC_FD4 : CYCLISTOBJCNTALIVE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45652928u, \
            /*StartBit */ (uint16)155u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJCNTALIVE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJDX     \
        {  /*ACC_FD4 : CYCLISTOBJDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45640640u, \
            /*StartBit */ (uint16)107u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJDX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJDY     \
        {  /*ACC_FD4 : CYCLISTOBJDY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45646512u, \
            /*StartBit */ (uint16)130u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJDY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJEXIST     \
        {  /*ACC_FD4 : CYCLISTOBJEXIST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45624032u, \
            /*StartBit */ (uint16)85u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJEXIST     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJID     \
        {  /*ACC_FD4 : CYCLISTOBJID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45645696u, \
            /*StartBit */ (uint16)127u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJID     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJOBSTCL     \
        {  /*ACC_FD4 : CYCLISTOBJOBSTCL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45630416u, \
            /*StartBit */ (uint16)135u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJOBSTCL     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJSTATE     \
        {  /*ACC_FD4 : CYCLISTOBJSTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45624688u, \
            /*StartBit */ (uint16)181u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJSTATE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJVIDEOCFMD     \
        {  /*ACC_FD4 : CYCLISTOBJVIDEOCFMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45618768u, \
            /*StartBit */ (uint16)178u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJVIDEOCFMD     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJVX     \
        {  /*ACC_FD4 : CYCLISTOBJVX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45651904u, \
            /*StartBit */ (uint16)151u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJVX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJVY     \
        {  /*ACC_FD4 : CYCLISTOBJVY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45658016u, \
            /*StartBit */ (uint16)175u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_CYCLISTOBJVY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_DRVGONHIWAY     \
        {  /*ACC_FD4 : DRVGONHIWAY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45639264u, \
            /*StartBit */ (uint16)409u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_DRVGONHIWAY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_DRVGONRILANE     \
        {  /*ACC_FD4 : DRVGONRILANE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45642848u, \
            /*StartBit */ (uint16)465u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_DRVGONRILANE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_DRVRSTS     \
        {  /*ACC_FD4 : DRVRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45644720u, \
            /*StartBit */ (uint16)494u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_DRVRSTS     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_HANDSOFFDETD     \
        {  /*ACC_FD4 : HANDSOFFDETD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45639392u, \
            /*StartBit */ (uint16)411u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_HANDSOFFDETD     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_MAPDATAVALID     \
        {  /*ACC_FD4 : MAPDATAVALID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45628912u, \
            /*StartBit */ (uint16)495u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_MAPDATAVALID     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_NAVSPDLIMUNIT     \
        {  /*ACC_FD4 : NAVSPDLIMUNIT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45642336u, \
            /*StartBit */ (uint16)457u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_NAVSPDLIMUNIT     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJAX     \
        {  /*ACC_FD4 : PEDOBJAX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45689248u, \
            /*StartBit */ (uint16)297u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJAX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJAY     \
        {  /*ACC_FD4 : PEDOBJAY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45686688u, \
            /*StartBit */ (uint16)287u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJAY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJCNTALIVE     \
        {  /*ACC_FD4 : PEDOBJCNTALIVE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45688256u, \
            /*StartBit */ (uint16)293u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJCNTALIVE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJDX     \
        {  /*ACC_FD4 : PEDOBJDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45674432u, \
            /*StartBit */ (uint16)239u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJDX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJDY     \
        {  /*ACC_FD4 : PEDOBJDY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45669040u, \
            /*StartBit */ (uint16)218u, \
            /*BitLength*/ (uint16)11u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJDY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJEXIST     \
        {  /*ACC_FD4 : PEDOBJEXIST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45639393u, \
            /*StartBit */ (uint16)205u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJEXIST     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJID     \
        {  /*ACC_FD4 : PEDOBJID */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45668224u, \
            /*StartBit */ (uint16)215u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJID     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJOBSTCL     \
        {  /*ACC_FD4 : PEDOBJOBSTCL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45641680u, \
            /*StartBit */ (uint16)223u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJOBSTCL     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJSTATE     \
        {  /*ACC_FD4 : PEDOBJSTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45643952u, \
            /*StartBit */ (uint16)482u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJSTATE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJVIDEOCFMD     \
        {  /*ACC_FD4 : PEDOBJVIDEOCFMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45621680u, \
            /*StartBit */ (uint16)269u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJVIDEOCFMD     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJVX     \
        {  /*ACC_FD4 : PEDOBJVX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45675456u, \
            /*StartBit */ (uint16)243u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJVX     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJVY     \
        {  /*ACC_FD4 : PEDOBJVY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45680544u, \
            /*StartBit */ (uint16)263u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_PEDOBJVY     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_RADARDRVRATTENTIVE     \
        {  /*ACC_FD4 : RADARDRVRATTENTIVE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45628208u, \
            /*StartBit */ (uint16)473u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_RADARDRVRATTENTIVE     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_RADARHORMISALIGN     \
        {  /*ACC_FD4 : RADARHORMISALIGN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45717440u, \
            /*StartBit */ (uint16)407u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_RADARHORMISALIGN     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_RAMPDST     \
        {  /*ACC_FD4 : RAMPDST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45670112u, \
            /*StartBit */ (uint16)445u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_RAMPDST     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ROADCRVT     \
        {  /*ACC_FD4 : ROADCRVT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45721504u, \
            /*StartBit */ (uint16)423u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ROADCRVT     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ROADCRVTFAR     \
        {  /*ACC_FD4 : ROADCRVTFAR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45725600u, \
            /*StartBit */ (uint16)439u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_ROADCRVTFAR     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_SPDLIMIT     \
        {  /*ACC_FD4 : SPDLIMIT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45729664u, \
            /*StartBit */ (uint16)455u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_SPDLIMIT     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_SPDLIMITDST     \
        {  /*ACC_FD4 : SPDLIMITDST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45668064u, \
            /*StartBit */ (uint16)429u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_SPDLIMITDST     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_ACC_FD4_0X2B8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_TUNNELDST     \
        {  /*ACC_FD4 : TUNNELDST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ACC_FD4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45673440u, \
            /*StartBit */ (uint16)471u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ACC_FD4_TUNNELDST     \

#endif /* COMEX_SIGNAL_RX_ACC_FD4_0X2B8 */

#ifdef COMEX_SIGNAL_RX_DWD1_0X2B9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DWD1_DWD_DIS     \
        {  /*DWD1 : DWD_DIS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DWD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45681601u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DWD1_DWD_DIS     \

#endif /* COMEX_SIGNAL_RX_DWD1_0X2B9 */

#ifdef COMEX_SIGNAL_RX_DWD1_0X2B9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DWD1_DWD_SOUNDINDCN     \
        {  /*DWD1 : DWD_SOUNDINDCN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DWD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45679840u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DWD1_DWD_SOUNDINDCN     \

#endif /* COMEX_SIGNAL_RX_DWD1_0X2B9 */

#ifdef COMEX_SIGNAL_RX_DWD1_0X2B9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DWD1_DWD_TEXTDISP     \
        {  /*DWD1 : DWD_TEXTDISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DWD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45680336u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DWD1_DWD_TEXTDISP     \

#endif /* COMEX_SIGNAL_RX_DWD1_0X2B9 */

#ifdef COMEX_SIGNAL_RX_DWD1_0X2B9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DWD1_DWD_WORKSTS     \
        {  /*DWD1 : DWD_WORKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DWD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45679584u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DWD1_DWD_WORKSTS     \

#endif /* COMEX_SIGNAL_RX_DWD1_0X2B9 */

#ifdef COMEX_SIGNAL_RX_DWD1_0X2B9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DWD1_LSNSRFAILSTS     \
        {  /*DWD1 : LSNSRFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DWD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45679152u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DWD1_LSNSRFAILSTS     \

#endif /* COMEX_SIGNAL_RX_DWD1_0X2B9 */

#ifdef COMEX_SIGNAL_RX_DWD1_0X2B9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DWD1_RSNSRFAILSTS     \
        {  /*DWD1 : RSNSRFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DWD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45678864u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DWD1_RSNSRFAILSTS     \

#endif /* COMEX_SIGNAL_RX_DWD1_0X2B9 */

#ifdef COMEX_SIGNAL_RX_WPC1_0X2BA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_WPC1_WPC_CHRGSTS     \
        {  /*WPC1 : WPC_CHRGSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_WPC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45744992u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_WPC1_WPC_CHRGSTS     \

#endif /* COMEX_SIGNAL_RX_WPC1_0X2BA */

#ifdef COMEX_SIGNAL_RX_WPC1_0X2BA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_WPC1_WPC_CHRGSTS_PASS     \
        {  /*WPC1 : WPC_CHRGSTS_PASS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_WPC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45745504u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_WPC1_WPC_CHRGSTS_PASS     \

#endif /* COMEX_SIGNAL_RX_WPC1_0X2BA */

#ifdef COMEX_SIGNAL_RX_WPC1_0X2BA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_WPC1_WPC_FAULTSTS     \
        {  /*WPC1 : WPC_FAULTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_WPC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45744880u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_WPC1_WPC_FAULTSTS     \

#endif /* COMEX_SIGNAL_RX_WPC1_0X2BA */

#ifdef COMEX_SIGNAL_RX_WPC1_0X2BA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_WPC1_WPC_PHONEREMINDER     \
        {  /*WPC1 : WPC_PHONEREMINDER */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_WPC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45744400u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_WPC1_WPC_PHONEREMINDER     \

#endif /* COMEX_SIGNAL_RX_WPC1_0X2BA */

#ifdef COMEX_SIGNAL_RX_WPC1_0X2BA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_WPC1_WPC_SWTSTS     \
        {  /*WPC1 : WPC_SWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_WPC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45745120u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_WPC1_WPC_SWTSTS     \

#endif /* COMEX_SIGNAL_RX_WPC1_0X2BA */

#ifdef COMEX_SIGNAL_RX_GW_FD1_0X2BB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_FD1_I_BATT     \
        {  /*GW_FD1 : I_BATT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_GW_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45854464u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_FD1_I_BATT     \

#endif /* COMEX_SIGNAL_RX_GW_FD1_0X2BB */

#ifdef COMEX_SIGNAL_RX_GW_FD1_0X2BB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_FD1_I_RANGE     \
        {  /*GW_FD1 : I_RANGE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_GW_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45814368u, \
            /*StartBit */ (uint16)73u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_FD1_I_RANGE     \

#endif /* COMEX_SIGNAL_RX_GW_FD1_0X2BB */

#ifdef COMEX_SIGNAL_RX_GW_FD1_0X2BB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_FD1_OTA_UPGRDMODSTS     \
        {  /*GW_FD1 : OTA_UPGRDMODSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_GW_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45831648u, \
            /*StartBit */ (uint16)343u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_FD1_OTA_UPGRDMODSTS     \

#endif /* COMEX_SIGNAL_RX_GW_FD1_0X2BB */

#ifdef COMEX_SIGNAL_RX_GW_FD1_0X2BB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_FD1_SOC     \
        {  /*GW_FD1 : SOC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_GW_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45844352u, \
            /*StartBit */ (uint16)135u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_FD1_SOC     \

#endif /* COMEX_SIGNAL_RX_GW_FD1_0X2BB */

#ifdef COMEX_SIGNAL_RX_GW_FD1_0X2BB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_FD1_SOC_STATE     \
        {  /*GW_FD1 : SOC_STATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_GW_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45821408u, \
            /*StartBit */ (uint16)183u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_FD1_SOC_STATE     \

#endif /* COMEX_SIGNAL_RX_GW_FD1_0X2BB */

#ifdef COMEX_SIGNAL_RX_GW_FD1_0X2BB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_FD1_SOH_SUL     \
        {  /*GW_FD1 : SOH_SUL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_GW_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45846400u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_FD1_SOH_SUL     \

#endif /* COMEX_SIGNAL_RX_GW_FD1_0X2BB */

#ifdef COMEX_SIGNAL_RX_GW_FD1_0X2BB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_FD1_SOH_SUL_STATE     \
        {  /*GW_FD1 : SOH_SUL_STATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_GW_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45821280u, \
            /*StartBit */ (uint16)181u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_FD1_SOH_SUL_STATE     \

#endif /* COMEX_SIGNAL_RX_GW_FD1_0X2BB */

#ifdef COMEX_SIGNAL_RX_GW_FD1_0X2BB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_FD1_U_BATT     \
        {  /*GW_FD1 : U_BATT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_GW_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)45828064u, \
            /*StartBit */ (uint16)71u, \
            /*BitLength*/ (uint16)14u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_GW_FD1_U_BATT     \

#endif /* COMEX_SIGNAL_RX_GW_FD1_0X2BB */

#ifdef COMEX_SIGNAL_TX_HUT28_0X2C0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT28_EXHAUSTVOICEREQ     \
        {  /*HUT28 : EXHAUSTVOICEREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT28, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46138928u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT28_EXHAUSTVOICEREQ     \

#endif /* COMEX_SIGNAL_TX_HUT28_0X2C0 */

#ifdef COMEX_SIGNAL_TX_HUT28_0X2C0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT28_SECROWLEHDRESTADJSWT     \
        {  /*HUT28 : SECROWLEHDRESTADJSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT28, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46140896u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT28_SECROWLEHDRESTADJSWT     \

#endif /* COMEX_SIGNAL_TX_HUT28_0X2C0 */

#ifdef COMEX_SIGNAL_TX_HUT28_0X2C0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT28_SECROWRIHDRESTADJSWT     \
        {  /*HUT28 : SECROWRIHDRESTADJSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT28, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46140768u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT28_SECROWRIHDRESTADJSWT     \

#endif /* COMEX_SIGNAL_TX_HUT28_0X2C0 */

#ifdef COMEX_SIGNAL_RX_DSM1_0X2C1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSM1_CHAIRMEMPOSNSETSWTFB     \
        {  /*DSM1 : CHAIRMEMPOSNSETSWTFB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DSM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46203632u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSM1_CHAIRMEMPOSNSETSWTFB     \

#endif /* COMEX_SIGNAL_RX_DSM1_0X2C1 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_AGE     \
        {  /*HUT_FD1 : ADAS_POSN_AGE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46422160u, \
            /*StartBit */ (uint16)344u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_AGE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_CURLANE     \
        {  /*HUT_FD1 : ADAS_POSN_CURLANE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46357232u, \
            /*StartBit */ (uint16)363u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_CURLANE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_CYCCNT     \
        {  /*HUT_FD1 : ADAS_POSN_CYCCNT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46355936u, \
            /*StartBit */ (uint16)343u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_CYCCNT     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_IDX     \
        {  /*HUT_FD1 : ADAS_POSN_IDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46356448u, \
            /*StartBit */ (uint16)351u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_IDX     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_MSGTYE     \
        {  /*HUT_FD1 : ADAS_POSN_MSGTYE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46354928u, \
            /*StartBit */ (uint16)327u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_MSGTYE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_OFFSET     \
        {  /*HUT_FD1 : ADAS_POSN_OFFSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46417104u, \
            /*StartBit */ (uint16)324u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_OFFSET     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_PATHLDX     \
        {  /*HUT_FD1 : ADAS_POSN_PATHLDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46377696u, \
            /*StartBit */ (uint16)341u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_PATHLDX     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_POSCONFDC     \
        {  /*HUT_FD1 : ADAS_POSN_POSCONFDC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46357424u, \
            /*StartBit */ (uint16)366u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_POSCONFDC     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_POSPROBB     \
        {  /*HUT_FD1 : ADAS_POSN_POSPROBB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46378704u, \
            /*StartBit */ (uint16)349u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_POSPROBB     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_REHEAD     \
        {  /*HUT_FD1 : ADAS_POSN_REHEAD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46432128u, \
            /*StartBit */ (uint16)383u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_REHEAD     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_SPD     \
        {  /*HUT_FD1 : ADAS_POSN_SPD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46426256u, \
            /*StartBit */ (uint16)360u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_SPD     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_AEB_JASWTREQ     \
        {  /*HUT_FD1 : AEB_JASWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46343536u, \
            /*StartBit */ (uint16)299u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_AEB_JASWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_AEB_PEDSWTREQ     \
        {  /*HUT_FD1 : AEB_PEDSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46337328u, \
            /*StartBit */ (uint16)105u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_AEB_PEDSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_AEB_VEHSWTREQ     \
        {  /*HUT_FD1 : AEB_VEHSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46337008u, \
            /*StartBit */ (uint16)95u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_AEB_VEHSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_AESSWTREQ     \
        {  /*HUT_FD1 : AESSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46343504u, \
            /*StartBit */ (uint16)298u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_AESSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_AESSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ALCMLIGHTLVLSET     \
        {  /*HUT_FD1 : ALCMLIGHTLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46343616u, \
            /*StartBit */ (uint16)75u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ALCMLightLvlSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ALCMLIGHTLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ALC_SWTREQ     \
        {  /*HUT_FD1 : ALC_SWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46343440u, \
            /*StartBit */ (uint16)296u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ALC_SwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ALC_SWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_AM_STS     \
        {  /*HUT_FD1 : AM_STS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46345696u, \
            /*StartBit */ (uint16)183u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_AM_STS     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_APPLINK_STS     \
        {  /*HUT_FD1 : APPLINK_STS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46345952u, \
            /*StartBit */ (uint16)187u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_APPLINK_STS     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_BT_AUDIOSTS     \
        {  /*HUT_FD1 : BT_AUDIOSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46345440u, \
            /*StartBit */ (uint16)179u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_BT_AUDIOSTS     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_BRKPEDALFEELREQ     \
        {  /*HUT_FD1 : BRKPEDALFEELREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46339040u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_BRKPEDALFEELREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_CHAIRMEMPOSNSET     \
        {  /*HUT_FD1 : CHAIRMEMPOSNSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnSet, \
            /*SignalId */ (uint32)46349600u, \
            /*StartBit */ (uint16)244u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_CHAIRMEMPOSNSET     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_CHAIRMEMPOSNSETRESULT     \
        {  /*HUT_FD1 : CHAIRMEMPOSNSETRESULT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46366656u, \
            /*StartBit */ (uint16)255u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ChairMemPosnSetResult_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_CHAIRMEMPOSNSETRESULT     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_DOWSWTREQ     \
        {  /*HUT_FD1 : DOWSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46337296u, \
            /*StartBit */ (uint16)104u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DOWSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_DOWSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_DSTSWTREQ     \
        {  /*HUT_FD1 : DSTSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46337552u, \
            /*StartBit */ (uint16)112u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DSTSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_DSTSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_DRVGMODEMEMREQ     \
        {  /*HUT_FD1 : DRVGMODEMEMREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46337808u, \
            /*StartBit */ (uint16)120u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DrvgModeMemReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_DRVGMODEMEMREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ELKSWTREQ     \
        {  /*HUT_FD1 : ELKSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46336880u, \
            /*StartBit */ (uint16)91u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ELKSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ELKSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EPSSTEERMODSWTREQ     \
        {  /*HUT_FD1 : EPSSTEERMODSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_EPSSteerModSwtReq, \
            /*SignalId */ (uint32)46341280u, \
            /*StartBit */ (uint16)114u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_EPSSteerModSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EPSSTEERMODSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ESS_PEDSWTREQ     \
        {  /*HUT_FD1 : ESS_PEDSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46336848u, \
            /*StartBit */ (uint16)90u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ESS_PedSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ESS_PEDSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ESS_VEHSWTREQ     \
        {  /*HUT_FD1 : ESS_VEHSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46336816u, \
            /*StartBit */ (uint16)89u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ESS_VehSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ESS_VEHSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ENGSTRTDISCHRGN     \
        {  /*HUT_FD1 : ENGSTRTDISCHRGN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46336208u, \
            /*StartBit */ (uint16)70u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ENGSTRTDISCHRGN     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EXPERTMODREQ_HUT_ECM     \
        {  /*HUT_FD1 : EXPERTMODREQ_HUT_ECM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46345200u, \
            /*StartBit */ (uint16)175u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_ECM_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EXPERTMODREQ_HUT_ECM     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EXPERTMODREQ_HUT_ESP     \
        {  /*HUT_FD1 : EXPERTMODREQ_HUT_ESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46354336u, \
            /*StartBit */ (uint16)318u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_ESP_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EXPERTMODREQ_HUT_ESP     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EXPERTMODREQ_HUT_TCU     \
        {  /*HUT_FD1 : EXPERTMODREQ_HUT_TCU */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46345008u, \
            /*StartBit */ (uint16)172u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_TCU_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EXPERTMODREQ_HUT_TCU     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EXPERTMODREQ_HUT_TOD     \
        {  /*HUT_FD1 : EXPERTMODREQ_HUT_TOD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46344416u, \
            /*StartBit */ (uint16)163u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ExpertModReq_HUT_TOD_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EXPERTMODREQ_HUT_TOD     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EXPERTMODSWTREQ_HUT     \
        {  /*HUT_FD1 : EXPERTMODSWTREQ_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46344176u, \
            /*StartBit */ (uint16)319u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EXPERTMODSWTREQ_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_FCTABRKSWTREQ     \
        {  /*HUT_FD1 : FCTABRKSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46343568u, \
            /*StartBit */ (uint16)300u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_FCTABrkSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_FCTABRKSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_FCTASWTREQ     \
        {  /*HUT_FD1 : FCTASWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46343600u, \
            /*StartBit */ (uint16)301u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_FCTASwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_FCTASWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_FCW_SNVTYSET     \
        {  /*HUT_FD1 : FCW_SNVTYSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46339168u, \
            /*StartBit */ (uint16)81u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_FCW_SnvtySet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_FCW_SNVTYSET     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_FM_STS     \
        {  /*HUT_FD1 : FM_STS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46345824u, \
            /*StartBit */ (uint16)185u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_FM_STS     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_FLASHLMPSWTREQ     \
        {  /*HUT_FD1 : FLASHLMPSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46336720u, \
            /*StartBit */ (uint16)86u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_FLASHLMPSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HFASWTSTS     \
        {  /*HUT_FD1 : HFASWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46336752u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HFASWTSTS     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HUT_DRVMODREQ     \
        {  /*HUT_FD1 : HUT_DRVMODREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_DrvModReq, \
            /*SignalId */ (uint32)46355392u, \
            /*StartBit */ (uint16)167u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HUT_DRVMODREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HUT_ESPFUNCOFFSWTSTS     \
        {  /*HUT_FD1 : HUT_ESPFUNCOFFSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46337104u, \
            /*StartBit */ (uint16)98u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HUT_ESPFUNCOFFSWTSTS     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HUT_HYBFCTNREQ     \
        {  /*HUT_FD1 : HUT_HYBFCTNREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46341472u, \
            /*StartBit */ (uint16)117u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HUT_HYBFCTNREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HUT_HYBMODREQ     \
        {  /*HUT_FD1 : HUT_HYBMODREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_HybModReq, \
            /*SignalId */ (uint32)46341600u, \
            /*StartBit */ (uint16)119u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HUT_HYBMODREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HUT_WADEMODESET     \
        {  /*HUT_FD1 : HUT_WADEMODESET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46339120u, \
            /*StartBit */ (uint16)161u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HUT_WADEMODESET     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HWA_SNVTYSET     \
        {  /*HUT_FD1 : HWA_SNVTYSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46353376u, \
            /*StartBit */ (uint16)303u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_HWA_SnvtySet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HWA_SNVTYSET     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HWA_SWTREQ     \
        {  /*HUT_FD1 : HWA_SWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46342928u, \
            /*StartBit */ (uint16)280u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_HWA_SwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HWA_SWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HWA_WARNFORMSWTREQ     \
        {  /*HUT_FD1 : HWA_WARNFORMSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46343472u, \
            /*StartBit */ (uint16)297u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HWA_WARNFORMSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ICA_HANDSOFFSWTREQ     \
        {  /*HUT_FD1 : ICA_HANDSOFFSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46338032u, \
            /*StartBit */ (uint16)127u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ICA_HANDSOFFSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_IFC_SNVTYSET     \
        {  /*HUT_FD1 : IFC_SNVTYSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46338912u, \
            /*StartBit */ (uint16)77u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_IFC_SnvtySet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_IFC_SNVTYSET     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_IPOD_STS     \
        {  /*HUT_FD1 : IPOD_STS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46345568u, \
            /*StartBit */ (uint16)181u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_IPOD_STS     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ISLSWTREQ     \
        {  /*HUT_FD1 : ISLSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46338000u, \
            /*StartBit */ (uint16)126u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ISLSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ISLSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_INTELLIGENTEVASWTREQ     \
        {  /*HUT_FD1 : INTELLIGENTEVASWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46337392u, \
            /*StartBit */ (uint16)107u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_IntelligentEvaSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_INTELLIGENTEVASWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_KAOLAFM_STS     \
        {  /*HUT_FD1 : KAOLAFM_STS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46346208u, \
            /*StartBit */ (uint16)191u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_KAOLAFM_STS     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LCASWTREQ     \
        {  /*HUT_FD1 : LCASWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46336688u, \
            /*StartBit */ (uint16)85u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_LCASwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LCASWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LCKSWTREQ     \
        {  /*HUT_FD1 : LCKSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46336912u, \
            /*StartBit */ (uint16)92u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_LCKSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LCKSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LDWSWTREQ     \
        {  /*HUT_FD1 : LDWSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46336784u, \
            /*StartBit */ (uint16)88u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_LDWSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LDWSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LKASWTREQ     \
        {  /*HUT_FD1 : LKASWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46336944u, \
            /*StartBit */ (uint16)93u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_LKASwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LKASWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LSSSWTREQ     \
        {  /*HUT_FD1 : LSSSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46337360u, \
            /*StartBit */ (uint16)106u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_LSSSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LSSSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LSSWARNFORMSWTREQ     \
        {  /*HUT_FD1 : LSSWARNFORMSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46340384u, \
            /*StartBit */ (uint16)100u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_LSSWarnFormSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LSSWARNFORMSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_MEDIAPLAYSRC     \
        {  /*HUT_FD1 : MEDIAPLAYSRC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46354368u, \
            /*StartBit */ (uint16)159u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_MEDIAPLAYSRC     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVCTRYTYPE     \
        {  /*HUT_FD1 : NAVCTRYTYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46405536u, \
            /*StartBit */ (uint16)279u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVCTRYTYPE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVROADTYPE     \
        {  /*HUT_FD1 : NAVROADTYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46373824u, \
            /*StartBit */ (uint16)311u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVROADTYPE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVSPDLIMSIGNSTS     \
        {  /*HUT_FD1 : NAVSPDLIMSIGNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46352240u, \
            /*StartBit */ (uint16)285u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVSPDLIMSIGNSTS     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVSPDLIMTYPE     \
        {  /*HUT_FD1 : NAVSPDLIMTYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46353632u, \
            /*StartBit */ (uint16)307u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVSPDLIMTYPE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVSPDLIMUNIT_HUT     \
        {  /*HUT_FD1 : NAVSPDLIMUNIT_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46350944u, \
            /*StartBit */ (uint16)265u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVSPDLIMUNIT_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVSPDLIMVALUE     \
        {  /*HUT_FD1 : NAVSPDLIMVALUE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46368736u, \
            /*StartBit */ (uint16)271u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVSPDLIMVALUE     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVTSRTRAFSIGN     \
        {  /*HUT_FD1 : NAVTSRTRAFSIGN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46409600u, \
            /*StartBit */ (uint16)295u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVTSRTRAFSIGN     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVVEHTOTRAFEYEDIST     \
        {  /*HUT_FD1 : NAVVEHTOTRAFEYEDIST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46395296u, \
            /*StartBit */ (uint16)239u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVVEHTOTRAFEYEDIST     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_OILLVLDISPREQ     \
        {  /*HUT_FD1 : OILLVLDISPREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_OilLvlDispReq, \
            /*SignalId */ (uint32)46337648u, \
            /*StartBit */ (uint16)115u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_OILLVLDISPREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ONLINENEWS_STS     \
        {  /*HUT_FD1 : ONLINENEWS_STS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46343264u, \
            /*StartBit */ (uint16)145u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ONLINENEWS_STS     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_QQMUSIC_STS     \
        {  /*HUT_FD1 : QQMUSIC_STS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46346080u, \
            /*StartBit */ (uint16)189u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_QQMUSIC_STS     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_RCTABRKSWTREQ     \
        {  /*HUT_FD1 : RCTABRKSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46336624u, \
            /*StartBit */ (uint16)83u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_RCTABrkSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_RCTABRKSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_RCTASWTREQ     \
        {  /*HUT_FD1 : RCTASWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46336656u, \
            /*StartBit */ (uint16)84u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_RCTASwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_RCTASWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_RCWSWTREQ     \
        {  /*HUT_FD1 : RCWSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46336592u, \
            /*StartBit */ (uint16)82u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_RCWSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_RCWSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_REARLVLKICKMODREQ     \
        {  /*HUT_FD1 : REARLVLKICKMODREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46338640u, \
            /*StartBit */ (uint16)146u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_RearLvlKickModReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_REARLVLKICKMODREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_SSSSET_HUT     \
        {  /*HUT_FD1 : SSSSET_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46336016u, \
            /*StartBit */ (uint16)64u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_SSSSet_HUT_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_SSSSET_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_STEERCORRNREQ     \
        {  /*HUT_FD1 : STEERCORRNREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46344080u, \
            /*StartBit */ (uint16)316u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_SteerCorrnReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_STEERCORRNREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TABSWTREQ_HUT     \
        {  /*HUT_FD1 : TABSWTREQ_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46341136u, \
            /*StartBit */ (uint16)224u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TABSWTREQ_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TSRSWTREQ     \
        {  /*HUT_FD1 : TSRSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46337232u, \
            /*StartBit */ (uint16)102u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_TSRSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TSRSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TSRWARNSWTREQ     \
        {  /*HUT_FD1 : TSRWARNSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46337200u, \
            /*StartBit */ (uint16)101u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_TSRWarnSwtReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TSRWARNSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TSR_SNVTYSET     \
        {  /*HUT_FD1 : TSR_SNVTYSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46350032u, \
            /*StartBit */ (uint16)125u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_TSR_SnvtySet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TSR_SNVTYSET     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TRAILERCONNECTED     \
        {  /*HUT_FD1 : TRAILERCONNECTED */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46343728u, \
            /*StartBit */ (uint16)305u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TRAILERCONNECTED     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TRAILERCONNECTEDVLD     \
        {  /*HUT_FD1 : TRAILERCONNECTEDVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46343696u, \
            /*StartBit */ (uint16)304u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TRAILERCONNECTEDVLD     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_USB_AUDIOSTS     \
        {  /*HUT_FD1 : USB_AUDIOSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46344800u, \
            /*StartBit */ (uint16)169u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_USB_AUDIOSTS     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_USB_VIDEOSTS     \
        {  /*HUT_FD1 : USB_VIDEOSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46345312u, \
            /*StartBit */ (uint16)177u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_USB_VIDEOSTS     \

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_RX_BMS35_0X2C4

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS35_BMS_BATTSOCLIMRESP     \
        {  /*BMS35 : BMS_BATTSOCLIMRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS35, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46402224u, \
            /*StartBit */ (uint16)42u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS35_BMS_BATTSOCLIMRESP     \

#endif /* COMEX_SIGNAL_RX_BMS35_0X2C4 */

#ifdef COMEX_SIGNAL_TX_HUT8_0X2C6

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT8_DRIVINGMODREQ_HUT     \
        {  /*HUT8 : DRIVINGMODREQ_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT8, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46536640u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT8_DRIVINGMODREQ_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT8_0X2C6 */

#ifdef COMEX_SIGNAL_RX_DDCM1_0X2CA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DDCM1_DRVSIDEREARWINHOTPROTSTS     \
        {  /*DDCM1 : DRVSIDEREARWINHOTPROTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DDCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46793744u, \
            /*StartBit */ (uint16)32u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DDCM1_DRVSIDEREARWINHOTPROTSTS     \

#endif /* COMEX_SIGNAL_RX_DDCM1_0X2CA */

#ifdef COMEX_SIGNAL_RX_DDCM1_0X2CA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DDCM1_DRVSIDEREARWINLRNSTS     \
        {  /*DDCM1 : DRVSIDEREARWINLRNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DDCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46793776u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DDCM1_DRVSIDEREARWINLRNSTS     \

#endif /* COMEX_SIGNAL_RX_DDCM1_0X2CA */

#ifdef COMEX_SIGNAL_RX_DDCM1_0X2CA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DDCM1_DRVWINHOTPROTSTS     \
        {  /*DDCM1 : DRVWINHOTPROTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DDCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46793840u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DDCM1_DRVWINHOTPROTSTS     \

#endif /* COMEX_SIGNAL_RX_DDCM1_0X2CA */

#ifdef COMEX_SIGNAL_RX_DDCM1_0X2CA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DDCM1_DRVWINLRNSTS     \
        {  /*DDCM1 : DRVWINLRNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DDCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46793872u, \
            /*StartBit */ (uint16)36u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DDCM1_DRVWINLRNSTS     \

#endif /* COMEX_SIGNAL_RX_DDCM1_0X2CA */

#ifdef COMEX_SIGNAL_RX_DDCM1_0X2CA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DDCM1_DRVWINPOSNSTS_PERC     \
        {  /*DDCM1 : DRVWINPOSNSTS_PERC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DDCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46798160u, \
            /*StartBit */ (uint16)42u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DDCM1_DRVWINPOSNSTS_PERC     \

#endif /* COMEX_SIGNAL_RX_DDCM1_0X2CA */

#ifdef COMEX_SIGNAL_RX_AC4_0X2CC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC4_ACMAXENASTS     \
        {  /*AC4 : ACMAXENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46925808u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC4_ACMAXENASTS     \

#endif /* COMEX_SIGNAL_RX_AC4_0X2CC */

#ifdef COMEX_SIGNAL_RX_AC4_0X2CC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC4_ACZONEMODENASTS     \
        {  /*AC4 : ACZONEMODENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46924432u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC4_ACZONEMODENASTS     \

#endif /* COMEX_SIGNAL_RX_AC4_0X2CC */

#ifdef COMEX_SIGNAL_RX_AC4_0X2CC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC4_L_FGACHAN1TIMEOUTALARM     \
        {  /*AC4 : L_FGACHAN1TIMEOUTALARM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46924368u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC4_L_FGACHAN1TIMEOUTALARM     \

#endif /* COMEX_SIGNAL_RX_AC4_0X2CC */

#ifdef COMEX_SIGNAL_RX_AC4_0X2CC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC4_L_FGACHAN2TIMEOUTALARM     \
        {  /*AC4 : L_FGACHAN2TIMEOUTALARM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46924336u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC4_L_FGACHAN2TIMEOUTALARM     \

#endif /* COMEX_SIGNAL_RX_AC4_0X2CC */

#ifdef COMEX_SIGNAL_RX_AC4_0X2CC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC4_L_FGACHAN3TIMEOUTALARM     \
        {  /*AC4 : L_FGACHAN3TIMEOUTALARM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46924304u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC4_L_FGACHAN3TIMEOUTALARM     \

#endif /* COMEX_SIGNAL_RX_AC4_0X2CC */

#ifdef COMEX_SIGNAL_RX_AC4_0X2CC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC4_ZONEDSPSTS     \
        {  /*AC4 : ZONEDSPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46927712u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC4_ZONEDSPSTS     \

#endif /* COMEX_SIGNAL_RX_AC4_0X2CC */

#ifdef COMEX_SIGNAL_RX_PDCM1_0X2CD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PDCM1_PASSSIDEREARWINHOTPROTSTS     \
        {  /*PDCM1 : PASSSIDEREARWINHOTPROTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PDCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46990224u, \
            /*StartBit */ (uint16)28u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PDCM1_PASSSIDEREARWINHOTPROTSTS     \

#endif /* COMEX_SIGNAL_RX_PDCM1_0X2CD */

#ifdef COMEX_SIGNAL_RX_PDCM1_0X2CD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PDCM1_PASSSIDEREARWINLRNSTS     \
        {  /*PDCM1 : PASSSIDEREARWINLRNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PDCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46989840u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PDCM1_PASSSIDEREARWINLRNSTS     \

#endif /* COMEX_SIGNAL_RX_PDCM1_0X2CD */

#ifdef COMEX_SIGNAL_RX_PDCM1_0X2CD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PDCM1_PASSSIDEREARWINPOSNSTS_PERC     \
        {  /*PDCM1 : PASSSIDEREARWINPOSNSTS_PERC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PDCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46995408u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PDCM1_PASSSIDEREARWINPOSNSTS_PERC     \

#endif /* COMEX_SIGNAL_RX_PDCM1_0X2CD */

#ifdef COMEX_SIGNAL_RX_PDCM1_0X2CD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PDCM1_PASSWINHOTPROTSTS     \
        {  /*PDCM1 : PASSWINHOTPROTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PDCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46989904u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PDCM1_PASSWINHOTPROTSTS     \

#endif /* COMEX_SIGNAL_RX_PDCM1_0X2CD */

#ifdef COMEX_SIGNAL_RX_PDCM1_0X2CD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PDCM1_PASSWINLRNSTS     \
        {  /*PDCM1 : PASSWINLRNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PDCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46989936u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PDCM1_PASSWINLRNSTS     \

#endif /* COMEX_SIGNAL_RX_PDCM1_0X2CD */

#ifdef COMEX_SIGNAL_RX_PDCM1_0X2CD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PDCM1_PASSWINPOSNSTS_PERC     \
        {  /*PDCM1 : PASSWINPOSNSTS_PERC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PDCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)46994384u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PDCM1_PASSWINPOSNSTS_PERC     \

#endif /* COMEX_SIGNAL_RX_PDCM1_0X2CD */

#ifdef COMEX_SIGNAL_RX_DSC4_0X2CE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSC4_DRVSEATMASSLVLSETSTS     \
        {  /*DSC4 : DRVSEATMASSLVLSETSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DSC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47057584u, \
            /*StartBit */ (uint16)42u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSC4_DRVSEATMASSLVLSETSTS     \

#endif /* COMEX_SIGNAL_RX_DSC4_0X2CE */

#ifdef COMEX_SIGNAL_RX_DSC4_0X2CE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSC4_DRVSEATMASSMODESTS     \
        {  /*DSC4 : DRVSEATMASSMODESTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DSC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47060928u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSC4_DRVSEATMASSMODESTS     \

#endif /* COMEX_SIGNAL_RX_DSC4_0X2CE */

#ifdef COMEX_SIGNAL_RX_DSC4_0X2CE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSC4_PASSSEATMASSGLVLSETSTS     \
        {  /*DSC4 : PASSSEATMASSGLVLSETSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DSC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47055536u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSC4_PASSSEATMASSGLVLSETSTS     \

#endif /* COMEX_SIGNAL_RX_DSC4_0X2CE */

#ifdef COMEX_SIGNAL_RX_DSC4_0X2CE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSC4_PASSSEATMASSGMODESTS     \
        {  /*DSC4 : PASSSEATMASSGMODESTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DSC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47056832u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSC4_PASSSEATMASSGMODESTS     \

#endif /* COMEX_SIGNAL_RX_DSC4_0X2CE */

#ifdef COMEX_SIGNAL_RX_DSC4_0X2CE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSC4_RLSEATMASSGLVLSETSTS     \
        {  /*DSC4 : RLSEATMASSGLVLSETSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DSC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47056048u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSC4_RLSEATMASSGLVLSETSTS     \

#endif /* COMEX_SIGNAL_RX_DSC4_0X2CE */

#ifdef COMEX_SIGNAL_RX_DSC4_0X2CE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSC4_RLSEATMASSGMODSTS     \
        {  /*DSC4 : RLSEATMASSGMODSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DSC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47057856u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSC4_RLSEATMASSGMODSTS     \

#endif /* COMEX_SIGNAL_RX_DSC4_0X2CE */

#ifdef COMEX_SIGNAL_RX_DSC4_0X2CE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSC4_RRSEATMASSGLVLSETSTS     \
        {  /*DSC4 : RRSEATMASSGLVLSETSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DSC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47056560u, \
            /*StartBit */ (uint16)26u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSC4_RRSEATMASSGLVLSETSTS     \

#endif /* COMEX_SIGNAL_RX_DSC4_0X2CE */

#ifdef COMEX_SIGNAL_RX_DSC4_0X2CE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSC4_RRSEATMASSGMODSTS     \
        {  /*DSC4 : RRSEATMASSGMODSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DSC4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47058880u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DSC4_RRSEATMASSGMODSTS     \

#endif /* COMEX_SIGNAL_RX_DSC4_0X2CE */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_ALC_SWTREQ_RESP     \
        {  /*IFC_FD3 : ALC_SWTREQ_RESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47126480u, \
            /*StartBit */ (uint16)190u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_ALC_SWTREQ_RESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_AUTOSPDSETSWT_RESP     \
        {  /*IFC_FD3 : AUTOSPDSETSWT_RESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47126512u, \
            /*StartBit */ (uint16)191u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_AUTOSPDSETSWT_RESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_GRID_MARK_DETN     \
        {  /*IFC_FD3 : GRID_MARK_DETN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47131232u, \
            /*StartBit */ (uint16)169u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_GRID_MARK_DETN     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_GRID_MARK_DX     \
        {  /*IFC_FD3 : GRID_MARK_DX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47173520u, \
            /*StartBit */ (uint16)207u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_GRID_MARK_DX     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_HWA_ALC_TRIG     \
        {  /*IFC_FD3 : HWA_ALC_TRIG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47129568u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_HWA_ALC_TRIG     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_HWA_INHIBITWARN     \
        {  /*IFC_FD3 : HWA_INHIBITWARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47132144u, \
            /*StartBit */ (uint16)183u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_HWA_INHIBITWARN     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_HWA_TAKOVER_REQ     \
        {  /*IFC_FD3 : HWA_TAKOVER_REQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47129184u, \
            /*StartBit */ (uint16)137u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_HWA_TAKOVER_REQ     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_HWA_TAKOVER_TRIG     \
        {  /*IFC_FD3 : HWA_TAKOVER_TRIG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47130096u, \
            /*StartBit */ (uint16)151u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_HWA_TAKOVER_TRIG     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_HWA_WARNINFODISP     \
        {  /*IFC_FD3 : HWA_WARNINFODISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47138496u, \
            /*StartBit */ (uint16)141u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_HWA_WARNINFODISP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_IDC_L2_TURNLIGHTREQ     \
        {  /*IFC_FD3 : IDC_L2_TURNLIGHTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47127456u, \
            /*StartBit */ (uint16)110u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_IDC_L2_TURNLIGHTREQ     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_IFC_LINE01_SOURCE     \
        {  /*IFC_FD3 : IFC_LINE01_SOURCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47125008u, \
            /*StartBit */ (uint16)144u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_IFC_LINE01_SOURCE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_IFC_LINE02_SOURCE     \
        {  /*IFC_FD3 : IFC_LINE02_SOURCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47125968u, \
            /*StartBit */ (uint16)174u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_IFC_LINE02_SOURCE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_LANECHNGCFMSWT_RESP     \
        {  /*IFC_FD3 : LANECHNGCFMSWT_RESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47126448u, \
            /*StartBit */ (uint16)189u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_LANECHNGCFMSWT_RESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_MRC_INTERSYSINFODISP     \
        {  /*IFC_FD3 : MRC_INTERSYSINFODISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47139392u, \
            /*StartBit */ (uint16)148u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_MRC_INTERSYSINFODISP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_MRC_TAKOVER_REQ     \
        {  /*IFC_FD3 : MRC_TAKOVER_REQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47130592u, \
            /*StartBit */ (uint16)159u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_MRC_TAKOVER_REQ     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_NOH_WARNINFODISP     \
        {  /*IFC_FD3 : NOH_WARNINFODISP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47140544u, \
            /*StartBit */ (uint16)157u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_NOH_WARNINFODISP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_NAVDECSWTRESP     \
        {  /*IFC_FD3 : NAVDECSWTRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47127600u, \
            /*StartBit */ (uint16)225u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_NAVDECSWTRESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_STOP_MARK_DETN     \
        {  /*IFC_FD3 : STOP_MARK_DETN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47131488u, \
            /*StartBit */ (uint16)173u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_STOP_MARK_DETN     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_STOP_MARK_DX     \
        {  /*IFC_FD3 : STOP_MARK_DX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47163280u, \
            /*StartBit */ (uint16)167u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_STOP_MARK_DX     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRRESP     \
        {  /*IFC_FD3 : TSRRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47122928u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRRESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRSPDLIM     \
        {  /*IFC_FD3 : TSRSPDLIM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47131616u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRSPDLIM     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRSPDLIMCFDC     \
        {  /*IFC_FD3 : TSRSPDLIMCFDC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47125280u, \
            /*StartBit */ (uint16)76u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRSPDLIMCFDC     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRSPDLIMSTS     \
        {  /*IFC_FD3 : TSRSPDLIMSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47125600u, \
            /*StartBit */ (uint16)81u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRSPDLIMSTS     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRSPDLIMUNIT     \
        {  /*IFC_FD3 : TSRSPDLIMUNIT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47125408u, \
            /*StartBit */ (uint16)78u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRSPDLIMUNIT     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRSPDLIMWARN     \
        {  /*IFC_FD3 : TSRSPDLIMWARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47123632u, \
            /*StartBit */ (uint16)101u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRSPDLIMWARN     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRSTS     \
        {  /*IFC_FD3 : TSRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47125168u, \
            /*StartBit */ (uint16)74u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRSTS     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRTRFCSIGNVAL     \
        {  /*IFC_FD3 : TSRTRFCSIGNVAL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47144320u, \
            /*StartBit */ (uint16)93u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRTRFCSIGNVAL     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRTRFCSIGNVALCFDC     \
        {  /*IFC_FD3 : TSRTRFCSIGNVALCFDC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47126496u, \
            /*StartBit */ (uint16)95u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRTRFCSIGNVALCFDC     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRWARNRESP     \
        {  /*IFC_FD3 : TSRWARNRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47123856u, \
            /*StartBit */ (uint16)108u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSRWARNRESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSR_SNVTY     \
        {  /*IFC_FD3 : TSR_SNVTY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47133264u, \
            /*StartBit */ (uint16)100u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSR_SNVTY     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSR_TRAFFIC_LIGHT     \
        {  /*IFC_FD3 : TSR_TRAFFIC_LIGHT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47134112u, \
            /*StartBit */ (uint16)214u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSR_TRAFFIC_LIGHT     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSR_TRAFFIC_LIGHT_LE     \
        {  /*IFC_FD3 : TSR_TRAFFIC_LIGHT_LE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47133856u, \
            /*StartBit */ (uint16)210u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSR_TRAFFIC_LIGHT_LE     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSR_TRAFFIC_LIGHT_POSN     \
        {  /*IFC_FD3 : TSR_TRAFFIC_LIGHT_POSN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47130208u, \
            /*StartBit */ (uint16)153u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSR_TRAFFIC_LIGHT_POSN     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSR_TRAFFIC_LIGHT_RI     \
        {  /*IFC_FD3 : TSR_TRAFFIC_LIGHT_RI */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47135136u, \
            /*StartBit */ (uint16)230u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSR_TRAFFIC_LIGHT_RI     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSR_TRAFFIC_LIGHT_THROUGH     \
        {  /*IFC_FD3 : TSR_TRAFFIC_LIGHT_THROUGH */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47133984u, \
            /*StartBit */ (uint16)212u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_TSR_TRAFFIC_LIGHT_THROUGH     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_USRMANSTS_RESP     \
        {  /*IFC_FD3 : USRMANSTS_RESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47143488u, \
            /*StartBit */ (uint16)180u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_USRMANSTS_RESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_VOICEBRDCSWT_RESP     \
        {  /*IFC_FD3 : VOICEBRDCSWT_RESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47126032u, \
            /*StartBit */ (uint16)176u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_VOICEBRDCSWT_RESP     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_ZEBRA_MARK_DETN     \
        {  /*IFC_FD3 : ZEBRA_MARK_DETN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47131360u, \
            /*StartBit */ (uint16)171u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_ZEBRA_MARK_DETN     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_IFC_FD3_0X2CF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_ZEBRA_MARK_DX     \
        {  /*IFC_FD3 : ZEBRA_MARK_DX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IFC_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47177616u, \
            /*StartBit */ (uint16)223u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IFC_FD3_ZEBRA_MARK_DX     \

#endif /* COMEX_SIGNAL_RX_IFC_FD3_0X2CF */

#ifdef COMEX_SIGNAL_RX_AC7_0X2D0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC7_FG_CHAN1TYP     \
        {  /*AC7 : FG_CHAN1TYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47187904u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC7_FG_CHAN1TYP     \

#endif /* COMEX_SIGNAL_RX_AC7_0X2D0 */

#ifdef COMEX_SIGNAL_RX_AC7_0X2D0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC7_FG_CHAN2TYP     \
        {  /*AC7 : FG_CHAN2TYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47187392u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC7_FG_CHAN2TYP     \

#endif /* COMEX_SIGNAL_RX_AC7_0X2D0 */

#ifdef COMEX_SIGNAL_RX_AC7_0X2D0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC7_FG_CHAN3TYP     \
        {  /*AC7 : FG_CHAN3TYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47188928u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC7_FG_CHAN3TYP     \

#endif /* COMEX_SIGNAL_RX_AC7_0X2D0 */

#ifdef COMEX_SIGNAL_RX_AC7_0X2D0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC7_L_FGACHAN1ILLEGALITYSTS     \
        {  /*AC7 : L_FGACHAN1ILLEGALITYSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47187280u, \
            /*StartBit */ (uint16)42u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC7_L_FGACHAN1ILLEGALITYSTS     \

#endif /* COMEX_SIGNAL_RX_AC7_0X2D0 */

#ifdef COMEX_SIGNAL_RX_AC7_0X2D0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC7_L_FGACHAN2ILLEGALITYSTS     \
        {  /*AC7 : L_FGACHAN2ILLEGALITYSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47187248u, \
            /*StartBit */ (uint16)41u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC7_L_FGACHAN2ILLEGALITYSTS     \

#endif /* COMEX_SIGNAL_RX_AC7_0X2D0 */

#ifdef COMEX_SIGNAL_RX_AC7_0X2D0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC7_L_FGACHAN3ILLEGALITYSTS     \
        {  /*AC7 : L_FGACHAN3ILLEGALITYSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47187216u, \
            /*StartBit */ (uint16)40u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC7_L_FGACHAN3ILLEGALITYSTS     \

#endif /* COMEX_SIGNAL_RX_AC7_0X2D0 */

#ifdef COMEX_SIGNAL_RX_SCM1_0X2D1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_SCM1_DRVSEATHEATSTS     \
        {  /*SCM1 : DRVSEATHEATSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_SCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47252448u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_SCM1_DRVSEATHEATSTS     \

#endif /* COMEX_SIGNAL_RX_SCM1_0X2D1 */

#ifdef COMEX_SIGNAL_RX_SCM1_0X2D1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_SCM1_DRVSEATVENTNSTS     \
        {  /*SCM1 : DRVSEATVENTNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_SCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47252192u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_SCM1_DRVSEATVENTNSTS     \

#endif /* COMEX_SIGNAL_RX_SCM1_0X2D1 */

#ifdef COMEX_SIGNAL_RX_SCM1_0X2D1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_SCM1_PASSSEATHEATSTS     \
        {  /*SCM1 : PASSSEATHEATSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_SCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47252320u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_SCM1_PASSSEATHEATSTS     \

#endif /* COMEX_SIGNAL_RX_SCM1_0X2D1 */

#ifdef COMEX_SIGNAL_RX_SCM1_0X2D1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_SCM1_PASSSEATVENTNSTS     \
        {  /*SCM1 : PASSSEATVENTNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_SCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47252064u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_SCM1_PASSSEATVENTNSTS     \

#endif /* COMEX_SIGNAL_RX_SCM1_0X2D1 */

#ifdef COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP4_ANC1_ANCSWTSTATUS     \
        {  /*AMP4_ANC1 : ANCSWTSTATUS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP4_ANC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47318864u, \
            /*StartBit */ (uint16)58u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP4_ANC1_ANCSWTSTATUS     \

#endif /* COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2 */

#ifdef COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP4_ANC1_AUDIOCHANMODSTS     \
        {  /*AMP4_ANC1 : AUDIOCHANMODSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP4_ANC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47320672u, \
            /*StartBit */ (uint16)57u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP4_ANC1_AUDIOCHANMODSTS     \

#endif /* COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2 */

#ifdef COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP4_ANC1_ICCSWTSTS     \
        {  /*AMP4_ANC1 : ICCSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP4_ANC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47318896u, \
            /*StartBit */ (uint16)59u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP4_ANC1_ICCSWTSTS     \

#endif /* COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2 */

#ifdef COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP4_ANC1_MICROPHONE_CHA1DTCINFO     \
        {  /*AMP4_ANC1 : MICROPHONE_CHA1DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP4_ANC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47319024u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP4_ANC1_MICROPHONE_CHA1DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2 */

#ifdef COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP4_ANC1_MICROPHONE_CHA2DTCINFO     \
        {  /*AMP4_ANC1 : MICROPHONE_CHA2DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP4_ANC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47318992u, \
            /*StartBit */ (uint16)62u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP4_ANC1_MICROPHONE_CHA2DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2 */

#ifdef COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP4_ANC1_MICROPHONE_CHA3DTCINFO     \
        {  /*AMP4_ANC1 : MICROPHONE_CHA3DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP4_ANC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47318960u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP4_ANC1_MICROPHONE_CHA3DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2 */

#ifdef COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP4_ANC1_MICROPHONE_CHA4DTCINFO     \
        {  /*AMP4_ANC1 : MICROPHONE_CHA4DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP4_ANC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47318928u, \
            /*StartBit */ (uint16)60u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP4_ANC1_MICROPHONE_CHA4DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP4_ANC1_0X2D2 */

#ifdef COMEX_SIGNAL_RX_ECM11_0X2D3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM11_EWP_ERR     \
        {  /*ECM11 : EWP_ERR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM11, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47383568u, \
            /*StartBit */ (uint16)32u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM11_EWP_ERR     \

#endif /* COMEX_SIGNAL_RX_ECM11_0X2D3 */

#ifdef COMEX_SIGNAL_RX_ECM11_0X2D3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM11_ENGSPD_FORIP     \
        {  /*ECM11 : ENGSPD_FORIP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM11, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47406848u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM11_ENGSPD_FORIP     \

#endif /* COMEX_SIGNAL_RX_ECM11_0X2D3 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_CMPLXINSCT     \
        {  /*HUT23 : ADAS_STUB_CMPLXINSCT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_CmplxInsct, \
            /*SignalId */ (uint32)47713120u, \
            /*StartBit */ (uint16)45u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_CMPLXINSCT     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_CYCCNT     \
        {  /*HUT23 : ADAS_STUB_CYCCNT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_CycCnt, \
            /*SignalId */ (uint32)47711712u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_CYCCNT     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_FORMOFWAY     \
        {  /*HUT23 : ADAS_STUB_FORMOFWAY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_FormOfWay, \
            /*SignalId */ (uint32)47715776u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_FORMOFWAY     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_FUNCROADCLASS     \
        {  /*HUT23 : ADAS_STUB_FUNCROADCLASS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_FuncRoadClass, \
            /*SignalId */ (uint32)47712432u, \
            /*StartBit */ (uint16)34u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_FUNCROADCLASS     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_LASTSTUB     \
        {  /*HUT23 : ADAS_STUB_LASTSTUB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_LastStub, \
            /*SignalId */ (uint32)47712240u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_LASTSTUB     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_MSGTYP     \
        {  /*HUT23 : ADAS_STUB_MSGTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_MsgTyp, \
            /*SignalId */ (uint32)47710704u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_MSGTYP     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_NUMOFLANEDRVDIR     \
        {  /*HUT23 : ADAS_STUB_NUMOFLANEDRVDIR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_NumOfLaneDrvDir, \
            /*SignalId */ (uint32)47713968u, \
            /*StartBit */ (uint16)58u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_NUMOFLANEDRVDIR     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_NUMOFLANEOPPDIR     \
        {  /*HUT23 : ADAS_STUB_NUMOFLANEOPPDIR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_NumOfLaneOppDir, \
            /*SignalId */ (uint32)47714080u, \
            /*StartBit */ (uint16)60u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_NUMOFLANEOPPDIR     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_OFFSET     \
        {  /*HUT23 : ADAS_STUB_OFFSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_Offset, \
            /*SignalId */ (uint32)47711440u, \
            /*StartBit */ (uint16)4u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_OFFSET     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_PARTOFCALCROUTE     \
        {  /*HUT23 : ADAS_STUB_PARTOFCALCROUTE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_PartOfCalcRoute, \
            /*SignalId */ (uint32)47713248u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_PARTOFCALCROUTE     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_PATHIDX     \
        {  /*HUT23 : ADAS_STUB_PATHIDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_PathIdx, \
            /*SignalId */ (uint32)47712992u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_PATHIDX     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_RELPROBB     \
        {  /*HUT23 : ADAS_STUB_RELPROBB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_RelProbb, \
            /*SignalId */ (uint32)47715280u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_RELPROBB     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_RETR     \
        {  /*HUT23 : ADAS_STUB_RETR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_Retr, \
            /*SignalId */ (uint32)47711024u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_RETR     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_RTOFWAY     \
        {  /*HUT23 : ADAS_STUB_RTOFWAY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_RtOfWay, \
            /*SignalId */ (uint32)47714208u, \
            /*StartBit */ (uint16)62u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_RTOFWAY     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_STUBPATHIDX     \
        {  /*HUT23 : ADAS_STUB_STUBPATHIDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_StubPathIdx, \
            /*SignalId */ (uint32)47714272u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_STUBPATHIDX     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_TURNANGL     \
        {  /*HUT23 : ADAS_STUB_TURNANGL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_TurnAngl, \
            /*SignalId */ (uint32)47724416u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_TURNANGL     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_UPDATE     \
        {  /*HUT23 : ADAS_STUB_UPDATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT23, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Stub_Update, \
            /*SignalId */ (uint32)47710992u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_UPDATE     \

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_RX_EDC1_0X2D9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EDC1_CURRDAMPRMODE     \
        {  /*EDC1 : CURRDAMPRMODE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EDC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47776752u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EDC1_CURRDAMPRMODE     \

#endif /* COMEX_SIGNAL_RX_EDC1_0X2D9 */

#ifdef COMEX_SIGNAL_RX_EDC1_0X2D9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EDC1_WARNLMPREQ     \
        {  /*EDC1 : WARNLMPREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_EDC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)47776144u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EDC1_WARNLMPREQ     \

#endif /* COMEX_SIGNAL_RX_EDC1_0X2D9 */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_BRDG     \
        {  /*HUT22 : ADAS_SEG_BRDG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_Brdg, \
            /*SignalId */ (uint32)47843168u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_BRDG     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_BUILDUPAREA     \
        {  /*HUT22 : ADAS_SEG_BUILDUPAREA */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_BuildUpArea, \
            /*SignalId */ (uint32)47843040u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_BUILDUPAREA     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_CMPLXINSCT     \
        {  /*HUT22 : ADAS_SEG_CMPLXINSCT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_CmplxInsct, \
            /*SignalId */ (uint32)47844192u, \
            /*StartBit */ (uint16)45u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_CMPLXINSCT     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_CYCCNT     \
        {  /*HUT22 : ADAS_SEG_CYCCNT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_CycCnt, \
            /*SignalId */ (uint32)47842784u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_CYCCNT     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_DIVIDEROAD     \
        {  /*HUT22 : ADAS_SEG_DIVIDEROAD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_DivideRoad, \
            /*SignalId */ (uint32)47845280u, \
            /*StartBit */ (uint16)62u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_DIVIDEROAD     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_EFFSPDLMT     \
        {  /*HUT22 : ADAS_SEG_EFFSPDLMT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_EffSpdLmt, \
            /*SignalId */ (uint32)47848400u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_EFFSPDLMT     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_EFFSPDLMTTYP     \
        {  /*HUT22 : ADAS_SEG_EFFSPDLMTTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_EffSpdLmtTyp, \
            /*SignalId */ (uint32)47844528u, \
            /*StartBit */ (uint16)50u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_EFFSPDLMTTYP     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_FORMOFWAY     \
        {  /*HUT22 : ADAS_SEG_FORMOFWAY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_FormOfWay, \
            /*SignalId */ (uint32)47846848u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_FORMOFWAY     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_FUNCROADCLASS     \
        {  /*HUT22 : ADAS_SEG_FUNCROADCLASS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_FuncRoadClass, \
            /*SignalId */ (uint32)47843504u, \
            /*StartBit */ (uint16)34u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_FUNCROADCLASS     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_MSGTYP     \
        {  /*HUT22 : ADAS_SEG_MSGTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_MsgTyp, \
            /*SignalId */ (uint32)47841776u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_MSGTYP     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_NUMOFLANEDRVDIR     \
        {  /*HUT22 : ADAS_SEG_NUMOFLANEDRVDIR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_NumOfLaneDrvDir, \
            /*SignalId */ (uint32)47845040u, \
            /*StartBit */ (uint16)58u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_NUMOFLANEDRVDIR     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_NUMOFLANEOPPDIR     \
        {  /*HUT22 : ADAS_SEG_NUMOFLANEOPPDIR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_NumOfLaneOppDir, \
            /*SignalId */ (uint32)47845152u, \
            /*StartBit */ (uint16)60u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_NUMOFLANEOPPDIR     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_OFFSET     \
        {  /*HUT22 : ADAS_SEG_OFFSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_Offset, \
            /*SignalId */ (uint32)47842512u, \
            /*StartBit */ (uint16)4u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_OFFSET     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_PARTOFCALCROUTE     \
        {  /*HUT22 : ADAS_SEG_PARTOFCALCROUTE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_PartOfCalcRoute, \
            /*SignalId */ (uint32)47844320u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_PARTOFCALCROUTE     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_PATHIDX     \
        {  /*HUT22 : ADAS_SEG_PATHIDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_PathIdx, \
            /*SignalId */ (uint32)47844064u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_PATHIDX     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_RELPROBB     \
        {  /*HUT22 : ADAS_SEG_RELPROBB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_RelProbb, \
            /*SignalId */ (uint32)47846352u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_RELPROBB     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_RETR     \
        {  /*HUT22 : ADAS_SEG_RETR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_Retr, \
            /*SignalId */ (uint32)47842096u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_RETR     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_TUNNEL     \
        {  /*HUT22 : ADAS_SEG_TUNNEL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_Tunnel, \
            /*SignalId */ (uint32)47843296u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_TUNNEL     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_UPDATE     \
        {  /*HUT22 : ADAS_SEG_UPDATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_Seg_Update, \
            /*SignalId */ (uint32)47842064u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_UPDATE     \

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_ACCURCLASS     \
        {  /*HUT21 : ADAS_PROFSHORT_ACCURCLASS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT21, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_AccurClass, \
            /*SignalId */ (uint32)48040416u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_ACCURCLASS     \

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_CTRLPOINT     \
        {  /*HUT21 : ADAS_PROFSHORT_CTRLPOINT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT21, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_CtrlPoint, \
            /*SignalId */ (uint32)48038736u, \
            /*StartBit */ (uint16)26u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_CTRLPOINT     \

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_CYCCNT     \
        {  /*HUT21 : ADAS_PROFSHORT_CYCCNT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT21, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_CycCnt, \
            /*SignalId */ (uint32)48039392u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_CYCCNT     \

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_DIST1     \
        {  /*HUT21 : ADAS_PROFSHORT_DIST1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT21, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_Dist1, \
            /*SignalId */ (uint32)48047520u, \
            /*StartBit */ (uint16)37u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_DIST1     \

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_MSGTYP     \
        {  /*HUT21 : ADAS_PROFSHORT_MSGTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT21, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_MsgTyp, \
            /*SignalId */ (uint32)48038384u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_MSGTYP     \

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_OFFSET     \
        {  /*HUT21 : ADAS_PROFSHORT_OFFSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT21, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_Offset, \
            /*SignalId */ (uint32)48039120u, \
            /*StartBit */ (uint16)4u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_OFFSET     \

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_PATHIDX     \
        {  /*HUT21 : ADAS_PROFSHORT_PATHIDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT21, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_PathIdx, \
            /*SignalId */ (uint32)48040672u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_PATHIDX     \

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_PROFTYP     \
        {  /*HUT21 : ADAS_PROFSHORT_PROFTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT21, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_ProfTyp, \
            /*SignalId */ (uint32)48041936u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_PROFTYP     \

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_RETR     \
        {  /*HUT21 : ADAS_PROFSHORT_RETR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT21, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_Retr, \
            /*SignalId */ (uint32)48038704u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_RETR     \

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_UPDATE     \
        {  /*HUT21 : ADAS_PROFSHORT_UPDATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT21, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_Update, \
            /*SignalId */ (uint32)48038672u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_UPDATE     \

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_VALUE0     \
        {  /*HUT21 : ADAS_PROFSHORT_VALUE0 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT21, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_Value0, \
            /*SignalId */ (uint32)48049056u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_VALUE0     \

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_VALUE1     \
        {  /*HUT21 : ADAS_PROFSHORT_VALUE1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT21, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfShort_Value1, \
            /*SignalId */ (uint32)48050592u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_VALUE1     \

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_CTRLPOINT     \
        {  /*HUT20 : ADAS_PROFLONG_CTRLPOINT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT20, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_CtrlPoint, \
            /*SignalId */ (uint32)48104272u, \
            /*StartBit */ (uint16)26u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_CTRLPOINT     \

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_CYCCNT     \
        {  /*HUT20 : ADAS_PROFLONG_CYCCNT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT20, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_CycCnt, \
            /*SignalId */ (uint32)48104928u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_CYCCNT     \

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_MSGTYP     \
        {  /*HUT20 : ADAS_PROFLONG_MSGTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT20, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_MsgTyp, \
            /*SignalId */ (uint32)48103920u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_MSGTYP     \

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_OFFSET     \
        {  /*HUT20 : ADAS_PROFLONG_OFFSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT20, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_Offset, \
            /*SignalId */ (uint32)48104656u, \
            /*StartBit */ (uint16)4u, \
            /*BitLength*/ (uint16)13u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_OFFSET     \

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_PATHIDX     \
        {  /*HUT20 : ADAS_PROFLONG_PATHIDX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT20, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_PathIdx, \
            /*SignalId */ (uint32)48106208u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_PATHIDX     \

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_PROFTYP     \
        {  /*HUT20 : ADAS_PROFLONG_PROFTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT20, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_ProfTyp, \
            /*SignalId */ (uint32)48107472u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_PROFTYP     \

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_RETR     \
        {  /*HUT20 : ADAS_PROFLONG_RETR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT20, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_Retr, \
            /*SignalId */ (uint32)48104240u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_RETR     \

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_UPDATE     \
        {  /*HUT20 : ADAS_PROFLONG_UPDATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT20, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_Update, \
            /*SignalId */ (uint32)48104208u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_UPDATE     \

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_VALUE     \
        {  /*HUT20 : ADAS_PROFLONG_VALUE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT20, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ADAS_ProfLong_Value, \
            /*SignalId */ (uint32)48143872u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)32u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_VALUE     \

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT51_0X2E9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_BRICMP     \
        {  /*HUT51 : BRICMP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT51, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)48825792u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_BriCmp_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_BRICMP     \

#endif /* COMEX_SIGNAL_TX_HUT51_0X2E9 */

#ifdef COMEX_SIGNAL_TX_HUT51_0X2E9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_DAYNIGHTMOD     \
        {  /*HUT51 : DAYNIGHTMOD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT51, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)48824720u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_DAYNIGHTMOD     \

#endif /* COMEX_SIGNAL_TX_HUT51_0X2E9 */

#ifdef COMEX_SIGNAL_TX_HUT51_0X2E9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_DIALSTYLE     \
        {  /*HUT51 : DIALSTYLE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT51, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)48825328u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_DIALSTYLE     \

#endif /* COMEX_SIGNAL_TX_HUT51_0X2E9 */

#ifdef COMEX_SIGNAL_TX_HUT51_0X2E9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_DRVSEATLIEFLATONEBTN     \
        {  /*HUT51 : DRVSEATLIEFLATONEBTN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT51, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)48825329u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_DRVSEATLIEFLATONEBTN     \

#endif /* COMEX_SIGNAL_TX_HUT51_0X2E9 */

#ifdef COMEX_SIGNAL_TX_HUT51_0X2E9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_DRVSEATRSTSWT     \
        {  /*HUT51 : DRVSEATRSTSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT51, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)48825264u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_DRVSEATRSTSWT     \

#endif /* COMEX_SIGNAL_TX_HUT51_0X2E9 */

#ifdef COMEX_SIGNAL_TX_HUT51_0X2E9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_NATURALWINDMODREQ     \
        {  /*HUT51 : NATURALWINDMODREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT51, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)48825824u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_NaturalWindModReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_NATURALWINDMODREQ     \

#endif /* COMEX_SIGNAL_TX_HUT51_0X2E9 */

#ifdef COMEX_SIGNAL_TX_HUT51_0X2E9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_PASSSEATLIEFLATONEBTN     \
        {  /*HUT51 : PASSSEATLIEFLATONEBTN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT51, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)48825296u, \
            /*StartBit */ (uint16)30u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_PASSSEATLIEFLATONEBTN     \

#endif /* COMEX_SIGNAL_TX_HUT51_0X2E9 */

#ifdef COMEX_SIGNAL_TX_HUT51_0X2E9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_PASSSEATRSTSWT     \
        {  /*HUT51 : PASSSEATRSTSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT51, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)48825232u, \
            /*StartBit */ (uint16)28u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_PASSSEATRSTSWT     \

#endif /* COMEX_SIGNAL_TX_HUT51_0X2E9 */

#ifdef COMEX_SIGNAL_TX_DVR_FD1_0X2EC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DVR_FD1_DVRREMTCNSTS     \
        {  /*DVR_FD1 : DVRREMTCNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DVR_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49022768u, \
            /*StartBit */ (uint16)28u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DVR_FD1_DVRREMTCNSTS     \

#endif /* COMEX_SIGNAL_TX_DVR_FD1_0X2EC */

#ifdef COMEX_SIGNAL_TX_DVR_FD1_0X2EC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DVR_FD1_DVRSN     \
        {  /*DVR_FD1 : DVRSN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DVR_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49094400u, \
            /*StartBit */ (uint16)71u, \
            /*BitLength*/ (uint16)48u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DVR_FD1_DVRSN     \

#endif /* COMEX_SIGNAL_TX_DVR_FD1_0X2EC */

#ifdef COMEX_SIGNAL_TX_DVR_FD1_0X2EC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DVR_FD1_DVRSTS     \
        {  /*DVR_FD1 : DVRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DVR_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49022912u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DVR_FD1_DVRSTS     \

#endif /* COMEX_SIGNAL_TX_DVR_FD1_0X2EC */

#ifdef COMEX_SIGNAL_TX_DVR_FD1_0X2EC

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DVR_FD1_DVR_360VIDEOCAPTUREREQ     \
        {  /*DVR_FD1 : DVR_360VIDEOCAPTUREREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DVR_FD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49021232u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DVR_FD1_DVR_360VIDEOCAPTUREREQ     \

#endif /* COMEX_SIGNAL_TX_DVR_FD1_0X2EC */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_AVW     \
        {  /*T_BOX_FD10 : V2X_AVW */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49285616u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_AVW     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_BSW     \
        {  /*T_BOX_FD10 : V2X_BSW */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49284800u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_BSW     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_CLW     \
        {  /*T_BOX_FD10 : V2X_CLW */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49290208u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_CLW     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_DNPW     \
        {  /*T_BOX_FD10 : V2X_DNPW */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49285216u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_DNPW     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_EBW     \
        {  /*T_BOX_FD10 : V2X_EBW */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49284576u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_EBW     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_EVW     \
        {  /*T_BOX_FD10 : V2X_EVW */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49285424u, \
            /*StartBit */ (uint16)36u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_EVW     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_FCW     \
        {  /*T_BOX_FD10 : V2X_FCW */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49284064u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_FCW     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_GLOSA     \
        {  /*T_BOX_FD10 : V2X_GLOSA */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49305472u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_GLOSA     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_HLW     \
        {  /*T_BOX_FD10 : V2X_HLW */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49289168u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_HLW     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_ICW     \
        {  /*T_BOX_FD10 : V2X_ICW */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49285824u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_ICW     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_IVSW     \
        {  /*T_BOX_FD10 : V2X_IVSW */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49291136u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_IVSW     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_LCW     \
        {  /*T_BOX_FD10 : V2X_LCW */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49283680u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_LCW     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_LTA     \
        {  /*T_BOX_FD10 : V2X_LTA */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49284192u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_LTA     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_RLVW     \
        {  /*T_BOX_FD10 : V2X_RLVW */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49286240u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_RLVW     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL1_LIGHTCOLOR     \
        {  /*T_BOX_FD10 : V2X_SL1_LIGHTCOLOR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49294784u, \
            /*StartBit */ (uint16)91u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL1_LIGHTCOLOR     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL1_LIGHTTIM     \
        {  /*T_BOX_FD10 : V2X_SL1_LIGHTTIM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49336064u, \
            /*StartBit */ (uint16)103u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL1_LIGHTTIM     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL1_LIGHTTYP     \
        {  /*T_BOX_FD10 : V2X_SL1_LIGHTTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49295296u, \
            /*StartBit */ (uint16)95u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL1_LIGHTTYP     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL2_LIGHTCOLOR     \
        {  /*T_BOX_FD10 : V2X_SL2_LIGHTCOLOR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49297856u, \
            /*StartBit */ (uint16)115u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL2_LIGHTCOLOR     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL2_LIGHTTIM     \
        {  /*T_BOX_FD10 : V2X_SL2_LIGHTTIM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49356544u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL2_LIGHTTIM     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL2_LIGHTTYP     \
        {  /*T_BOX_FD10 : V2X_SL2_LIGHTTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49298368u, \
            /*StartBit */ (uint16)119u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL2_LIGHTTYP     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL3_LIGHTCOLOR     \
        {  /*T_BOX_FD10 : V2X_SL3_LIGHTCOLOR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49302976u, \
            /*StartBit */ (uint16)155u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL3_LIGHTCOLOR     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL3_LIGHTTIM     \
        {  /*T_BOX_FD10 : V2X_SL3_LIGHTTIM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49368832u, \
            /*StartBit */ (uint16)167u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL3_LIGHTTIM     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL3_LIGHTTYP     \
        {  /*T_BOX_FD10 : V2X_SL3_LIGHTTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49303488u, \
            /*StartBit */ (uint16)159u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL3_LIGHTTYP     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL4_LIGHTCOLOR     \
        {  /*T_BOX_FD10 : V2X_SL4_LIGHTCOLOR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49306048u, \
            /*StartBit */ (uint16)179u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL4_LIGHTCOLOR     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL4_LIGHTTIM     \
        {  /*T_BOX_FD10 : V2X_SL4_LIGHTTIM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49307584u, \
            /*StartBit */ (uint16)191u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL4_LIGHTTIM     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL4_LIGHTTYP     \
        {  /*T_BOX_FD10 : V2X_SL4_LIGHTTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49306560u, \
            /*StartBit */ (uint16)183u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL4_LIGHTTYP     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL5_LIGHTCOLOR     \
        {  /*T_BOX_FD10 : V2X_SL5_LIGHTCOLOR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49311680u, \
            /*StartBit */ (uint16)223u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL5_LIGHTCOLOR     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL5_LIGHTTIM     \
        {  /*T_BOX_FD10 : V2X_SL5_LIGHTTIM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49401600u, \
            /*StartBit */ (uint16)231u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL5_LIGHTTIM     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL5_LIGHTTYP     \
        {  /*T_BOX_FD10 : V2X_SL5_LIGHTTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49389312u, \
            /*StartBit */ (uint16)207u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL5_LIGHTTYP     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL6_LIGHTCOLOR     \
        {  /*T_BOX_FD10 : V2X_SL6_LIGHTCOLOR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49314752u, \
            /*StartBit */ (uint16)247u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL6_LIGHTCOLOR     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL6_LIGHTTIM     \
        {  /*T_BOX_FD10 : V2X_SL6_LIGHTTIM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49422080u, \
            /*StartBit */ (uint16)271u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL6_LIGHTTIM     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL6_LIGHTTYP     \
        {  /*T_BOX_FD10 : V2X_SL6_LIGHTTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49311168u, \
            /*StartBit */ (uint16)219u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL6_LIGHTTYP     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL7_LIGHTCOLOR     \
        {  /*T_BOX_FD10 : V2X_SL7_LIGHTCOLOR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49315776u, \
            /*StartBit */ (uint16)255u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL7_LIGHTCOLOR     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL7_LIGHTTIM     \
        {  /*T_BOX_FD10 : V2X_SL7_LIGHTTIM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49430272u, \
            /*StartBit */ (uint16)287u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL7_LIGHTTIM     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL7_LIGHTTYP     \
        {  /*T_BOX_FD10 : V2X_SL7_LIGHTTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49314240u, \
            /*StartBit */ (uint16)243u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL7_LIGHTTYP     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL8_LIGHTCOLOR     \
        {  /*T_BOX_FD10 : V2X_SL8_LIGHTCOLOR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49321408u, \
            /*StartBit */ (uint16)299u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL8_LIGHTCOLOR     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL8_LIGHTTIM     \
        {  /*T_BOX_FD10 : V2X_SL8_LIGHTTIM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49454848u, \
            /*StartBit */ (uint16)335u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL8_LIGHTTIM     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL8_LIGHTTYP     \
        {  /*T_BOX_FD10 : V2X_SL8_LIGHTTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49321920u, \
            /*StartBit */ (uint16)303u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL8_LIGHTTYP     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SLW     \
        {  /*T_BOX_FD10 : V2X_SLW */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49293280u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SLW     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL_OF_VEH     \
        {  /*T_BOX_FD10 : V2X_SL_OF_VEH */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49322944u, \
            /*StartBit */ (uint16)311u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_SL_OF_VEH     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_TJW     \
        {  /*T_BOX_FD10 : V2X_TJW */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49285808u, \
            /*StartBit */ (uint16)42u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_TJW     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_VRUCW     \
        {  /*T_BOX_FD10 : V2X_VRUCW */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_Box_FD10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49291200u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD10_V2X_VRUCW     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD10_0X2F0 */

#ifdef COMEX_SIGNAL_RX_DDCM3_0X2F7

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DDCM3_DRVSIDEREARWINPOSNSTS_PERC     \
        {  /*DDCM3 : DRVSIDEREARWINPOSNSTS_PERC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_DDCM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49743824u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DDCM3_DRVSIDEREARWINPOSNSTS_PERC     \

#endif /* COMEX_SIGNAL_RX_DDCM3_0X2F7 */

#ifdef COMEX_SIGNAL_RX_AC6_0X2F8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC6_L_FGACHANTYPSTS     \
        {  /*AC6 : L_FGACHANTYPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49810784u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC6_L_FGACHANTYPSTS     \

#endif /* COMEX_SIGNAL_RX_AC6_0X2F8 */

#ifdef COMEX_SIGNAL_RX_AC6_0X2F8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC6_L_FGAENASTS     \
        {  /*AC6 : L_FGAENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49808400u, \
            /*StartBit */ (uint16)32u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC6_L_FGAENASTS     \

#endif /* COMEX_SIGNAL_RX_AC6_0X2F8 */

#ifdef COMEX_SIGNAL_RX_AC6_0X2F8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC6_L_FGALVLRESP     \
        {  /*AC6 : L_FGALVLRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49810912u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC6_L_FGALVLRESP     \

#endif /* COMEX_SIGNAL_RX_AC6_0X2F8 */

#ifdef COMEX_SIGNAL_RX_AC6_0X2F8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC6_L_PM25INAIRQLTYLVL     \
        {  /*AC6 : L_PM25INAIRQLTYLVL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49808880u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC6_L_PM25INAIRQLTYLVL     \

#endif /* COMEX_SIGNAL_RX_AC6_0X2F8 */

#ifdef COMEX_SIGNAL_RX_AC6_0X2F8

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC6_L_PM25INDENS     \
        {  /*AC6 : L_PM25INDENS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49812640u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC6_L_PM25INDENS     \

#endif /* COMEX_SIGNAL_RX_AC6_0X2F8 */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_ACSTSREQ     \
        {  /*HCU_PT4 : HCU_ACSTSREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49941664u, \
            /*StartBit */ (uint16)50u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_ACSTSREQ     \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_CONNECTCHRGLINE_INDCN     \
        {  /*HCU_PT4 : HCU_CONNECTCHRGLINE_INDCN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49939568u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_CONNECTCHRGLINE_INDCN     \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_EGYRECFB     \
        {  /*HCU_PT4 : HCU_EGYRECFB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49941472u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_EGYRECFB     \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_ENERSAVEPOWERMOD     \
        {  /*HCU_PT4 : HCU_ENERSAVEPOWERMOD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49940320u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_ENERSAVEPOWERMOD     \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_GEARCHNGPORNTXT     \
        {  /*HCU_PT4 : HCU_GEARCHNGPORNTXT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49939504u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_GEARCHNGPORNTXT     \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_INHBCHRGINFO     \
        {  /*HCU_PT4 : HCU_INHBCHRGINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49939856u, \
            /*StartBit */ (uint16)44u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_INHBCHRGINFO     \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_OPDFAIL     \
        {  /*HCU_PT4 : HCU_OPDFAIL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49940448u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_OPDFAIL     \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_OILTANKCOVERSTS     \
        {  /*HCU_PT4 : HCU_OILTANKCOVERSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49939888u, \
            /*StartBit */ (uint16)45u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_OILTANKCOVERSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_REFUREQ     \
        {  /*HCU_PT4 : HCU_REFUREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49939952u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_REFUREQ     \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_REMOVECHRGLINE_INDCN     \
        {  /*HCU_PT4 : HCU_REMOVECHRGLINE_INDCN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49939216u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_REMOVECHRGLINE_INDCN     \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_SOCLOW_INDCN     \
        {  /*HCU_PT4 : HCU_SOCLOW_INDCN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49939248u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_SOCLOW_INDCN     \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_SHIFT_P_INDCN     \
        {  /*HCU_PT4 : HCU_SHIFT_P_INDCN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49939600u, \
            /*StartBit */ (uint16)36u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_SHIFT_P_INDCN     \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_TOTALSCORE_P0     \
        {  /*HCU_PT4 : HCU_TOTALSCORE_P0 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49939760u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_TOTALSCORE_P0     \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_IMDTLYCHRGSTS     \
        {  /*HCU_PT4 : IMDTLYCHRGSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49939536u, \
            /*StartBit */ (uint16)34u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_IMDTLYCHRGSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_HCU_PT4_0X2FA

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_OPDPARKWARNREQ     \
        {  /*HCU_PT4 : OPDPARKWARNREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_PT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)49939312u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_OPDPARKWARNREQ     \

#endif /* COMEX_SIGNAL_RX_HCU_PT4_0X2FA */

#ifdef COMEX_SIGNAL_RX_VMDR1_0X2FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VMDR1_VMDR_FCTNSTS     \
        {  /*VMDR1 : VMDR_FCTNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VMDR1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50005664u, \
            /*StartBit */ (uint16)26u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VMDR1_VMDR_FCTNSTS     \

#endif /* COMEX_SIGNAL_RX_VMDR1_0X2FB */

#ifdef COMEX_SIGNAL_RX_VMDR1_0X2FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VMDR1_VMDR_INITALARMDLYSETSTS     \
        {  /*VMDR1 : VMDR_INITALARMDLYSETSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VMDR1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50004880u, \
            /*StartBit */ (uint16)28u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VMDR1_VMDR_INITALARMDLYSETSTS     \

#endif /* COMEX_SIGNAL_RX_VMDR1_0X2FB */

#ifdef COMEX_SIGNAL_RX_VMDR1_0X2FB

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VMDR1_VMDR_TMPMONFCTNSTS     \
        {  /*VMDR1 : VMDR_TMPMONFCTNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_VMDR1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50004912u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_VMDR1_VMDR_TMPMONFCTNSTS     \

#endif /* COMEX_SIGNAL_RX_VMDR1_0X2FB */

#ifdef COMEX_SIGNAL_RX_AC3_0X2FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACRLTEMPSTEPLESETENASTS     \
        {  /*AC3 : ACRLTEMPSTEPLESETENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50136976u, \
            /*StartBit */ (uint16)60u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACRLTEMPSTEPLESETENASTS     \

#endif /* COMEX_SIGNAL_RX_AC3_0X2FD */

#ifdef COMEX_SIGNAL_RX_AC3_0X2FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACRRTEMPSTEPLESETENASTS     \
        {  /*AC3 : ACRRTEMPSTEPLESETENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50137008u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACRRTEMPSTEPLESETENASTS     \

#endif /* COMEX_SIGNAL_RX_AC3_0X2FD */

#ifdef COMEX_SIGNAL_RX_AC3_0X2FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACRRTEMP_ATC     \
        {  /*AC3 : ACRRTEMP_ATC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50137056u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACRRTEMP_ATC     \

#endif /* COMEX_SIGNAL_RX_AC3_0X2FD */

#ifdef COMEX_SIGNAL_RX_AC3_0X2FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACREARAIRDISTRIMOD     \
        {  /*AC3 : ACREARAIRDISTRIMOD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50138080u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACREARAIRDISTRIMOD     \

#endif /* COMEX_SIGNAL_RX_AC3_0X2FD */

#ifdef COMEX_SIGNAL_RX_AC3_0X2FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACREARHMIDISPCMD     \
        {  /*AC3 : ACREARHMIDISPCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50136160u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACREARHMIDISPCMD     \

#endif /* COMEX_SIGNAL_RX_AC3_0X2FD */

#ifdef COMEX_SIGNAL_RX_AC3_0X2FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACREARLOCKSTS     \
        {  /*AC3 : ACREARLOCKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50136816u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACREARLOCKSTS     \

#endif /* COMEX_SIGNAL_RX_AC3_0X2FD */

#ifdef COMEX_SIGNAL_RX_AC3_0X2FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACREAROPENSTS     \
        {  /*AC3 : ACREAROPENSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50136048u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACREAROPENSTS     \

#endif /* COMEX_SIGNAL_RX_AC3_0X2FD */

#ifdef COMEX_SIGNAL_RX_AC3_0X2FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACREARSTEPLESSSPDSETENASTS     \
        {  /*AC3 : ACREARSTEPLESSSPDSETENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50135632u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACREARSTEPLESSSPDSETENASTS     \

#endif /* COMEX_SIGNAL_RX_AC3_0X2FD */

#ifdef COMEX_SIGNAL_RX_AC3_0X2FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACREARTBLWRSPD     \
        {  /*AC3 : ACREARTBLWRSPD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50140096u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_ACREARTBLWRSPD     \

#endif /* COMEX_SIGNAL_RX_AC3_0X2FD */

#ifdef COMEX_SIGNAL_RX_AC3_0X2FD

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_REARACAUTOMODENASTS     \
        {  /*AC3 : REARACAUTOMODENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50136112u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC3_REARACAUTOMODENASTS     \

#endif /* COMEX_SIGNAL_RX_AC3_0X2FD */

#ifdef COMEX_SIGNAL_RX_PLG_1_0X2FE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PLG_1_PLG_DOWNSTS     \
        {  /*PLG_1 : PLG_DOWNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PLG_1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50201552u, \
            /*StartBit */ (uint16)30u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PLG_1_PLG_DOWNSTS     \

#endif /* COMEX_SIGNAL_RX_PLG_1_0X2FE */

#ifdef COMEX_SIGNAL_RX_PLG_1_0X2FE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PLG_1_PLG_STS     \
        {  /*PLG_1 : PLG_STS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PLG_1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50201584u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PLG_1_PLG_STS     \

#endif /* COMEX_SIGNAL_RX_PLG_1_0X2FE */

#ifdef COMEX_SIGNAL_RX_PEPS4_0X302

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS4_ANTLOSTFLG     \
        {  /*PEPS4 : ANTLOSTFLG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PEPS4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50463120u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS4_ANTLOSTFLG     \

#endif /* COMEX_SIGNAL_RX_PEPS4_0X302 */

#ifdef COMEX_SIGNAL_RX_PEPS4_0X302

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS4_POWERRLYFAULT     \
        {  /*PEPS4 : POWERRLYFAULT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PEPS4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50463440u, \
            /*StartBit */ (uint16)22u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS4_POWERRLYFAULT     \

#endif /* COMEX_SIGNAL_RX_PEPS4_0X302 */

#ifdef COMEX_SIGNAL_RX_PEPS4_0X302

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS4_SSSWERROR     \
        {  /*PEPS4 : SSSWERROR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PEPS4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50463408u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS4_SSSWERROR     \

#endif /* COMEX_SIGNAL_RX_PEPS4_0X302 */

#ifdef COMEX_SIGNAL_RX_PEPS4_0X302

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS4_WARNENGSTRTNOTMEET     \
        {  /*PEPS4 : WARNENGSTRTNOTMEET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PEPS4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50463472u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS4_WARNENGSTRTNOTMEET     \

#endif /* COMEX_SIGNAL_RX_PEPS4_0X302 */

#ifdef COMEX_SIGNAL_RX_PEPS4_0X302

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS4_WARNKEYINCARWHENEXIT     \
        {  /*PEPS4 : WARNKEYINCARWHENEXIT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PEPS4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50463056u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS4_WARNKEYINCARWHENEXIT     \

#endif /* COMEX_SIGNAL_RX_PEPS4_0X302 */

#ifdef COMEX_SIGNAL_RX_PEPS4_0X302

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS4_WARNPOWERNOTINOFFPOSN     \
        {  /*PEPS4 : WARNPOWERNOTINOFFPOSN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PEPS4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50463088u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS4_WARNPOWERNOTINOFFPOSN     \

#endif /* COMEX_SIGNAL_RX_PEPS4_0X302 */

#ifdef COMEX_SIGNAL_RX_PEPS4_0X302

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS4_WARNVLDKEYNOTFOUND     \
        {  /*PEPS4 : WARNVLDKEYNOTFOUND */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PEPS4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50463024u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS4_WARNVLDKEYNOTFOUND     \

#endif /* COMEX_SIGNAL_RX_PEPS4_0X302 */

#ifdef COMEX_SIGNAL_RX_PEPS4_0X302

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS4_WARNINGESCLUNLOCKFAIL     \
        {  /*PEPS4 : WARNINGESCLUNLOCKFAIL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PEPS4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50463376u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PEPS4_WARNINGESCLUNLOCKFAIL     \

#endif /* COMEX_SIGNAL_RX_PEPS4_0X302 */

#ifdef COMEX_SIGNAL_RX_ESCL2_0X303

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESCL2_ROTSTEERWHEEL     \
        {  /*ESCL2 : ROTSTEERWHEEL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ESCL2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50528944u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESCL2_ROTSTEERWHEEL     \

#endif /* COMEX_SIGNAL_RX_ESCL2_0X303 */

#ifdef COMEX_SIGNAL_RX_BCM11_0X305

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM11_CCO_SWTSHIFT_WARN     \
        {  /*BCM11 : CCO_SWTSHIFT_WARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM11, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50659984u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM11_CCO_SWTSHIFT_WARN     \

#endif /* COMEX_SIGNAL_RX_BCM11_0X305 */

#ifdef COMEX_SIGNAL_RX_BCM11_0X305

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM11_EXPERTMODSWTREQ     \
        {  /*BCM11 : EXPERTMODSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM11, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50659728u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM11_EXPERTMODSWTREQ     \

#endif /* COMEX_SIGNAL_RX_BCM11_0X305 */

#ifdef COMEX_SIGNAL_RX_BCM11_0X305

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM11_FOURLMODESTS     \
        {  /*BCM11 : FOURLMODESTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM11, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50659824u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM11_FOURLMODESTS     \

#endif /* COMEX_SIGNAL_RX_BCM11_0X305 */

#ifdef COMEX_SIGNAL_RX_BCM11_0X305

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM11_TAB_SWTSHIFT_WARN     \
        {  /*BCM11 : TAB_SWTSHIFT_WARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM11, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50659952u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM11_TAB_SWTSHIFT_WARN     \

#endif /* COMEX_SIGNAL_RX_BCM11_0X305 */

#ifdef COMEX_SIGNAL_RX_BCM11_0X305

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM11_WADE_SW_WARN     \
        {  /*BCM11 : WADE_SW_WARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM11, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50660112u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM11_WADE_SW_WARN     \

#endif /* COMEX_SIGNAL_RX_BCM11_0X305 */

#ifdef COMEX_SIGNAL_RX_HCM_L1_0X308

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LADBSTATUS     \
        {  /*HCM_L1 : LADBSTATUS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_L1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50857952u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LADBSTATUS     \

#endif /* COMEX_SIGNAL_RX_HCM_L1_0X308 */

#ifdef COMEX_SIGNAL_RX_HCM_L1_0X308

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LAFSSTATUS     \
        {  /*HCM_L1 : LAFSSTATUS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_L1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50857824u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LAFSSTATUS     \

#endif /* COMEX_SIGNAL_RX_HCM_L1_0X308 */

#ifdef COMEX_SIGNAL_RX_HCM_L1_0X308

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LDBLSTATUS     \
        {  /*HCM_L1 : LDBLSTATUS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_L1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50857312u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LDBLSTATUS     \

#endif /* COMEX_SIGNAL_RX_HCM_L1_0X308 */

#ifdef COMEX_SIGNAL_RX_HCM_L1_0X308

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LHIBEAMFAILSTS_HCM     \
        {  /*HCM_L1 : LHIBEAMFAILSTS_HCM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_L1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50856240u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LHIBEAMFAILSTS_HCM     \

#endif /* COMEX_SIGNAL_RX_HCM_L1_0X308 */

#ifdef COMEX_SIGNAL_RX_HCM_L1_0X308

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LHIBEAMSTS     \
        {  /*HCM_L1 : LHIBEAMSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_L1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50856208u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LHIBEAMSTS     \

#endif /* COMEX_SIGNAL_RX_HCM_L1_0X308 */

#ifdef COMEX_SIGNAL_RX_HCM_L1_0X308

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LLASHDLMPFAILSTS     \
        {  /*HCM_L1 : LLASHDLMPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_L1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50856368u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LLASHDLMPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HCM_L1_0X308 */

#ifdef COMEX_SIGNAL_RX_HCM_L1_0X308

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LLASHDLMPSTS     \
        {  /*HCM_L1 : LLASHDLMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_L1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50856336u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LLASHDLMPSTS     \

#endif /* COMEX_SIGNAL_RX_HCM_L1_0X308 */

#ifdef COMEX_SIGNAL_RX_HCM_L1_0X308

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LLOWBEAMFAILSTS_HCM     \
        {  /*HCM_L1 : LLOWBEAMFAILSTS_HCM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_L1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50856304u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LLOWBEAMFAILSTS_HCM     \

#endif /* COMEX_SIGNAL_RX_HCM_L1_0X308 */

#ifdef COMEX_SIGNAL_RX_HCM_L1_0X308

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LLOWBEAMSTS     \
        {  /*HCM_L1 : LLOWBEAMSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_L1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50856272u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_L1_LLOWBEAMSTS     \

#endif /* COMEX_SIGNAL_RX_HCM_L1_0X308 */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_BSD_LCA_LEFT_TTC     \
        {  /*RSDS_FD2 : BSD_LCA_LEFT_TTC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50988256u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_BSD_LCA_LEFT_TTC     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_BSD_LCA_RIGHT_TTC     \
        {  /*RSDS_FD2 : BSD_LCA_RIGHT_TTC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50989536u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_BSD_LCA_RIGHT_TTC     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RCTA_B_TTC     \
        {  /*RSDS_FD2 : RCTA_B_TTC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50989024u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RCTA_B_TTC     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RCW_TTC     \
        {  /*RSDS_FD2 : RCW_TTC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50990816u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RCW_TTC     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_LETGT_01     \
        {  /*RSDS_FD2 : RSDS_LETGT_01 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50989552u, \
            /*StartBit */ (uint16)79u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_LETGT_01     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_LETGT_01_DX     \
        {  /*RSDS_FD2 : RSDS_LETGT_01_DX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51009440u, \
            /*StartBit */ (uint16)87u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_LETGT_01_DX     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_LETGT_01_DY     \
        {  /*RSDS_FD2 : RSDS_LETGT_01_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50997104u, \
            /*StartBit */ (uint16)78u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_LETGT_01_DY     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_LETGT_02     \
        {  /*RSDS_FD2 : RSDS_LETGT_02 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50990000u, \
            /*StartBit */ (uint16)93u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_LETGT_02     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_LETGT_02_DX     \
        {  /*RSDS_FD2 : RSDS_LETGT_02_DX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51010720u, \
            /*StartBit */ (uint16)92u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_LETGT_02_DX     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_LETGT_02_DY     \
        {  /*RSDS_FD2 : RSDS_LETGT_02_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50999664u, \
            /*StartBit */ (uint16)98u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_LETGT_02_DY     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_MIDTGT_01     \
        {  /*RSDS_FD2 : RSDS_MIDTGT_01 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50992336u, \
            /*StartBit */ (uint16)166u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_MIDTGT_01     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_MIDTGT_01_DX     \
        {  /*RSDS_FD2 : RSDS_MIDTGT_01_DX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51029408u, \
            /*StartBit */ (uint16)165u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_MIDTGT_01_DX     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_MIDTGT_01_DY     \
        {  /*RSDS_FD2 : RSDS_MIDTGT_01_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51009008u, \
            /*StartBit */ (uint16)171u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_MIDTGT_01_DY     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_MIDTGT_02     \
        {  /*RSDS_FD2 : RSDS_MIDTGT_02 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50992784u, \
            /*StartBit */ (uint16)180u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_MIDTGT_02     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_MIDTGT_02_DX     \
        {  /*RSDS_FD2 : RSDS_MIDTGT_02_DX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51040160u, \
            /*StartBit */ (uint16)207u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_MIDTGT_02_DX     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_MIDTGT_02_DY     \
        {  /*RSDS_FD2 : RSDS_MIDTGT_02_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51014384u, \
            /*StartBit */ (uint16)213u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_MIDTGT_02_DY     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_RITGT_01     \
        {  /*RSDS_FD2 : RSDS_RITGT_01 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50990448u, \
            /*StartBit */ (uint16)107u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_RITGT_01     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_RITGT_01_DX     \
        {  /*RSDS_FD2 : RSDS_RITGT_01_DX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51014304u, \
            /*StartBit */ (uint16)106u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_RITGT_01_DX     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_RITGT_01_DY     \
        {  /*RSDS_FD2 : RSDS_RITGT_01_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51005424u, \
            /*StartBit */ (uint16)143u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_RITGT_01_DY     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_RITGT_02     \
        {  /*RSDS_FD2 : RSDS_RITGT_02 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)50991376u, \
            /*StartBit */ (uint16)136u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_RITGT_02     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_RITGT_02_DX     \
        {  /*RSDS_FD2 : RSDS_RITGT_02_DX */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51025824u, \
            /*StartBit */ (uint16)151u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_RITGT_02_DX     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_RSDS_FD2_0X30A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_RITGT_02_DY     \
        {  /*RSDS_FD2 : RSDS_RITGT_02_DY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RSDS_FD2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51007216u, \
            /*StartBit */ (uint16)157u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RSDS_FD2_RSDS_RITGT_02_DY     \

#endif /* COMEX_SIGNAL_RX_RSDS_FD2_0X30A */

#ifdef COMEX_SIGNAL_RX_HCM_R1_0X30D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RADBSTATUS     \
        {  /*HCM_R1 : RADBSTATUS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_R1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51185632u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RADBSTATUS     \

#endif /* COMEX_SIGNAL_RX_HCM_R1_0X30D */

#ifdef COMEX_SIGNAL_RX_HCM_R1_0X30D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RAFSSTATUS     \
        {  /*HCM_R1 : RAFSSTATUS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_R1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51185504u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RAFSSTATUS     \

#endif /* COMEX_SIGNAL_RX_HCM_R1_0X30D */

#ifdef COMEX_SIGNAL_RX_HCM_R1_0X30D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RDBLSTATUS     \
        {  /*HCM_R1 : RDBLSTATUS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_R1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51184992u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RDBLSTATUS     \

#endif /* COMEX_SIGNAL_RX_HCM_R1_0X30D */

#ifdef COMEX_SIGNAL_RX_HCM_R1_0X30D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RHIBEAMFAILSTS_HCM     \
        {  /*HCM_R1 : RHIBEAMFAILSTS_HCM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_R1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51183920u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RHIBEAMFAILSTS_HCM     \

#endif /* COMEX_SIGNAL_RX_HCM_R1_0X30D */

#ifdef COMEX_SIGNAL_RX_HCM_R1_0X30D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RHIBEAMSTS     \
        {  /*HCM_R1 : RHIBEAMSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_R1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51183888u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RHIBEAMSTS     \

#endif /* COMEX_SIGNAL_RX_HCM_R1_0X30D */

#ifdef COMEX_SIGNAL_RX_HCM_R1_0X30D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RLASHDLMPFAILSTS     \
        {  /*HCM_R1 : RLASHDLMPFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_R1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51184048u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RLASHDLMPFAILSTS     \

#endif /* COMEX_SIGNAL_RX_HCM_R1_0X30D */

#ifdef COMEX_SIGNAL_RX_HCM_R1_0X30D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RLASHDLMPSTS     \
        {  /*HCM_R1 : RLASHDLMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_R1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51184016u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RLASHDLMPSTS     \

#endif /* COMEX_SIGNAL_RX_HCM_R1_0X30D */

#ifdef COMEX_SIGNAL_RX_HCM_R1_0X30D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RLOWBEAMFAILSTS_HCM     \
        {  /*HCM_R1 : RLOWBEAMFAILSTS_HCM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_R1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51183984u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RLOWBEAMFAILSTS_HCM     \

#endif /* COMEX_SIGNAL_RX_HCM_R1_0X30D */

#ifdef COMEX_SIGNAL_RX_HCM_R1_0X30D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RLOWBEAMSTS     \
        {  /*HCM_R1 : RLOWBEAMSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCM_R1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51183952u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCM_R1_RLOWBEAMSTS     \

#endif /* COMEX_SIGNAL_RX_HCM_R1_0X30D */

#ifdef COMEX_SIGNAL_RX_BCM19_0X30F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM19_DRIVINGMODREQ_HCU     \
        {  /*BCM19 : DRIVINGMODREQ_HCU */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51315184u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM19_DRIVINGMODREQ_HCU     \

#endif /* COMEX_SIGNAL_RX_BCM19_0X30F */

#ifdef COMEX_SIGNAL_RX_BCM19_0X30F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM19_MIDELDLCKSWTREQ     \
        {  /*BCM19 : MIDELDLCKSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51315536u, \
            /*StartBit */ (uint16)26u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM19_MIDELDLCKSWTREQ     \

#endif /* COMEX_SIGNAL_RX_BCM19_0X30F */

#ifdef COMEX_SIGNAL_RX_BCM19_0X30F

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM19_REARVISCURTLOCKSTS     \
        {  /*BCM19 : REARVISCURTLOCKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51317344u, \
            /*StartBit */ (uint16)41u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM19_REARVISCURTLOCKSTS     \

#endif /* COMEX_SIGNAL_RX_BCM19_0X30F */

#ifdef COMEX_SIGNAL_RX_HCU_HC6_0X314

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC6_HCU_ACLINEDISCONNECT     \
        {  /*HCU_HC6 : HCU_ACLINEDISCONNECT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HC6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51644512u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC6_HCU_ACLINEDISCONNECT     \

#endif /* COMEX_SIGNAL_RX_HCU_HC6_0X314 */

#ifdef COMEX_SIGNAL_RX_HCU_HC6_0X314

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC6_HCU_CHARGSTS     \
        {  /*HCU_HC6 : HCU_CHARGSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HC6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51645424u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC6_HCU_CHARGSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_HC6_0X314 */

#ifdef COMEX_SIGNAL_RX_HCU_HC6_0X314

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC6_HCU_INTELBATTTEMPMAGSTS     \
        {  /*HCU_HC6 : HCU_INTELBATTTEMPMAGSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HC6, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51643568u, \
            /*StartBit */ (uint16)37u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC6_HCU_INTELBATTTEMPMAGSTS     \

#endif /* COMEX_SIGNAL_RX_HCU_HC6_0X314 */

#ifdef COMEX_SIGNAL_RX_OBC1_0X316

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_OBC1_OBC_MODSTS     \
        {  /*OBC1 : OBC_MODSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_OBC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51775936u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_OBC1_OBC_MODSTS     \

#endif /* COMEX_SIGNAL_RX_OBC1_0X316 */

#ifdef COMEX_SIGNAL_RX_OBC2_0X317

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_OBC2_OBC_CONNECTSTS     \
        {  /*OBC2 : OBC_CONNECTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_OBC2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51839968u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_OBC2_OBC_CONNECTSTS     \

#endif /* COMEX_SIGNAL_RX_OBC2_0X317 */

#ifdef COMEX_SIGNAL_RX_BCM1_0X319

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_BACKGROUNDLIGHTLVL     \
        {  /*BCM1 : BACKGROUNDLIGHTLVL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51980160u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_BACKGROUNDLIGHTLVL     \

#endif /* COMEX_SIGNAL_RX_BCM1_0X319 */

#ifdef COMEX_SIGNAL_RX_BCM1_0X319

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_BRKPEDALSTS_BCM     \
        {  /*BCM1 : BRKPEDALSTS_BCM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51970576u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_BRKPEDALSTS_BCM     \

#endif /* COMEX_SIGNAL_RX_BCM1_0X319 */

#ifdef COMEX_SIGNAL_RX_BCM1_0X319

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_DROWSYDRVDETWARN     \
        {  /*BCM1 : DROWSYDRVDETWARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51972896u, \
            /*StartBit */ (uint16)44u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_DROWSYDRVDETWARN     \

#endif /* COMEX_SIGNAL_RX_BCM1_0X319 */

#ifdef COMEX_SIGNAL_RX_BCM1_0X319

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_DRVDOORSTS     \
        {  /*BCM1 : DRVDOORSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51970768u, \
            /*StartBit */ (uint16)22u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_DRVDOORSTS     \

#endif /* COMEX_SIGNAL_RX_BCM1_0X319 */

#ifdef COMEX_SIGNAL_RX_BCM1_0X319

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_IPBACKGROUNDLMPCMD     \
        {  /*BCM1 : IPBACKGROUNDLMPCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51970640u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_IPBACKGROUNDLMPCMD     \

#endif /* COMEX_SIGNAL_RX_BCM1_0X319 */

#ifdef COMEX_SIGNAL_RX_BCM1_0X319

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_LRDOORSTS     \
        {  /*BCM1 : LRDOORSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51970736u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_LRDOORSTS     \

#endif /* COMEX_SIGNAL_RX_BCM1_0X319 */

#ifdef COMEX_SIGNAL_RX_BCM1_0X319

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_PASSENGERDOORSTS     \
        {  /*BCM1 : PASSENGERDOORSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51970704u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_PASSENGERDOORSTS     \

#endif /* COMEX_SIGNAL_RX_BCM1_0X319 */

#ifdef COMEX_SIGNAL_RX_BCM1_0X319

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_POSNLIGHTREQ     \
        {  /*BCM1 : POSNLIGHTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51972016u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_POSNLIGHTREQ     \

#endif /* COMEX_SIGNAL_RX_BCM1_0X319 */

#ifdef COMEX_SIGNAL_RX_BCM1_0X319

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_RLSFAILSTS     \
        {  /*BCM1 : RLSFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51972080u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_RLSFAILSTS     \

#endif /* COMEX_SIGNAL_RX_BCM1_0X319 */

#ifdef COMEX_SIGNAL_RX_BCM1_0X319

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_RRDOORSTS     \
        {  /*BCM1 : RRDOORSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51970672u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_RRDOORSTS     \

#endif /* COMEX_SIGNAL_RX_BCM1_0X319 */

#ifdef COMEX_SIGNAL_RX_BCM1_0X319

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_TRUNKSTS     \
        {  /*BCM1 : TRUNKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)51970800u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM1_TRUNKSTS     \

#endif /* COMEX_SIGNAL_RX_BCM1_0X319 */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_AVMAUTOSET     \
        {  /*HUT13 : AVMAUTOSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52169824u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_AVMAutoSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_AVMAUTOSET     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_AUDIOMUTESTS     \
        {  /*HUT13 : AUDIOMUTESTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52167648u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_AUDIOMUTESTS     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_AUTOEASYACSREQ     \
        {  /*HUT13 : AUTOEASYACSREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52167728u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_AutoEasyAcsReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_AUTOEASYACSREQ     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DWD_WORKCMD     \
        {  /*HUT13 : DWD_WORKCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52168592u, \
            /*StartBit */ (uint16)60u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DWD_WORKCMD     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DAMPGDRVMODEREQ     \
        {  /*HUT13 : DAMPGDRVMODEREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DampgDrvModeReq, \
            /*SignalId */ (uint32)52170208u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DampgDrvModeReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DAMPGDRVMODEREQ     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DRIVINGMODREQ_VR     \
        {  /*HUT13 : DRIVINGMODREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DrivingModReq_VR, \
            /*SignalId */ (uint32)52171712u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DRIVINGMODREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DRVSEATADJMT_HUT     \
        {  /*HUT13 : DRVSEATADJMT_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52170176u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DRVSEATADJMT_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DRVSEATADJMT_HUT0     \
        {  /*HUT13 : DRVSEATADJMT_HUT0 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52170177u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DRVSEATADJMT_HUT0     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DRVSEATADJMT_HUT1     \
        {  /*HUT13 : DRVSEATADJMT_HUT1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52170178u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DRVSEATADJMT_HUT1     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_EXPERTMODREQ_HUT_VDC     \
        {  /*HUT13 : EXPERTMODREQ_HUT_VDC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52170736u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_EXPERTMODREQ_HUT_VDC     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_JACKMODEREQ     \
        {  /*HUT13 : JACKMODEREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52167760u, \
            /*StartBit */ (uint16)34u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_JackModeReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_JACKMODEREQ     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_ORVMFOLDSWT_HUT     \
        {  /*HUT13 : ORVMFOLDSWT_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ORVMFoldSwt_HUT, \
            /*SignalId */ (uint32)52168160u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_ORVMFOLDSWT_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_ORVMLENSADJMT_HUT     \
        {  /*HUT13 : ORVMLENSADJMT_HUT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52170688u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_ORVMLENSADJMT_HUT     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_ORVMPOSNENASTS     \
        {  /*HUT13 : ORVMPOSNENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52167536u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_OrvmPosnEnaSts_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_ORVMPOSNENASTS     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_TRAILERMODEREQ     \
        {  /*HUT13 : TRAILERMODEREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52167696u, \
            /*StartBit */ (uint16)32u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_TrailerModeReq_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_TRAILERMODEREQ     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_VSGSWTSET     \
        {  /*HUT13 : VSGSWTSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT13, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52166928u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_VSGSWTSET     \

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_RX_HUD1_0X325

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_BRIGHTNESSLVL     \
        {  /*HUD1 : HUD_BRIGHTNESSLVL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52758464u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_BRIGHTNESSLVL     \

#endif /* COMEX_SIGNAL_RX_HUD1_0X325 */

#ifdef COMEX_SIGNAL_RX_HUD1_0X325

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_HEIGHTLVL     \
        {  /*HUD1 : HUD_HEIGHTLVL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52759376u, \
            /*StartBit */ (uint16)22u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_HEIGHTLVL     \

#endif /* COMEX_SIGNAL_RX_HUD1_0X325 */

#ifdef COMEX_SIGNAL_RX_HUD1_0X325

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_MANUFACTOR     \
        {  /*HUD1 : HUD_MANUFACTOR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52759536u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_MANUFACTOR     \

#endif /* COMEX_SIGNAL_RX_HUD1_0X325 */

#ifdef COMEX_SIGNAL_RX_HUD1_0X325

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_RESLTYPE     \
        {  /*HUD1 : HUD_RESLTYPE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52759344u, \
            /*StartBit */ (uint16)44u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_RESLTYPE     \

#endif /* COMEX_SIGNAL_RX_HUD1_0X325 */

#ifdef COMEX_SIGNAL_RX_HUD1_0X325

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_SWTSTS     \
        {  /*HUD1 : HUD_SWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52756752u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_SWTSTS     \

#endif /* COMEX_SIGNAL_RX_HUD1_0X325 */

#ifdef COMEX_SIGNAL_RX_HUD1_0X325

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_UIMOD     \
        {  /*HUD1 : HUD_UIMOD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52758416u, \
            /*StartBit */ (uint16)60u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_UIMOD     \

#endif /* COMEX_SIGNAL_RX_HUD1_0X325 */

#ifdef COMEX_SIGNAL_RX_HUD1_0X325

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_UIMODVLD     \
        {  /*HUD1 : HUD_UIMODVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUD1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)52758448u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_UIMODVLD     \

#endif /* COMEX_SIGNAL_RX_HUD1_0X325 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ACAIUREQ_VR     \
        {  /*HUT10 : ACAIUREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACAIUReq_VR, \
            /*SignalId */ (uint32)53546592u, \
            /*StartBit */ (uint16)57u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ACAIUREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ACAQSREQ_VR     \
        {  /*HUT10 : ACAQSREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACAQSReq_VR, \
            /*SignalId */ (uint32)53543520u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ACAQSREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ACDUALREQ_VR     \
        {  /*HUT10 : ACDUALREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACDualReq_VR, \
            /*SignalId */ (uint32)53543648u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ACDUALREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ACPASSTEMPREQ_VR     \
        {  /*HUT10 : ACPASSTEMPREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACPassTempReq_VR, \
            /*SignalId */ (uint32)53549792u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ACPASSTEMPREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ACREARDEFRSTREQ_VR     \
        {  /*HUT10 : ACREARDEFRSTREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRearDefrstReq_VR, \
            /*SignalId */ (uint32)53545568u, \
            /*StartBit */ (uint16)41u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ACREARDEFRSTREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ALCMCLRSET     \
        {  /*HUT10 : ALCMCLRSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ALCMClrSet, \
            /*SignalId */ (uint32)53547744u, \
            /*StartBit */ (uint16)37u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ALCMClrSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ALCMCLRSET     \

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ALCMRHMSWT     \
        {  /*HUT10 : ALCMRHMSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ALCMRhmSwt, \
            /*SignalId */ (uint32)53543696u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ALCMRhmSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ALCMRHMSWT     \

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ALCMSTATSWT     \
        {  /*HUT10 : ALCMSTATSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ALCMStatSwt, \
            /*SignalId */ (uint32)53544432u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ALCMStatSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ALCMSTATSWT     \

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_HUT_BEANIDREQ     \
        {  /*HUT10 : HUT_BEANIDREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_BeanIDReq, \
            /*SignalId */ (uint32)53545696u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_HUT_BEANIDREQ     \

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_HUT_EGYRECVRYSET     \
        {  /*HUT10 : HUT_EGYRECVRYSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_EgyRecvrySet, \
            /*SignalId */ (uint32)53543264u, \
            /*StartBit */ (uint16)5u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_HUT_EgyRecvrySet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_HUT_EGYRECVRYSET     \

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_IPVOLSET     \
        {  /*HUT10 : IPVOLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_IPVolSet, \
            /*SignalId */ (uint32)53551072u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_IPVOLSET     \

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_PASSWTREQ_VR     \
        {  /*HUT10 : PASSWTREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT10, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PASSwtReq_VR, \
            /*SignalId */ (uint32)53546464u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_PASSWTREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_ACDRVSETTEMPREQ_ETC_VR     \
        {  /*HUT25 : ACDRVSETTEMPREQ_ETC_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT25, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACDrvSetTempReq_ETC_VR, \
            /*SignalId */ (uint32)54072784u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_ACDRVSETTEMPREQ_ETC_VR     \

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_ACDRVSETTEMPSTEPLSREQ_ETC_TC     \
        {  /*HUT25 : ACDRVSETTEMPSTEPLSREQ_ETC_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT25, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACDrvSetTempSteplsReq_ETC_TC, \
            /*SignalId */ (uint32)54074192u, \
            /*StartBit */ (uint16)54u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_ACDRVSETTEMPSTEPLSREQ_ETC_TC     \

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_BATTKEEPTEMP     \
        {  /*HUT25 : HUT_BATTKEEPTEMP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT25, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_BattKeepTemp, \
            /*SignalId */ (uint32)54068832u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_BATTKEEPTEMP     \

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_BATTSOCLIM     \
        {  /*HUT25 : HUT_BATTSOCLIM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT25, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_BattSOCLim, \
            /*SignalId */ (uint32)54071280u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_BATTSOCLIM     \

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_CHRGNMODE     \
        {  /*HUT25 : HUT_CHRGNMODE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT25, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_ChrgnMode, \
            /*SignalId */ (uint32)54069088u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_CHRGNMODE     \

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_INTELBATTTEMPMAGSET     \
        {  /*HUT25 : HUT_INTELBATTTEMPMAGSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT25, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_IntelBattTempMagSet, \
            /*SignalId */ (uint32)54070880u, \
            /*StartBit */ (uint16)57u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_INTELBATTTEMPMAGSET     \

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_INTELENGIDLCHRGNSET     \
        {  /*HUT25 : HUT_INTELENGIDLCHRGNSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT25, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_IntelEngIdlChrgnSet, \
            /*SignalId */ (uint32)54070368u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_INTELENGIDLCHRGNSET     \

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_REMTENGCTRL     \
        {  /*HUT25 : HUT_REMTENGCTRL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT25, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HUT_RemtEngCtrl, \
            /*SignalId */ (uint32)54068960u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_REMTENGCTRL     \

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_SUSPLIFTREQ     \
        {  /*HUT25 : SUSPLIFTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT25, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_SuspLiftReq, \
            /*SignalId */ (uint32)54067728u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_SUSPLIFTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_ACREARAIRDISTRIBMODREQ_VR     \
        {  /*HUT17 : ACREARAIRDISTRIBMODREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT17, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRearAirDistribModReq_VR, \
            /*SignalId */ (uint32)54201008u, \
            /*StartBit */ (uint16)42u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_ACREARAIRDISTRIBMODREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_ACREARBLWRSPDREQ_VR     \
        {  /*HUT17 : ACREARBLWRSPDREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT17, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRearBlwrSpdReq_VR, \
            /*SignalId */ (uint32)54198720u, \
            /*StartBit */ (uint16)3u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_ACREARBLWRSPDREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_ACREARBLWRSTEPLSSPDREQ_TC     \
        {  /*HUT17 : ACREARBLWRSTEPLSSPDREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT17, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRearBlwrsteplsSpdReq_TC, \
            /*SignalId */ (uint32)54199232u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_ACREARBLWRSTEPLSSPDREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_ACZONEREQ_VR     \
        {  /*HUT17 : ACZONEREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT17, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACZoneReq_VR, \
            /*SignalId */ (uint32)54198880u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_ACZONEREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_AVMMEDIAVOLLVLREQ     \
        {  /*HUT17 : AVMMEDIAVOLLVLREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT17, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AVMMediaVolLvlReq, \
            /*SignalId */ (uint32)54201792u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_AVMMEDIAVOLLVLREQ     \

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_AVMSWTREQ     \
        {  /*HUT17 : AVMSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT17, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AVMSwtReq, \
            /*SignalId */ (uint32)54198896u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_AVMSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_BACKGROUNDLIGHTLVLSET     \
        {  /*HUT17 : BACKGROUNDLIGHTLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT17, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_BackgroundLightLvlSet, \
            /*SignalId */ (uint32)54203328u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_BackgroundLightLvlSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_BACKGROUNDLIGHTLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_CSTSWT     \
        {  /*HUT17 : CSTSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT17, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_CSTSwt, \
            /*SignalId */ (uint32)54198800u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_CSTSWT     \

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_FPASCHANSWTREQ     \
        {  /*HUT17 : FPASCHANSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT17, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_FPASChanSwtReq, \
            /*SignalId */ (uint32)54198864u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_FPASCHANSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_NAVIMEDIAVOLLVLREQ     \
        {  /*HUT17 : NAVIMEDIAVOLLVLREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT17, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_NaviMediaVolLvlReq, \
            /*SignalId */ (uint32)54202304u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_NAVIMEDIAVOLLVLREQ     \

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_OPDSWTSTS     \
        {  /*HUT17 : OPDSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT17, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_OPDSwtSts, \
            /*SignalId */ (uint32)54201696u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_OPDSWTSTS     \

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_PLGREQ_VR     \
        {  /*HUT17 : PLGREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT17, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PLGReq_VR, \
            /*SignalId */ (uint32)54201824u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_PLGREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_RPASCHANSWTREQ     \
        {  /*HUT17 : RPASCHANSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT17, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RPASChanSwtReq, \
            /*SignalId */ (uint32)54198832u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_RPASCHANSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_WPC_SWTREQ     \
        {  /*HUT17 : WPC_SWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT17, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_WPC_SwtReq, \
            /*SignalId */ (uint32)54199776u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_WPC_SWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_RX_TPMS1_0X341

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_FLTIREPRESSINDSTS     \
        {  /*TPMS1 : FLTIREPRESSINDSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54592496u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_FLTIREPRESSINDSTS     \

#endif /* COMEX_SIGNAL_RX_TPMS1_0X341 */

#ifdef COMEX_SIGNAL_RX_TPMS1_0X341

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_FLTIRETEMPSTS     \
        {  /*TPMS1 : FLTIRETEMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54593504u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_FLTIRETEMPSTS     \

#endif /* COMEX_SIGNAL_RX_TPMS1_0X341 */

#ifdef COMEX_SIGNAL_RX_TPMS1_0X341

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_FRTIREPRESSINDSTS     \
        {  /*TPMS1 : FRTIREPRESSINDSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54592304u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_FRTIREPRESSINDSTS     \

#endif /* COMEX_SIGNAL_RX_TPMS1_0X341 */

#ifdef COMEX_SIGNAL_RX_TPMS1_0X341

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_FRTIRETEMPSTS     \
        {  /*TPMS1 : FRTIRETEMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54593376u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_FRTIRETEMPSTS     \

#endif /* COMEX_SIGNAL_RX_TPMS1_0X341 */

#ifdef COMEX_SIGNAL_RX_TPMS1_0X341

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_RLTIREPRESSINDSTS     \
        {  /*TPMS1 : RLTIREPRESSINDSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54593008u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_RLTIREPRESSINDSTS     \

#endif /* COMEX_SIGNAL_RX_TPMS1_0X341 */

#ifdef COMEX_SIGNAL_RX_TPMS1_0X341

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_RLTIRETEMPSTS     \
        {  /*TPMS1 : RLTIRETEMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54593248u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_RLTIRETEMPSTS     \

#endif /* COMEX_SIGNAL_RX_TPMS1_0X341 */

#ifdef COMEX_SIGNAL_RX_TPMS1_0X341

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_RRTIREPRESSINDSTS     \
        {  /*TPMS1 : RRTIREPRESSINDSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54592816u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_RRTIREPRESSINDSTS     \

#endif /* COMEX_SIGNAL_RX_TPMS1_0X341 */

#ifdef COMEX_SIGNAL_RX_TPMS1_0X341

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_RRTIRETEMPSTS     \
        {  /*TPMS1 : RRTIRETEMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54593120u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_RRTIRETEMPSTS     \

#endif /* COMEX_SIGNAL_RX_TPMS1_0X341 */

#ifdef COMEX_SIGNAL_RX_TPMS1_0X341

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_TIREPRESSSYSFAILRINDCN     \
        {  /*TPMS1 : TIREPRESSSYSFAILRINDCN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54592096u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS1_TIREPRESSSYSFAILRINDCN     \

#endif /* COMEX_SIGNAL_RX_TPMS1_0X341 */

#ifdef COMEX_SIGNAL_RX_ETC3_0X344

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ETC3_ACTVDSTS     \
        {  /*ETC3 : ACTVDSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ETC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54788320u, \
            /*StartBit */ (uint16)3u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ETC3_ACTVDSTS     \

#endif /* COMEX_SIGNAL_RX_ETC3_0X344 */

#ifdef COMEX_SIGNAL_RX_ETC3_0X344

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ETC3_ANTIDISIDNRESULT     \
        {  /*ETC3 : ANTIDISIDNRESULT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ETC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54788576u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ETC3_ANTIDISIDNRESULT     \

#endif /* COMEX_SIGNAL_RX_ETC3_0X344 */

#ifdef COMEX_SIGNAL_RX_ETC3_0X344

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ETC3_SELFCHKSTS     \
        {  /*ETC3 : SELFCHKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ETC3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54788448u, \
            /*StartBit */ (uint16)5u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ETC3_SELFCHKSTS     \

#endif /* COMEX_SIGNAL_RX_ETC3_0X344 */

#ifdef COMEX_SIGNAL_RX_BCM3_0X345

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM3_ANTITHEFTSTS     \
        {  /*BCM3 : ANTITHEFTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54854624u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM3_ANTITHEFTSTS     \

#endif /* COMEX_SIGNAL_RX_BCM3_0X345 */

#ifdef COMEX_SIGNAL_RX_BCM3_0X345

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM3_DOORLOCKSTS     \
        {  /*BCM3 : DOORLOCKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54854496u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM3_DOORLOCKSTS     \

#endif /* COMEX_SIGNAL_RX_BCM3_0X345 */

#ifdef COMEX_SIGNAL_RX_BCM3_0X345

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM3_DRVDOORLOCKSTS     \
        {  /*BCM3 : DRVDOORLOCKSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54854736u, \
            /*StartBit */ (uint16)34u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM3_DRVDOORLOCKSTS     \

#endif /* COMEX_SIGNAL_RX_BCM3_0X345 */

#ifdef COMEX_SIGNAL_RX_BCM3_0X345

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM3_HAZARDLMPSWTSTS     \
        {  /*BCM3 : HAZARDLMPSWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54853904u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM3_HAZARDLMPSWTSTS     \

#endif /* COMEX_SIGNAL_RX_BCM3_0X345 */

#ifdef COMEX_SIGNAL_RX_BCM3_0X345

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM3_HILOWBEAMSTS     \
        {  /*BCM3 : HILOWBEAMSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54855776u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM3_HILOWBEAMSTS     \

#endif /* COMEX_SIGNAL_RX_BCM3_0X345 */

#ifdef COMEX_SIGNAL_RX_BCM3_0X345

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM3_LASHDLMPSTS     \
        {  /*BCM3 : LASHDLMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)54854768u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM3_LASHDLMPSTS     \

#endif /* COMEX_SIGNAL_RX_BCM3_0X345 */

#ifdef COMEX_SIGNAL_TX_HUT16_0X348

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT16_POWERSET     \
        {  /*HUT16 : POWERSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT16, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55051504u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT16_POWERSET     \

#endif /* COMEX_SIGNAL_TX_HUT16_0X348 */

#ifdef COMEX_SIGNAL_TX_IP3_0X34A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP3_IP_AVGFUELCONS     \
        {  /*IP3 : IP_AVGFUELCONS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55189440u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP3_IP_AVGFUELCONS     \

#endif /* COMEX_SIGNAL_TX_IP3_0X34A */

#ifdef COMEX_SIGNAL_TX_IP3_0X34A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP3_IP_EBDFAILSTS     \
        {  /*IP3 : IP_EBDFAILSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55181904u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP3_IP_EBDFAILSTS     \

#endif /* COMEX_SIGNAL_TX_IP3_0X34A */

#ifdef COMEX_SIGNAL_TX_IP3_0X34A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP3_IP_INSTFUELCONS     \
        {  /*IP3 : IP_INSTFUELCONS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55190496u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)14u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP3_IP_INSTFUELCONS     \

#endif /* COMEX_SIGNAL_TX_IP3_0X34A */

#ifdef COMEX_SIGNAL_TX_IP3_0X34A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP3_IP_INSTFUELCONSUNIT     \
        {  /*IP3 : IP_INSTFUELCONSUNIT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55181936u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP3_IP_INSTFUELCONSUNIT     \

#endif /* COMEX_SIGNAL_TX_IP3_0X34A */

#ifdef COMEX_SIGNAL_TX_IP3_0X34A

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP3_IP_REMAINDISTANCE     \
        {  /*IP3 : IP_REMAINDISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_IP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55185344u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)12u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP3_IP_REMAINDISTANCE     \

#endif /* COMEX_SIGNAL_TX_IP3_0X34A */

#ifdef COMEX_SIGNAL_RX_BCM18_0X34D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM18_LREARVISCURTANTIPINCHSTS     \
        {  /*BCM18 : LREARVISCURTANTIPINCHSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM18, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55378512u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM18_LREARVISCURTANTIPINCHSTS     \

#endif /* COMEX_SIGNAL_RX_BCM18_0X34D */

#ifdef COMEX_SIGNAL_RX_BCM18_0X34D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM18_LREARVISCURTPOSNSTS     \
        {  /*BCM18 : LREARVISCURTPOSNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM18, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55380944u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM18_LREARVISCURTPOSNSTS     \

#endif /* COMEX_SIGNAL_RX_BCM18_0X34D */

#ifdef COMEX_SIGNAL_RX_BCM18_0X34D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM18_RREARVISCURTANTIPINCHSTS     \
        {  /*BCM18 : RREARVISCURTANTIPINCHSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM18, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55378480u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM18_RREARVISCURTANTIPINCHSTS     \

#endif /* COMEX_SIGNAL_RX_BCM18_0X34D */

#ifdef COMEX_SIGNAL_RX_BCM18_0X34D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM18_RREARVISCURTPOSNSTS     \
        {  /*BCM18 : RREARVISCURTPOSNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BCM18, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55381968u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BCM18_RREARVISCURTPOSNSTS     \

#endif /* COMEX_SIGNAL_RX_BCM18_0X34D */

#ifdef COMEX_SIGNAL_RX_ECM24_0X350

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM24_ENGOILLOWPRESWRN     \
        {  /*ECM24 : ENGOILLOWPRESWRN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM24, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55575056u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM24_ENGOILLOWPRESWRN     \

#endif /* COMEX_SIGNAL_RX_ECM24_0X350 */

#ifdef COMEX_SIGNAL_RX_ECM24_0X350

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM24_ENGOILLVLWRN     \
        {  /*ECM24 : ENGOILLVLWRN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM24, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55576544u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM24_ENGOILLVLWRN     \

#endif /* COMEX_SIGNAL_RX_ECM24_0X350 */

#ifdef COMEX_SIGNAL_RX_ECM24_0X350

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM24_ENGOILPRES     \
        {  /*ECM24 : ENGOILPRES */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM24, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55577584u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM24_ENGOILPRES     \

#endif /* COMEX_SIGNAL_RX_ECM24_0X350 */

#ifdef COMEX_SIGNAL_RX_ECM24_0X350

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM24_ENGOILTEMP     \
        {  /*ECM24 : ENGOILTEMP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM24, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55578496u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM24_ENGOILTEMP     \

#endif /* COMEX_SIGNAL_RX_ECM24_0X350 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_AIRBFAILLMPCMD     \
        {  /*ABM1 : AIRBFAILLMPCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55640496u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_AIRBFAILLMPCMD     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_CRASHOUTPUTSTS     \
        {  /*ABM1 : CRASHOUTPUTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55646080u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_CRASHOUTPUTSTS     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_DRVSBR     \
        {  /*ABM1 : DRVSBR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55640432u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_DRVSBR     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_DRVSBR_VISUAL     \
        {  /*ABM1 : DRVSBR_VISUAL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55641696u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_DRVSBR_VISUAL     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_PASSSBR     \
        {  /*ABM1 : PASSSBR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55640368u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_PASSSBR     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_PASSSBR_VISUAL     \
        {  /*ABM1 : PASSSBR_VISUAL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55641824u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_PASSSBR_VISUAL     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_SECROWLSBR     \
        {  /*ABM1 : SECROWLSBR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55640528u, \
            /*StartBit */ (uint16)14u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_SECROWLSBR     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_SECROWLSBR_VISUAL     \
        {  /*ABM1 : SECROWLSBR_VISUAL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55641952u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_SECROWLSBR_VISUAL     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_SECROWMIDSBR     \
        {  /*ABM1 : SECROWMIDSBR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55640464u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_SECROWMIDSBR     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_SECROWMIDSBR_VISUAL     \
        {  /*ABM1 : SECROWMIDSBR_VISUAL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55642080u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_SECROWMIDSBR_VISUAL     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_SECROWRSBR     \
        {  /*ABM1 : SECROWRSBR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55640400u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_SECROWRSBR     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_SECROWRSBR_VISUAL     \
        {  /*ABM1 : SECROWRSBR_VISUAL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55642208u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_SECROWRSBR_VISUAL     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_THRDROWLSBR     \
        {  /*ABM1 : THRDROWLSBR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55641296u, \
            /*StartBit */ (uint16)38u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_THRDROWLSBR     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_THRDROWLSBR_VISUAL     \
        {  /*ABM1 : THRDROWLSBR_VISUAL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55642336u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_THRDROWLSBR_VISUAL     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_THRDROWRSBR     \
        {  /*ABM1 : THRDROWRSBR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55641328u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_THRDROWRSBR     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_ABM1_0X351

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_THRDROWRSBR_VISUAL     \
        {  /*ABM1 : THRDROWRSBR_VISUAL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ABM1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55642464u, \
            /*StartBit */ (uint16)37u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ABM1_THRDROWRSBR_VISUAL     \

#endif /* COMEX_SIGNAL_RX_ABM1_0X351 */

#ifdef COMEX_SIGNAL_RX_BMS19_0X352

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS19_BMS_BATTKEEPTEMPSTS     \
        {  /*BMS19 : BMS_BATTKEEPTEMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55706192u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS19_BMS_BATTKEEPTEMPSTS     \

#endif /* COMEX_SIGNAL_RX_BMS19_0X352 */

#ifdef COMEX_SIGNAL_RX_BMS19_0X352

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS19_BMS_INTELENGIDLCHRGNSTS     \
        {  /*BMS19 : BMS_INTELENGIDLCHRGNSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)55708512u, \
            /*StartBit */ (uint16)45u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS19_BMS_INTELENGIDLCHRGNSTS     \

#endif /* COMEX_SIGNAL_RX_BMS19_0X352 */

#ifdef COMEX_SIGNAL_RX_PPMI1_0X35B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PPMI1_BSR_ENASTS     \
        {  /*PPMI1 : BSR_ENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PPMI1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)56295856u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PPMI1_BSR_ENASTS     \

#endif /* COMEX_SIGNAL_RX_PPMI1_0X35B */

#ifdef COMEX_SIGNAL_RX_PPMI1_0X35B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PPMI1_HW_ENASTS     \
        {  /*PPMI1 : HW_ENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PPMI1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)56295888u, \
            /*StartBit */ (uint16)14u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PPMI1_HW_ENASTS     \

#endif /* COMEX_SIGNAL_RX_PPMI1_0X35B */

#ifdef COMEX_SIGNAL_RX_PPMI1_0X35B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PPMI1_PPMIERRSTS     \
        {  /*PPMI1 : PPMIERRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_PPMI1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)56295920u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_PPMI1_PPMIERRSTS     \

#endif /* COMEX_SIGNAL_RX_PPMI1_0X35B */

#ifdef COMEX_SIGNAL_TX_HUT29_0X35C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT29_DISPMODSTS     \
        {  /*HUT29 : DISPMODSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT29, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)56361296u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT29_DISPMODSTS     \

#endif /* COMEX_SIGNAL_TX_HUT29_0X35C */

#ifdef COMEX_SIGNAL_TX_HUT29_0X35C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT29_NATURALWINDLOWLIMIT     \
        {  /*HUT29 : NATURALWINDLOWLIMIT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT29, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)56363456u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_NaturalWindLowLimit_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT29_NATURALWINDLOWLIMIT     \

#endif /* COMEX_SIGNAL_TX_HUT29_0X35C */

#ifdef COMEX_SIGNAL_TX_HUT29_0X35C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT29_NATURALWINDPERIOD     \
        {  /*HUT29 : NATURALWINDPERIOD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT29, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)56365024u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_NaturalWindPeriod_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT29_NATURALWINDPERIOD     \

#endif /* COMEX_SIGNAL_TX_HUT29_0X35C */

#ifdef COMEX_SIGNAL_TX_HUT29_0X35C

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT29_NATURALWINDUPLIMIT     \
        {  /*HUT29 : NATURALWINDUPLIMIT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT29, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)56363968u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_NaturalWindUpLimit_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT29_NATURALWINDUPLIMIT     \

#endif /* COMEX_SIGNAL_TX_HUT29_0X35C */

#ifdef COMEX_SIGNAL_RX_RWPC1_0X35D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RWPC1_RWPC_CHRGSTS     \
        {  /*RWPC1 : RWPC_CHRGSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RWPC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)56427168u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RWPC1_RWPC_CHRGSTS     \

#endif /* COMEX_SIGNAL_RX_RWPC1_0X35D */

#ifdef COMEX_SIGNAL_RX_RWPC1_0X35D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RWPC1_RWPC_FAULTSTS     \
        {  /*RWPC1 : RWPC_FAULTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RWPC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)56427376u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RWPC1_RWPC_FAULTSTS     \

#endif /* COMEX_SIGNAL_RX_RWPC1_0X35D */

#ifdef COMEX_SIGNAL_RX_RWPC1_0X35D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RWPC1_RWPC_SWTSTS     \
        {  /*RWPC1 : RWPC_SWTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_RWPC1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)56427488u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_RWPC1_RWPC_SWTSTS     \

#endif /* COMEX_SIGNAL_RX_RWPC1_0X35D */

#ifdef COMEX_SIGNAL_RX_CP1_0X35E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CP1_ALLTERRAINDISLFB     \
        {  /*CP1 : ALLTERRAINDISLFB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)56492336u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CP1_ALLTERRAINDISLFB     \

#endif /* COMEX_SIGNAL_RX_CP1_0X35E */

#ifdef COMEX_SIGNAL_RX_CP1_0X35E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CP1_ELECSIDESTEPSYSFB     \
        {  /*CP1 : ELECSIDESTEPSYSFB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)56492368u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CP1_ELECSIDESTEPSYSFB     \

#endif /* COMEX_SIGNAL_RX_CP1_0X35E */

#ifdef COMEX_SIGNAL_RX_CP1_0X35E

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CP1_ROOFMODFB     \
        {  /*CP1 : ROOFMODFB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_CP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)56492304u, \
            /*StartBit */ (uint16)8u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CP1_ROOFMODFB     \

#endif /* COMEX_SIGNAL_RX_CP1_0X35E */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACAIUREQ_TC     \
        {  /*HUT1 : ACAIUREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACAIUReq_TC, \
            /*SignalId */ (uint32)57083408u, \
            /*StartBit */ (uint16)48u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACAIUREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACAQSREQ_TC     \
        {  /*HUT1 : ACAQSREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACAQSReq_TC, \
            /*SignalId */ (uint32)57083872u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACAQSREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACAIRINLETREQ_TC     \
        {  /*HUT1 : ACAIRINLETREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACAirInletReq_TC, \
            /*SignalId */ (uint32)57082976u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACAIRINLETREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACAUTOMODREQ_TC     \
        {  /*HUT1 : ACAUTOMODREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACAutoModReq_TC, \
            /*SignalId */ (uint32)57083104u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACAUTOMODREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACBLWRSTEPLSSPDREQ_TC     \
        {  /*HUT1 : ACBLWRSTEPLSSPDREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACBlwrsteplsSpdReq_TC, \
            /*SignalId */ (uint32)57089472u, \
            /*StartBit */ (uint16)59u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACBLWRSTEPLSSPDREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACCMPRREQ_TC     \
        {  /*HUT1 : ACCMPRREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACCmprReq_TC, \
            /*SignalId */ (uint32)57083744u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACCMPRREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACDRVAIRDISTRIBMODREQ_TC     \
        {  /*HUT1 : ACDRVAIRDISTRIBMODREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACDrvAirDistribModReq_TC, \
            /*SignalId */ (uint32)57084784u, \
            /*StartBit */ (uint16)45u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACDRVAIRDISTRIBMODREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACDRVTEMPDECREQ_TC     \
        {  /*HUT1 : ACDRVTEMPDECREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACDrvTempDecReq_TC, \
            /*SignalId */ (uint32)57084576u, \
            /*StartBit */ (uint16)42u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACDRVTEMPDECREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACDRVTEMPINCREQ_TC     \
        {  /*HUT1 : ACDRVTEMPINCREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACDrvTempIncReq_TC, \
            /*SignalId */ (uint32)57085408u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACDRVTEMPINCREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACDUALREQ_TC     \
        {  /*HUT1 : ACDUALREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACDualReq_TC, \
            /*SignalId */ (uint32)57083232u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACDUALREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTBLWRSPDDECREQ_TC     \
        {  /*HUT1 : ACFRNTBLWRSPDDECREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACFrntBlwrSpdDecReq_TC, \
            /*SignalId */ (uint32)57083488u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTBLWRSPDDECREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTBLWRSPDINCREQ_TC     \
        {  /*HUT1 : ACFRNTBLWRSPDINCREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACFrntBlwrSpdIncReq_TC, \
            /*SignalId */ (uint32)57084896u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTBLWRSPDINCREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTDEFRSTREQ_TC     \
        {  /*HUT1 : ACFRNTDEFRSTREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACFrntDefrstReq_TC, \
            /*SignalId */ (uint32)57083616u, \
            /*StartBit */ (uint16)27u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTDEFRSTREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTHMIDIS_TC     \
        {  /*HUT1 : ACFRNTHMIDIS_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACFrntHMIDis_TC, \
            /*SignalId */ (uint32)57082928u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTHMIDIS_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTPASSTEMPDECREQ_TC     \
        {  /*HUT1 : ACFRNTPASSTEMPDECREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACFrntPassTempDecReq_TC, \
            /*SignalId */ (uint32)57085280u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTPASSTEMPDECREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTPASSTEMPINCREQ_TC     \
        {  /*HUT1 : ACFRNTPASSTEMPINCREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACFrntPassTempIncReq_TC, \
            /*SignalId */ (uint32)57085152u, \
            /*StartBit */ (uint16)51u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTPASSTEMPINCREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACOFFREQ_TC     \
        {  /*HUT1 : ACOFFREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACOffReq_TC, \
            /*SignalId */ (uint32)57085920u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACOFFREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACREARBLWRSPDDECREQ_TC     \
        {  /*HUT1 : ACREARBLWRSPDDECREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRearBlwrSpdDecReq_TC, \
            /*SignalId */ (uint32)57082608u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACREARBLWRSPDDECREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACREARBLWRSPDINCREQ_TC     \
        {  /*HUT1 : ACREARBLWRSPDINCREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRearBlwrSpdIncReq_TC, \
            /*SignalId */ (uint32)57082576u, \
            /*StartBit */ (uint16)22u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACREARBLWRSPDINCREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACREARHMIDIS_TC     \
        {  /*HUT1 : ACREARHMIDIS_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRearHMIDis_TC, \
            /*SignalId */ (uint32)57082896u, \
            /*StartBit */ (uint16)32u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACREARHMIDIS_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACZONEREQ_TC     \
        {  /*HUT1 : ACZONEREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACZoneReq_TC, \
            /*SignalId */ (uint32)57082000u, \
            /*StartBit */ (uint16)4u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACZONEREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_BATTSAVEDELAYTIMESET     \
        {  /*HUT1 : BATTSAVEDELAYTIMESET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_BattSaveDelayTimeSet, \
            /*SignalId */ (uint32)57082720u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_BattSaveDelayTimeSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_BATTSAVEDELAYTIMESET     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_CHAIRMEMPOSNENA     \
        {  /*HUT1 : CHAIRMEMPOSNENA */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnEna, \
            /*SignalId */ (uint32)57083152u, \
            /*StartBit */ (uint16)40u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ChairMemPosnEna_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_CHAIRMEMPOSNENA     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_CHAIRMEMPOSNENA0     \
        {  /*HUT1 : CHAIRMEMPOSNENA0 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnEna0, \
            /*SignalId */ (uint32)57083153u, \
            /*StartBit */ (uint16)40u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_CHAIRMEMPOSNENA0     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_CHAIRMEMPOSNENA1     \
        {  /*HUT1 : CHAIRMEMPOSNENA1 */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ChairMemPosnEna1, \
            /*SignalId */ (uint32)57083154u, \
            /*StartBit */ (uint16)40u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_CHAIRMEMPOSNENA1     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_DOMELMPDLYTIMSET     \
        {  /*HUT1 : DOMELMPDLYTIMSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DomeLmpDlyTimSet, \
            /*SignalId */ (uint32)57082352u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DomeLmpDlyTimSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_DOMELMPDLYTIMSET     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_DRVDROWSNSDETNSET     \
        {  /*HUT1 : DRVDROWSNSDETNSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DrvDrowsnsDetnSet, \
            /*SignalId */ (uint32)57083024u, \
            /*StartBit */ (uint16)36u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DrvDrowsnsDetnSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_DRVDROWSNSDETNSET     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_FOLWMEHOMEDLYTIMSET     \
        {  /*HUT1 : FOLWMEHOMEDLYTIMSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_FolwMeHomeDlyTimSet, \
            /*SignalId */ (uint32)57082096u, \
            /*StartBit */ (uint16)3u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_FolwMeHomeDlyTimSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_FOLWMEHOMEDLYTIMSET     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_REARVIEWFOLDMODSET     \
        {  /*HUT1 : REARVIEWFOLDMODSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RearviewFoldModSet, \
            /*SignalId */ (uint32)57082320u, \
            /*StartBit */ (uint16)14u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_RearviewFoldModSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_REARVIEWFOLDMODSET     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_TRANPMODE_REQ     \
        {  /*HUT1 : TRANPMODE_REQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_TranPMode_Req, \
            /*SignalId */ (uint32)57082353u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_TranPMode_Req_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_TRANPMODE_REQ     \

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_AUDIOVOLVSCMODREQ     \
        {  /*HUT2 : AMP_AUDIOVOLVSCMODREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_AudioVolVSCModReq, \
            /*SignalId */ (uint32)57213536u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_AUDIOVOLVSCMODREQ     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_BEEPSOURCESET     \
        {  /*HUT2 : AMP_BEEPSOURCESET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_BeepSourceSet, \
            /*SignalId */ (uint32)57213104u, \
            /*StartBit */ (uint16)2u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_BEEPSOURCESET     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_FRAUDIOFADERSET     \
        {  /*HUT2 : AMP_FRAUDIOFADERSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_FRAudioFaderSet, \
            /*SignalId */ (uint32)57215952u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_FRAUDIOFADERSET     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_HIGHFRQAUDIOSET     \
        {  /*HUT2 : AMP_HIGHFRQAUDIOSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_HighFrqAudioSet, \
            /*SignalId */ (uint32)57220048u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_HIGHFRQAUDIOSET     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_LRAUDIOBALANCESET     \
        {  /*HUT2 : AMP_LRAUDIOBALANCESET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_LRAudioBalanceSet, \
            /*SignalId */ (uint32)57214928u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_LRAUDIOBALANCESET     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_LRDRVSIDESET     \
        {  /*HUT2 : AMP_LRDRVSIDESET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_LRDrvSideSet, \
            /*SignalId */ (uint32)57213488u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_LRDRVSIDESET     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_LOWFRQAUDIOSET     \
        {  /*HUT2 : AMP_LOWFRQAUDIOSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_LowFrqAudioSet, \
            /*SignalId */ (uint32)57216976u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_LOWFRQAUDIOSET     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_MEDIACALLSOURCESET     \
        {  /*HUT2 : AMP_MEDIACALLSOURCESET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_MediaCallSourceSet, \
            /*SignalId */ (uint32)57213888u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_MEDIACALLSOURCESET     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_MIDFRQAUDIOSET     \
        {  /*HUT2 : AMP_MIDFRQAUDIOSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_MidFrqAudioSet, \
            /*SignalId */ (uint32)57219024u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_MIDFRQAUDIOSET     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_MUTESET     \
        {  /*HUT2 : AMP_MUTESET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_MuteSet, \
            /*SignalId */ (uint32)57213744u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_MUTESET     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_NAVISOURCESET     \
        {  /*HUT2 : AMP_NAVISOURCESET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_NaviSourceSet, \
            /*SignalId */ (uint32)57215472u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_NAVISOURCESET     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_ANCSWTSET     \
        {  /*HUT2 : ANCSWTSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ANCSwtSet, \
            /*SignalId */ (uint32)57214096u, \
            /*StartBit */ (uint16)36u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_ANCSWTSET     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_ENHDSIRISET     \
        {  /*HUT2 : ENHDSIRISET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_EnhdSiriSet, \
            /*SignalId */ (uint32)57213968u, \
            /*StartBit */ (uint16)32u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_ENHDSIRISET     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_REARWINHEATCMD_TC     \
        {  /*HUT2 : REARWINHEATCMD_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RearWinHeatCmd_TC, \
            /*SignalId */ (uint32)57215584u, \
            /*StartBit */ (uint16)41u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_REARWINHEATCMD_TC     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_T_BOX_ECALLSET     \
        {  /*HUT2 : T_BOX_ECALLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_T_BOX_ECallSet, \
            /*SignalId */ (uint32)57214544u, \
            /*StartBit */ (uint16)50u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_T_BOX_ECALLSET     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_VRTTSSOURCESET     \
        {  /*HUT2 : VRTTSSOURCESET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_VRTTSSourceSet, \
            /*SignalId */ (uint32)57214000u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_VRTTSSOURCESET     \

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_BESTLISTEGPOSNREQ     \
        {  /*HUT3 : AMP_BESTLISTEGPOSNREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_BestListegPosnReq, \
            /*SignalId */ (uint32)57346544u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_BESTLISTEGPOSNREQ     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_GETDTCINFOREQ     \
        {  /*HUT3 : AMP_GETDTCINFOREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_GetDTCInfoReq, \
            /*SignalId */ (uint32)57345584u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_GETDTCINFOREQ     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_GETHWINFOREQ     \
        {  /*HUT3 : AMP_GETHWINFOREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_GetHWInfoReq, \
            /*SignalId */ (uint32)57345040u, \
            /*StartBit */ (uint16)32u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_GETHWINFOREQ     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_GETINTVOLTINFOREQ     \
        {  /*HUT3 : AMP_GETINTVOLTINFOREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_GetIntVoltInfoReq, \
            /*SignalId */ (uint32)57345296u, \
            /*StartBit */ (uint16)40u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_GETINTVOLTINFOREQ     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_GETSWINFOREQ     \
        {  /*HUT3 : AMP_GETSWINFOREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_GetSWInfoReq, \
            /*SignalId */ (uint32)57345072u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_GETSWINFOREQ     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_GETTEMPINFOREQ     \
        {  /*HUT3 : AMP_GETTEMPINFOREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_GetTempInfoReq, \
            /*SignalId */ (uint32)57345328u, \
            /*StartBit */ (uint16)41u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_GETTEMPINFOREQ     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_HFMVOLSET     \
        {  /*HUT3 : AMP_HFMVOLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_HFMVolSet, \
            /*SignalId */ (uint32)57344992u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_HFMVOLSET     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_MAINVOLSET     \
        {  /*HUT3 : AMP_MAINVOLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_MainVolSet, \
            /*SignalId */ (uint32)57348064u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_MAINVOLSET     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_NAVIVOLSET     \
        {  /*HUT3 : AMP_NAVIVOLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_NaviVolSet, \
            /*SignalId */ (uint32)57347040u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_NAVIVOLSET     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_TTSVOLSET_VR     \
        {  /*HUT3 : AMP_TTSVOLSET_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AMP_TTSVolSet_VR, \
            /*SignalId */ (uint32)57346016u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_TTSVOLSET_VR     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AUDIOCHANMODSET     \
        {  /*HUT3 : AUDIOCHANMODSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AudioChanModSet, \
            /*SignalId */ (uint32)57347041u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AUDIOCHANMODSET     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_HDPRIVACYMODESET     \
        {  /*HUT3 : HDPRIVACYMODESET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_HdPrivacyModeSet, \
            /*SignalId */ (uint32)57345168u, \
            /*StartBit */ (uint16)36u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_HDPRIVACYMODESET     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_ICCSWTREQ     \
        {  /*HUT3 : ICCSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ICCSwtReq, \
            /*SignalId */ (uint32)57345552u, \
            /*StartBit */ (uint16)48u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_ICCSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_IESS_MDLINFOREQ     \
        {  /*HUT3 : IESS_MDLINFOREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_IESS_MdlInfoReq, \
            /*SignalId */ (uint32)57344048u, \
            /*StartBit */ (uint16)1u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_IESS_MDLINFOREQ     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_IESS_MDLSWTREQ     \
        {  /*HUT3 : IESS_MDLSWTREQ */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_IESS_MdlSwtReq, \
            /*SignalId */ (uint32)57346272u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_IESS_MDLSWTREQ     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_QLIPLUSSURROUNDSET     \
        {  /*HUT3 : QLIPLUSSURROUNDSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_QLIPlusSurroundSet, \
            /*SignalId */ (uint32)57347680u, \
            /*StartBit */ (uint16)57u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_QLIPLUSSURROUNDSET     \

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACAIRINLETREQ_VR     \
        {  /*HUT4 : ACAIRINLETREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACAirInletReq_VR, \
            /*SignalId */ (uint32)57478432u, \
            /*StartBit */ (uint16)52u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACAIRINLETREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACAUTOMODREQ_VR     \
        {  /*HUT4 : ACAUTOMODREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACAutoModReq_VR, \
            /*SignalId */ (uint32)57476704u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACAUTOMODREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACBLWRSPDREQ_VR     \
        {  /*HUT4 : ACBLWRSPDREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACBlwrSpdReq_VR, \
            /*SignalId */ (uint32)57479616u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACBLWRSPDREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACCMPRREQ_VR     \
        {  /*HUT4 : ACCMPRREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACCmprReq_VR, \
            /*SignalId */ (uint32)57477600u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACCMPRREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACDRVAIRDISTRIBMODREQ_VR     \
        {  /*HUT4 : ACDRVAIRDISTRIBMODREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACDrvAirDistribModReq_VR, \
            /*SignalId */ (uint32)57478640u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACDRVAIRDISTRIBMODREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACDRVTEMPREQ_VR     \
        {  /*HUT4 : ACDRVTEMPREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACDrvTempReq_VR, \
            /*SignalId */ (uint32)57481184u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACDRVTEMPREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACFRNTDEFROSTREQ_VR     \
        {  /*HUT4 : ACFRNTDEFROSTREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACFrntDefrostReq_VR, \
            /*SignalId */ (uint32)57477728u, \
            /*StartBit */ (uint16)41u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACFRNTDEFROSTREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACPOWERREQ_VR     \
        {  /*HUT4 : ACPOWERREQ_VR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACPowerReq_VR, \
            /*SignalId */ (uint32)57477472u, \
            /*StartBit */ (uint16)37u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACPOWERREQ_VR     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACREARAIRDISTRIBMODREQ_TC     \
        {  /*HUT4 : ACREARAIRDISTRIBMODREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRearAirDistribModReq_TC, \
            /*SignalId */ (uint32)57478320u, \
            /*StartBit */ (uint16)50u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACREARAIRDISTRIBMODREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACREARAUTOMODREQ_TC     \
        {  /*HUT4 : ACREARAUTOMODREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRearAutoModReq_TC, \
            /*SignalId */ (uint32)57475504u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACREARAUTOMODREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACREAROFFREQ_TC     \
        {  /*HUT4 : ACREAROFFREQ_TC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ACRearOffReq_TC, \
            /*SignalId */ (uint32)57475408u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACREAROFFREQ_TC     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ALLTERRAINDISLSET     \
        {  /*HUT4 : ALLTERRAINDISLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_AllTerrainDislSet, \
            /*SignalId */ (uint32)57476016u, \
            /*StartBit */ (uint16)29u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_AllTerrainDislSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ALLTERRAINDISLSET     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_DRVSEATHEATGLVLSET     \
        {  /*HUT4 : DRVSEATHEATGLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DrvSeatHeatgLvlSet, \
            /*SignalId */ (uint32)57476064u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_DRVSEATHEATGLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_DRVSEATSUPPORTLVLSET     \
        {  /*HUT4 : DRVSEATSUPPORTLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DrvSeatSupportLvlSet, \
            /*SignalId */ (uint32)57475568u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_DRVSEATSUPPORTLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_DRVSEATVENTNLVLSET     \
        {  /*HUT4 : DRVSEATVENTNLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_DrvSeatVentnLvlSet, \
            /*SignalId */ (uint32)57475680u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_DRVSEATVENTNLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ELECSIDESTEPPINGSYSSET     \
        {  /*HUT4 : ELECSIDESTEPPINGSYSSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_ElecSideSteppingSysSet, \
            /*SignalId */ (uint32)57475760u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_ElecSideSteppingSysSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ELECSIDESTEPPINGSYSSET     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_PASSSEATHEATGLVLSET     \
        {  /*HUT4 : PASSSEATHEATGLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PassSeatHeatgLvlSet, \
            /*SignalId */ (uint32)57475872u, \
            /*StartBit */ (uint16)12u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_PASSSEATHEATGLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_PASSSEATSUPPORTLVLSET     \
        {  /*HUT4 : PASSSEATSUPPORTLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PassSeatSupportLvlSet, \
            /*SignalId */ (uint32)57475248u, \
            /*StartBit */ (uint16)2u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_PASSSEATSUPPORTLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_PASSSEATVENTNLVLSET     \
        {  /*HUT4 : PASSSEATVENTNLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_PassSeatVentnLvlSet, \
            /*SignalId */ (uint32)57476576u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_PASSSEATVENTNLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_RLSEATHEATGLVLSET     \
        {  /*HUT4 : RLSEATHEATGLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RLSeatHeatgLvlSet, \
            /*SignalId */ (uint32)57477088u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_RLSEATHEATGLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_RLSEATVENTNLVLSET     \
        {  /*HUT4 : RLSEATVENTNLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RLSeatVentnLvlSet, \
            /*SignalId */ (uint32)57476384u, \
            /*StartBit */ (uint16)20u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_RLSEATVENTNLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_RRSEATHEATGLVLSET     \
        {  /*HUT4 : RRSEATHEATGLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RRSeatHeatgLvlSet, \
            /*SignalId */ (uint32)57476896u, \
            /*StartBit */ (uint16)28u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_RRSEATHEATGLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_RRSEATVENTNLVLSET     \
        {  /*HUT4 : RRSEATVENTNLVLSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RRSeatVentnLvlSet, \
            /*SignalId */ (uint32)57476192u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_RRSEATVENTNLVLSET     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_REMUPGRDSTS     \
        {  /*HUT4 : REMUPGRDSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RemUpgrdSts, \
            /*SignalId */ (uint32)57476880u, \
            /*StartBit */ (uint16)56u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_REMUPGRDSTS     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ROOFMODSET     \
        {  /*HUT4 : ROOFMODSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT4, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_CAN_SIGNAL_RoofModSet, \
            /*SignalId */ (uint32)57475664u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_RoofModSet_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ROOFMODSET     \

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT34_0X370

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_AUTODRYINGSWT     \
        {  /*HUT34 : AUTODRYINGSWT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT34, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57672016u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_AutoDryingSwt_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_AUTODRYINGSWT     \

#endif /* COMEX_SIGNAL_TX_HUT34_0X370 */

#ifdef COMEX_SIGNAL_TX_HUT34_0X370

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_HUT_TGTSOCSET     \
        {  /*HUT34 : HUT_TGTSOCSET */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT34, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57678176u, \
            /*StartBit */ (uint16)50u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_HUT_TGTSOCSET     \

#endif /* COMEX_SIGNAL_TX_HUT34_0X370 */

#ifdef COMEX_SIGNAL_TX_HUT34_0X370

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIMEINDCN     \
        {  /*HUT34 : TIMEINDCN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT34, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57672240u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIMEINDCN     \

#endif /* COMEX_SIGNAL_TX_HUT34_0X370 */

#ifdef COMEX_SIGNAL_TX_HUT34_0X370

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIMEMOD     \
        {  /*HUT34 : TIMEMOD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT34, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57672208u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIMEMOD     \

#endif /* COMEX_SIGNAL_TX_HUT34_0X370 */

#ifdef COMEX_SIGNAL_TX_HUT34_0X370

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_DAY     \
        {  /*HUT34 : TIME_DAY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT34, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57678800u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_DAY     \

#endif /* COMEX_SIGNAL_TX_HUT34_0X370 */

#ifdef COMEX_SIGNAL_TX_HUT34_0X370

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_HOUR     \
        {  /*HUT34 : TIME_HOUR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT34, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57673680u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_HOUR     \

#endif /* COMEX_SIGNAL_TX_HUT34_0X370 */

#ifdef COMEX_SIGNAL_TX_HUT34_0X370

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_MINUTES     \
        {  /*HUT34 : TIME_MINUTES */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT34, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57674720u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_MINUTES     \

#endif /* COMEX_SIGNAL_TX_HUT34_0X370 */

#ifdef COMEX_SIGNAL_TX_HUT34_0X370

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_MONTH     \
        {  /*HUT34 : TIME_MONTH */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT34, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57677760u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_MONTH     \

#endif /* COMEX_SIGNAL_TX_HUT34_0X370 */

#ifdef COMEX_SIGNAL_TX_HUT34_0X370

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_SECOND     \
        {  /*HUT34 : TIME_SECOND */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT34, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57675744u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_SECOND     \

#endif /* COMEX_SIGNAL_TX_HUT34_0X370 */

#ifdef COMEX_SIGNAL_TX_HUT34_0X370

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_YEAR_LEFT     \
        {  /*HUT34 : TIME_YEAR_LEFT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT34, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57676736u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_YEAR_LEFT     \

#endif /* COMEX_SIGNAL_TX_HUT34_0X370 */

#ifdef COMEX_SIGNAL_TX_HUT34_0X370

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_YEAR_RIGHT     \
        {  /*HUT34 : TIME_YEAR_RIGHT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT34, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57676224u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_YEAR_RIGHT     \

#endif /* COMEX_SIGNAL_TX_HUT34_0X370 */

#ifdef COMEX_SIGNAL_RX_ECM3_0X371

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_AGS_FAILURE     \
        {  /*ECM3 : AGS_FAILURE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57738800u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_AGS_FAILURE     \

#endif /* COMEX_SIGNAL_RX_ECM3_0X371 */

#ifdef COMEX_SIGNAL_RX_ECM3_0X371

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_BAROPRESSURE     \
        {  /*ECM3 : BAROPRESSURE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57741184u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_BAROPRESSURE     \

#endif /* COMEX_SIGNAL_RX_ECM3_0X371 */

#ifdef COMEX_SIGNAL_RX_ECM3_0X371

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_ENGCLNTTEMPVLDTY     \
        {  /*ECM3 : ENGCLNTTEMPVLDTY */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57740768u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_ENGCLNTTEMPVLDTY     \

#endif /* COMEX_SIGNAL_RX_ECM3_0X371 */

#ifdef COMEX_SIGNAL_RX_ECM3_0X371

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_ENGCLNTTEMPWARN     \
        {  /*ECM3 : ENGCLNTTEMPWARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57738512u, \
            /*StartBit */ (uint16)40u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_ENGCLNTTEMPWARN     \

#endif /* COMEX_SIGNAL_RX_ECM3_0X371 */

#ifdef COMEX_SIGNAL_RX_ECM3_0X371

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_ENGCOOLANTTEMP     \
        {  /*ECM3 : ENGCOOLANTTEMP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57745280u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_ENGCOOLANTTEMP     \

#endif /* COMEX_SIGNAL_RX_ECM3_0X371 */

#ifdef COMEX_SIGNAL_RX_ECM3_0X371

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_GPF_WARNING     \
        {  /*ECM3 : GPF_WARNING */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57740256u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_GPF_WARNING     \

#endif /* COMEX_SIGNAL_RX_ECM3_0X371 */

#ifdef COMEX_SIGNAL_RX_ECM3_0X371

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_GENTRWARNLMPSTS     \
        {  /*ECM3 : GENTRWARNLMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57738672u, \
            /*StartBit */ (uint16)45u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_GENTRWARNLMPSTS     \

#endif /* COMEX_SIGNAL_RX_ECM3_0X371 */

#ifdef COMEX_SIGNAL_RX_ECM3_0X371

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_MAXENGTRQNORM     \
        {  /*ECM3 : MAXENGTRQNORM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57743232u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_MAXENGTRQNORM     \

#endif /* COMEX_SIGNAL_RX_ECM3_0X371 */

#ifdef COMEX_SIGNAL_RX_ECM3_0X371

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_SSSSETSTS     \
        {  /*ECM3 : SSSSETSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57738640u, \
            /*StartBit */ (uint16)44u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_SSSSETSTS     \

#endif /* COMEX_SIGNAL_RX_ECM3_0X371 */

#ifdef COMEX_SIGNAL_RX_ECM3_0X371

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_SS_ENABLE_LAMP     \
        {  /*ECM3 : SS_ENABLE_LAMP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57738608u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_SS_ENABLE_LAMP     \

#endif /* COMEX_SIGNAL_RX_ECM3_0X371 */

#ifdef COMEX_SIGNAL_RX_ECM3_0X371

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_SS_FAULT_LAMP     \
        {  /*ECM3 : SS_FAULT_LAMP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57738576u, \
            /*StartBit */ (uint16)42u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_SS_FAULT_LAMP     \

#endif /* COMEX_SIGNAL_RX_ECM3_0X371 */

#ifdef COMEX_SIGNAL_RX_ECM3_0X371

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_SS_SCREEN_TIP     \
        {  /*ECM3 : SS_SCREEN_TIP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)57739184u, \
            /*StartBit */ (uint16)61u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM3_SS_SCREEN_TIP     \

#endif /* COMEX_SIGNAL_RX_ECM3_0X371 */

#ifdef COMEX_SIGNAL_RX_AC2_0X385

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACAIRINLETSTS     \
        {  /*AC2 : ACAIRINLETSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)59050656u, \
            /*StartBit */ (uint16)42u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACAIRINLETSTS     \

#endif /* COMEX_SIGNAL_RX_AC2_0X385 */

#ifdef COMEX_SIGNAL_RX_AC2_0X385

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACAMBTEMP     \
        {  /*AC2 : ACAMBTEMP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)59053952u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACAMBTEMP     \

#endif /* COMEX_SIGNAL_RX_AC2_0X385 */

#ifdef COMEX_SIGNAL_RX_AC2_0X385

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACAUTODEFRSTMODENASTS     \
        {  /*AC2 : ACAUTODEFRSTMODENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)59049968u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACAUTODEFRSTMODENASTS     \

#endif /* COMEX_SIGNAL_RX_AC2_0X385 */

#ifdef COMEX_SIGNAL_RX_AC2_0X385

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACAUTOMODENASTS     \
        {  /*AC2 : ACAUTOMODENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)59048976u, \
            /*StartBit */ (uint16)32u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACAUTOMODENASTS     \

#endif /* COMEX_SIGNAL_RX_AC2_0X385 */

#ifdef COMEX_SIGNAL_RX_AC2_0X385

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACCMPRENASTS     \
        {  /*AC2 : ACCMPRENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)59049328u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACCMPRENASTS     \

#endif /* COMEX_SIGNAL_RX_AC2_0X385 */

#ifdef COMEX_SIGNAL_RX_AC2_0X385

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACDRVTEMP_ATC     \
        {  /*AC2 : ACDRVTEMP_ATC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)59052896u, \
            /*StartBit */ (uint16)38u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACDRVTEMP_ATC     \

#endif /* COMEX_SIGNAL_RX_AC2_0X385 */

#ifdef COMEX_SIGNAL_RX_AC2_0X385

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACDUALMODENASTS     \
        {  /*AC2 : ACDUALMODENASTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)59049200u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACDUALMODENASTS     \

#endif /* COMEX_SIGNAL_RX_AC2_0X385 */

#ifdef COMEX_SIGNAL_RX_AC2_0X385

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACFRNTBLWRSPD     \
        {  /*AC2 : ACFRNTBLWRSPD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)59049408u, \
            /*StartBit */ (uint16)11u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACFRNTBLWRSPD     \

#endif /* COMEX_SIGNAL_RX_AC2_0X385 */

#ifdef COMEX_SIGNAL_RX_AC2_0X385

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACFRNTDEFRSTSTS     \
        {  /*AC2 : ACFRNTDEFRSTSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)59049232u, \
            /*StartBit */ (uint16)40u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACFRNTDEFRSTSTS     \

#endif /* COMEX_SIGNAL_RX_AC2_0X385 */

#ifdef COMEX_SIGNAL_RX_AC2_0X385

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACFRNTPASSTTEMP_ATC     \
        {  /*AC2 : ACFRNTPASSTTEMP_ATC */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)59054816u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACFRNTPASSTTEMP_ATC     \

#endif /* COMEX_SIGNAL_RX_AC2_0X385 */

#ifdef COMEX_SIGNAL_RX_AC2_0X385

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACHMIDISPCMD     \
        {  /*AC2 : ACHMIDISPCMD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)59048800u, \
            /*StartBit */ (uint16)13u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACHMIDISPCMD     \

#endif /* COMEX_SIGNAL_RX_AC2_0X385 */

#ifdef COMEX_SIGNAL_RX_AC2_0X385

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACOPENSTS     \
        {  /*AC2 : ACOPENSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)59048400u, \
            /*StartBit */ (uint16)14u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACOPENSTS     \

#endif /* COMEX_SIGNAL_RX_AC2_0X385 */

#ifdef COMEX_SIGNAL_RX_AC2_0X385

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACREARWINHEATSTS     \
        {  /*AC2 : ACREARWINHEATSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AC2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)59048432u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AC2_ACREARWINHEATSTS     \

#endif /* COMEX_SIGNAL_RX_AC2_0X385 */

#ifdef COMEX_SIGNAL_RX_TPMS2_0X395

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS2_FLTIREPRESS     \
        {  /*TPMS2 : FLTIREPRESS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)60098432u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS2_FLTIREPRESS     \

#endif /* COMEX_SIGNAL_RX_TPMS2_0X395 */

#ifdef COMEX_SIGNAL_RX_TPMS2_0X395

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS2_FLTIRETEMP     \
        {  /*TPMS2 : FLTIRETEMP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)60100480u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS2_FLTIRETEMP     \

#endif /* COMEX_SIGNAL_RX_TPMS2_0X395 */

#ifdef COMEX_SIGNAL_RX_TPMS2_0X395

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS2_FRTIREPRESS     \
        {  /*TPMS2 : FRTIREPRESS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)60102528u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS2_FRTIREPRESS     \

#endif /* COMEX_SIGNAL_RX_TPMS2_0X395 */

#ifdef COMEX_SIGNAL_RX_TPMS2_0X395

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS2_FRTIRETEMP     \
        {  /*TPMS2 : FRTIRETEMP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)60104576u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS2_FRTIRETEMP     \

#endif /* COMEX_SIGNAL_RX_TPMS2_0X395 */

#ifdef COMEX_SIGNAL_RX_TPMS2_0X395

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS2_RLTIREPRESS     \
        {  /*TPMS2 : RLTIREPRESS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)60106624u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS2_RLTIREPRESS     \

#endif /* COMEX_SIGNAL_RX_TPMS2_0X395 */

#ifdef COMEX_SIGNAL_RX_TPMS2_0X395

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS2_RLTIRETEMP     \
        {  /*TPMS2 : RLTIRETEMP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)60108672u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS2_RLTIRETEMP     \

#endif /* COMEX_SIGNAL_RX_TPMS2_0X395 */

#ifdef COMEX_SIGNAL_RX_TPMS2_0X395

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS2_RRTIREPRESS     \
        {  /*TPMS2 : RRTIREPRESS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)60110720u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS2_RRTIREPRESS     \

#endif /* COMEX_SIGNAL_RX_TPMS2_0X395 */

#ifdef COMEX_SIGNAL_RX_TPMS2_0X395

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS2_RRTIRETEMP     \
        {  /*TPMS2 : RRTIRETEMP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_TPMS2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)60112768u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_TPMS2_RRTIRETEMP     \

#endif /* COMEX_SIGNAL_RX_TPMS2_0X395 */

#ifdef COMEX_SIGNAL_RX_AMP5_IESS1_0X3A1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP5_IESS1_IESS_SWITCHMODEL     \
        {  /*AMP5_IESS1 : IESS_SWITCHMODEL */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP5_IESS1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)60886368u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP5_IESS1_IESS_SWITCHMODEL     \

#endif /* COMEX_SIGNAL_RX_AMP5_IESS1_0X3A1 */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_BATTOVERTEMPRANK_RM     \
        {  /*BMS66 : BMS_BATTOVERTEMPRANK_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61736432u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_BATTOVERTEMPRANK_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_BATTOVERVOLTRANK_RM     \
        {  /*BMS66 : BMS_BATTOVERVOLTRANK_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61736400u, \
            /*StartBit */ (uint16)46u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_BATTOVERVOLTRANK_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_BATTSOCLOWRANK_RM     \
        {  /*BMS66 : BMS_BATTSOCLOWRANK_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61736368u, \
            /*StartBit */ (uint16)45u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_BATTSOCLOWRANK_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_BATTUNDERVOLTRANK_RM     \
        {  /*BMS66 : BMS_BATTUNDERVOLTRANK_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61736304u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_BATTUNDERVOLTRANK_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_CELLDELTAVOLTRANK_RM     \
        {  /*BMS66 : BMS_CELLDELTAVOLTRANK_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61736272u, \
            /*StartBit */ (uint16)42u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_CELLDELTAVOLTRANK_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_CELLOVERVOLTRANK_RM     \
        {  /*BMS66 : BMS_CELLOVERVOLTRANK_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61736240u, \
            /*StartBit */ (uint16)41u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_CELLOVERVOLTRANK_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_CELLUNDERVOLTRANK_RM     \
        {  /*BMS66 : BMS_CELLUNDERVOLTRANK_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61736208u, \
            /*StartBit */ (uint16)40u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_CELLUNDERVOLTRANK_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_CHRGSTS_RM     \
        {  /*BMS66 : BMS_CHRGSTS_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61735280u, \
            /*StartBit */ (uint16)5u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_CHRGSTS_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_DELTATEMPRANK_RM     \
        {  /*BMS66 : BMS_DELTATEMPRANK_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61736688u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_DELTATEMPRANK_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_ISOLATIONRVALUE_RM     \
        {  /*BMS66 : BMS_ISOLATIONRVALUE_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61742848u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_ISOLATIONRVALUE_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_PACKCURR_RM     \
        {  /*BMS66 : BMS_PACKCURR_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61743088u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_PACKCURR_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_PACKMISMATCHWARN_RM     \
        {  /*BMS66 : BMS_PACKMISMATCHWARN_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61736656u, \
            /*StartBit */ (uint16)54u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_PACKMISMATCHWARN_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_PACKOVERCHRGWARN_RM     \
        {  /*BMS66 : BMS_PACKOVERCHRGWARN_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61735120u, \
            /*StartBit */ (uint16)6u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_PACKOVERCHRGWARN_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_PACKVOLT_RM     \
        {  /*BMS66 : BMS_PACKVOLT_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61748704u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)14u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_PACKVOLT_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_SOCJUMPWARN_RM     \
        {  /*BMS66 : BMS_SOCJUMPWARN_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61735152u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_SOCJUMPWARN_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_SOCOVERWARN_RM     \
        {  /*BMS66 : BMS_SOCOVERWARN_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61735952u, \
            /*StartBit */ (uint16)32u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_SOCOVERWARN_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_RX_BMS66_0X3AE

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_VCUISOLATEERR_RM     \
        {  /*BMS66 : BMS_VCUISOLATEERR_RM */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS66, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61736336u, \
            /*StartBit */ (uint16)44u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS66_BMS_VCUISOLATEERR_RM     \

#endif /* COMEX_SIGNAL_RX_BMS66_0X3AE */

#ifdef COMEX_SIGNAL_TX_HUT12_0X3AF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT12_PITCHANG     \
        {  /*HUT12 : PITCHANG */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT12, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61803504u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)7u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT12_PITCHANG     \

#endif /* COMEX_SIGNAL_TX_HUT12_0X3AF */

#ifdef COMEX_SIGNAL_TX_HUT12_0X3AF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT12_PITCHANGSIGN     \
        {  /*HUT12 : PITCHANGSIGN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT12, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)61801456u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT12_PITCHANGSIGN     \

#endif /* COMEX_SIGNAL_TX_HUT12_0X3AF */

#ifdef COMEX_SIGNAL_RX_ECM19_0X3B5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM19_ECM_VIN     \
        {  /*ECM19 : ECM_VIN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)62209024u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)64u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM19_ECM_VIN     \

#endif /* COMEX_SIGNAL_RX_ECM19_0X3B5 */

#ifdef COMEX_SIGNAL_RX_ECM20_0X3B7

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM20_ECM_VEHDSTBACKUP     \
        {  /*ECM20 : ECM_VEHDSTBACKUP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_ECM20, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)62328704u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)24u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ECM20_ECM_VEHDSTBACKUP     \

#endif /* COMEX_SIGNAL_RX_ECM20_0X3B7 */

#ifdef COMEX_SIGNAL_RX_BMS22_0X3BF

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS22_BMS_CHRGDURATIONTIME     \
        {  /*BMS22 : BMS_CHRGDURATIONTIME */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS22, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)62861216u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS22_BMS_CHRGDURATIONTIME     \

#endif /* COMEX_SIGNAL_RX_BMS22_0X3BF */

#ifdef COMEX_SIGNAL_RX_HCU_HC7_0X3C2

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC7_HCU_EVCONTNSDISTANCE     \
        {  /*HCU_HC7 : HCU_EVCONTNSDISTANCE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HC7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)63051648u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC7_HCU_EVCONTNSDISTANCE     \

#endif /* COMEX_SIGNAL_RX_HCU_HC7_0X3C2 */

#ifdef COMEX_SIGNAL_RX_HCU_HC7_0X3C2

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC7_HCU_EVCONTNSDISTANCEVLD     \
        {  /*HCU_HC7 : HCU_EVCONTNSDISTANCEVLD */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HC7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)63047312u, \
            /*StartBit */ (uint16)52u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC7_HCU_EVCONTNSDISTANCEVLD     \

#endif /* COMEX_SIGNAL_RX_HCU_HC7_0X3C2 */

#ifdef COMEX_SIGNAL_RX_HCU_HC7_0X3C2

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC7_HCU_EGYUSED     \
        {  /*HCU_HC7 : HCU_EGYUSED */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HC7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)63057824u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC7_HCU_EGYUSED     \

#endif /* COMEX_SIGNAL_RX_HCU_HC7_0X3C2 */

#ifdef COMEX_SIGNAL_RX_HCU_HC7_0X3C2

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC7_HCU_RECUPPWR     \
        {  /*HCU_HC7 : HCU_RECUPPWR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HCU_HC7, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)63052192u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_HC7_HCU_RECUPPWR     \

#endif /* COMEX_SIGNAL_RX_HCU_HC7_0X3C2 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_CHAN1DTCINFO     \
        {  /*AMP1 : AMP_CHAN1DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65078512u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_CHAN1DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_CHAN2DTCINFO     \
        {  /*AMP1 : AMP_CHAN2DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65078480u, \
            /*StartBit */ (uint16)38u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_CHAN2DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_CHAN3DTCINFO     \
        {  /*AMP1 : AMP_CHAN3DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65078448u, \
            /*StartBit */ (uint16)37u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_CHAN3DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_CHAN4DTCINFO     \
        {  /*AMP1 : AMP_CHAN4DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65078416u, \
            /*StartBit */ (uint16)36u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_CHAN4DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_CHAN5DTCINFO     \
        {  /*AMP1 : AMP_CHAN5DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65078384u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_CHAN5DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_CHAN6DTCINFO     \
        {  /*AMP1 : AMP_CHAN6DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65078352u, \
            /*StartBit */ (uint16)34u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_CHAN6DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_CHAN7DTCINFO     \
        {  /*AMP1 : AMP_CHAN7DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65078320u, \
            /*StartBit */ (uint16)33u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_CHAN7DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_CHAN8DTCINFO     \
        {  /*AMP1 : AMP_CHAN8DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65078288u, \
            /*StartBit */ (uint16)32u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_CHAN8DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_HWVERSION     \
        {  /*AMP1 : AMP_HWVERSION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65089280u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_HWVERSION     \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_SWVERSION     \
        {  /*AMP1 : AMP_SWVERSION */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65081088u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)16u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_SWVERSION     \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_TEMPSTS     \
        {  /*AMP1 : AMP_TEMPSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65080800u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_TEMPSTS     \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_TEMPVALUE     \
        {  /*AMP1 : AMP_TEMPVALUE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65089408u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_TEMPVALUE     \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_VOLVALUE     \
        {  /*AMP1 : AMP_VOLVALUE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65093504u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)8u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_AMP_VOLVALUE     \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_BESTLISTEGPOSNRESP     \
        {  /*AMP1 : BESTLISTEGPOSNRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65080624u, \
            /*StartBit */ (uint16)52u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_BESTLISTEGPOSNRESP     \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP1_0X3E1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_CLARI_FIRESP     \
        {  /*AMP1 : CLARI_FIRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP1, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65078960u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP1_CLARI_FIRESP     \

#endif /* COMEX_SIGNAL_RX_AMP1_0X3E1 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_AVMMEDIAVOLLVLRESP     \
        {  /*AMP2 : AVMMEDIAVOLLVLRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65215936u, \
            /*StartBit */ (uint16)59u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_AVMMEDIAVOLLVLRESP     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_AVMSTRESP     \
        {  /*AMP2 : AVMSTRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65208432u, \
            /*StartBit */ (uint16)3u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_AVMSTRESP     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_BALANCESETSTATE     \
        {  /*AMP2 : BALANCESETSTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65210320u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_BALANCESETSTATE     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_BASSSETSTATE     \
        {  /*AMP2 : BASSSETSTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65212368u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_BASSSETSTATE     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_BEEPSOURCESTS     \
        {  /*AMP2 : BEEPSOURCESTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65208496u, \
            /*StartBit */ (uint16)2u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_BEEPSOURCESTS     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_DRIVESIDESTS     \
        {  /*AMP2 : DRIVESIDESTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65208880u, \
            /*StartBit */ (uint16)17u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_DRIVESIDESTS     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_ENHDSIRISTS     \
        {  /*AMP2 : ENHDSIRISTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65209104u, \
            /*StartBit */ (uint16)24u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_ENHDSIRISTS     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_FPASCHSTRESP     \
        {  /*AMP2 : FPASCHSTRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65208656u, \
            /*StartBit */ (uint16)10u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_FPASCHSTRESP     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_FADESETSTATE     \
        {  /*AMP2 : FADESETSTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65211344u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_FADESETSTATE     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_GETHUTINFOSTS     \
        {  /*AMP2 : GETHUTINFOSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65209648u, \
            /*StartBit */ (uint16)41u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_GETHUTINFOSTS     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_MEDIACALLSOURCESTATE     \
        {  /*AMP2 : MEDIACALLSOURCESTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65209280u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_MEDIACALLSOURCESTATE     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_MIDRANGESETSTATE     \
        {  /*AMP2 : MIDRANGESETSTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65214416u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_MIDRANGESETSTATE     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_MUTESTATE     \
        {  /*AMP2 : MUTESTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65209136u, \
            /*StartBit */ (uint16)25u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_MUTESTATE     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_NAVIMEDIAVOLLVLRESP     \
        {  /*AMP2 : NAVIMEDIAVOLLVLRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65216448u, \
            /*StartBit */ (uint16)63u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_NAVIMEDIAVOLLVLRESP     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_NAVISOURCESTATE     \
        {  /*AMP2 : NAVISOURCESTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65210864u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_NAVISOURCESTATE     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_QLIPLUSSURROUNDSETST     \
        {  /*AMP2 : QLIPLUSSURROUNDSETST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65210592u, \
            /*StartBit */ (uint16)35u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_QLIPLUSSURROUNDSETST     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_QLISURROUNDSETST     \
        {  /*AMP2 : QLISURROUNDSETST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65209904u, \
            /*StartBit */ (uint16)49u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_QLISURROUNDSETST     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_RPASCHSTRESP     \
        {  /*AMP2 : RPASCHSTRESP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65208912u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_RPASCHSTRESP     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_T_BOX_ECALLSTS     \
        {  /*AMP2 : T_BOX_ECALLSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65209680u, \
            /*StartBit */ (uint16)42u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_T_BOX_ECALLSTS     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_TREBLESETSTATE     \
        {  /*AMP2 : TREBLESETSTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65215440u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_TREBLESETSTATE     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_VRTTSSOURCEST     \
        {  /*AMP2 : VRTTSSOURCEST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65208848u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_VRTTSSOURCEST     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP2_0X3E3

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_VSCMODESTATE     \
        {  /*AMP2 : VSCMODESTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP2, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65208928u, \
            /*StartBit */ (uint16)9u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP2_VSCMODESTATE     \

#endif /* COMEX_SIGNAL_RX_AMP2_0X3E3 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMPPOWERSTS     \
        {  /*AMP3 : AMPPOWERSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65340752u, \
            /*StartBit */ (uint16)42u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMPPOWERSTS     \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMP_CHAN10DTCINFO     \
        {  /*AMP3 : AMP_CHAN10DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65340880u, \
            /*StartBit */ (uint16)46u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMP_CHAN10DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMP_CHAN11DTCINFO     \
        {  /*AMP3 : AMP_CHAN11DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65340848u, \
            /*StartBit */ (uint16)45u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMP_CHAN11DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMP_CHAN12DTCINFO     \
        {  /*AMP3 : AMP_CHAN12DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65340816u, \
            /*StartBit */ (uint16)44u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMP_CHAN12DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMP_CHAN13DTCINFO     \
        {  /*AMP3 : AMP_CHAN13DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65340784u, \
            /*StartBit */ (uint16)43u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMP_CHAN13DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMP_CHAN14DTCINFO     \
        {  /*AMP3 : AMP_CHAN14DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65340720u, \
            /*StartBit */ (uint16)41u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMP_CHAN14DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMP_CHAN15DTCINFO     \
        {  /*AMP3 : AMP_CHAN15DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65340688u, \
            /*StartBit */ (uint16)40u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMP_CHAN15DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMP_CHAN16DTCINFO     \
        {  /*AMP3 : AMP_CHAN16DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65341168u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMP_CHAN16DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMP_CHAN9DTCINFO     \
        {  /*AMP3 : AMP_CHAN9DTCINFO */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65340912u, \
            /*StartBit */ (uint16)47u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_AMP_CHAN9DTCINFO     \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_HFMVOLSETSTS     \
        {  /*AMP3 : HFMVOLSETSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65340384u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_HFMVOLSETSTS     \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_HDPRIVACYMODESETST     \
        {  /*AMP3 : HDPRIVACYMODESETST */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65341136u, \
            /*StartBit */ (uint16)54u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_HDPRIVACYMODESETST     \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_IPVOLSETSTS     \
        {  /*AMP3 : IPVOLSETSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65344480u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_IPVOLSETSTS     \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_MAINVOLUMESETSTATE     \
        {  /*AMP3 : MAINVOLUMESETSTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65343456u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_MAINVOLUMESETSTATE     \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_NAVIVOLUMESETSTATE     \
        {  /*AMP3 : NAVIVOLUMESETSTATE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65342432u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_NAVIVOLUMESETSTATE     \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_AMP3_0X3E5

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_VR_TTSVOLSETSTS     \
        {  /*AMP3 : VR_TTSVOLSETSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_AMP3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65341408u, \
            /*StartBit */ (uint16)15u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_AMP3_VR_TTSVOLSETSTS     \

#endif /* COMEX_SIGNAL_RX_AMP3_0X3E5 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD3_0X3E9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD3_T_BOX_SWUPDSTS     \
        {  /*T_BOX_FD3 : T_BOX_SWUPDSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_BOX_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65602736u, \
            /*StartBit */ (uint16)18u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD3_T_BOX_SWUPDSTS     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD3_0X3E9 */

#ifdef COMEX_SIGNAL_RX_T_BOX_FD3_0X3E9

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD3_T_BOX_SYSERRSTS     \
        {  /*T_BOX_FD3 : T_BOX_SYSERRSTS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_T_BOX_FD3, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)65602512u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)5u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_T_BOX_FD3_T_BOX_SYSERRSTS     \

#endif /* COMEX_SIGNAL_RX_T_BOX_FD3_0X3E9 */

#ifdef COMEX_SIGNAL_RX_BMS30_0X3F1

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS30_BMS_SOCLOWWARN     \
        {  /*BMS30 : BMS_SOCLOWWARN */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_BMS30, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)66126832u, \
            /*StartBit */ (uint16)31u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_BMS30_BMS_SOCLOWWARN     \

#endif /* COMEX_SIGNAL_RX_BMS30_0X3F1 */

#ifdef COMEX_SIGNAL_TX_HUT19_0X415

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_COUNTRYCODE     \
        {  /*HUT19 : ADAS_META_COUNTRYCODE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)68485536u, \
            /*StartBit */ (uint16)1u, \
            /*BitLength*/ (uint16)10u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_COUNTRYCODE     \

#endif /* COMEX_SIGNAL_TX_HUT19_0X415 */

#ifdef COMEX_SIGNAL_TX_HUT19_0X415

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_CYCCNT     \
        {  /*HUT19 : ADAS_META_CYCCNT */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)68486624u, \
            /*StartBit */ (uint16)23u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_CYCCNT     \

#endif /* COMEX_SIGNAL_TX_HUT19_0X415 */

#ifdef COMEX_SIGNAL_TX_HUT19_0X415

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_DRVSIDE     \
        {  /*HUT19 : ADAS_META_DRVSIDE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)68486384u, \
            /*StartBit */ (uint16)39u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_DRVSIDE     \

#endif /* COMEX_SIGNAL_TX_HUT19_0X415 */

#ifdef COMEX_SIGNAL_TX_HUT19_0X415

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_HWVER     \
        {  /*HUT19 : ADAS_META_HWVER */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)68489360u, \
            /*StartBit */ (uint16)16u, \
            /*BitLength*/ (uint16)9u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_HWVER     \

#endif /* COMEX_SIGNAL_TX_HUT19_0X415 */

#ifdef COMEX_SIGNAL_TX_HUT19_0X415

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_MAPPROVIDER     \
        {  /*HUT19 : ADAS_META_MAPPROVIDER */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)68485424u, \
            /*StartBit */ (uint16)4u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_MAPPROVIDER     \

#endif /* COMEX_SIGNAL_TX_HUT19_0X415 */

#ifdef COMEX_SIGNAL_TX_HUT19_0X415

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_MAPVERQTR     \
        {  /*HUT19 : ADAS_META_MAPVERQTR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)68488672u, \
            /*StartBit */ (uint16)55u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_MAPVERQTR     \

#endif /* COMEX_SIGNAL_TX_HUT19_0X415 */

#ifdef COMEX_SIGNAL_TX_HUT19_0X415

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_MAPVERYEAR     \
        {  /*HUT19 : ADAS_META_MAPVERYEAR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)68492000u, \
            /*StartBit */ (uint16)53u, \
            /*BitLength*/ (uint16)6u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_MAPVERYEAR     \

#endif /* COMEX_SIGNAL_TX_HUT19_0X415 */

#ifdef COMEX_SIGNAL_TX_HUT19_0X415

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_MSGTYP     \
        {  /*HUT19 : ADAS_META_MSGTYP */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)68485616u, \
            /*StartBit */ (uint16)7u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_MSGTYP     \

#endif /* COMEX_SIGNAL_TX_HUT19_0X415 */

#ifdef COMEX_SIGNAL_TX_HUT19_0X415

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_PROTVER_MAJOR     \
        {  /*HUT19 : ADAS_META_PROTVER_MAJOR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)68486496u, \
            /*StartBit */ (uint16)21u, \
            /*BitLength*/ (uint16)2u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_PROTVER_MAJOR     \

#endif /* COMEX_SIGNAL_TX_HUT19_0X415 */

#ifdef COMEX_SIGNAL_TX_HUT19_0X415

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_PROTVER_MINOR     \
        {  /*HUT19 : ADAS_META_PROTVER_MINOR */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)68492736u, \
            /*StartBit */ (uint16)59u, \
            /*BitLength*/ (uint16)4u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_PROTVER_MINOR     \

#endif /* COMEX_SIGNAL_TX_HUT19_0X415 */

#ifdef COMEX_SIGNAL_TX_HUT19_0X415

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_PROTVER_MINORSUB     \
        {  /*HUT19 : ADAS_META_PROTVER_MINORSUB */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)68486385u, \
            /*StartBit */ (uint16)19u, \
            /*BitLength*/ (uint16)3u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_PROTVER_MINORSUB     \

#endif /* COMEX_SIGNAL_TX_HUT19_0X415 */

#ifdef COMEX_SIGNAL_TX_HUT19_0X415

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_REGIONCODE     \
        {  /*HUT19 : ADAS_META_REGIONCODE */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)68495088u, \
            /*StartBit */ (uint16)38u, \
            /*BitLength*/ (uint16)15u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_REGIONCODE     \

#endif /* COMEX_SIGNAL_TX_HUT19_0X415 */

#ifdef COMEX_SIGNAL_TX_HUT19_0X415

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_SPDUNITS     \
        {  /*HUT19 : ADAS_META_SPDUNITS */ \
            /*MsgId    */ (uint16)SWC_IPC_CAN_MSG_HUT19, \
            /*EventId  */ (uint16)SWC_IPC_EVENT_TX_CAN_SIGNAL_NULL_INDEX, \
            /*SignalId */ (uint32)68487056u, \
            /*StartBit */ (uint16)60u, \
            /*BitLength*/ (uint16)1u, \
            /*NvmOffset*/ (uint16)SWC_IPC_NVM_CAN_SIGNAL_DATA_BUFFER_NULL_OFFSET, \
        }, \

#else 

    #define SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_SPDUNITS     \

#endif /* COMEX_SIGNAL_TX_HUT19_0X415 */


/*
  Define : Tx Can Signal Attribute Table
*/
#define SWC_IPC_TX_CAN_SIGNAL_ATTRIBUTE_TABLE     \
    { \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMBRESWT_OLE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMCLRSET_OLE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMDYNMODSET_OLE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMRDMSWT_OLE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMRHMSWT_OLE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_ALCMSTATSWT_OLE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_CHAIRMEMPOSNENA_PASS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_CHAIRMEMPOSNSETSWT_PASS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_HUT_VMDRINITALARMDLYSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_HUT_VMDRTMPMONFCTNSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_OTA_UPGRDMODREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT7_SMTCSASWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_AUTODEFROST_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_AUTODEFROST_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_AUTOAVMSWSET_CMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_AUTOVIEWCHGCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_CARMDLDISPCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_CARMDLTRSPRCYSWTCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_FPAS_AUTOMODSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_GUID_OVL_DISPLAY_CMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_LANECALACTVTCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_MEBSWTSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_MODCHGREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_MDLCOLRCHGCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_RADAR_DISPCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_SGL_VIEW_SEL \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_SWTOFIELDCALRSTCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_VIEW_SOFTSWITCHCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT6_WSHSOFTSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT49_ANTIDISIDNRESP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_APA_PERMIT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_COMFIRM_BTN \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_LEARNINGTYPESELE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_LEARNING_SET_PARKLOT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_PATH_DELETE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_PATH_SELECT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_PATH_SETTOP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_RETURN_BTN \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_SELFPARLOT_ENDING \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_SET_PATH_ENDING \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_HUT_HAVP_SET_STARTING \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_CTRLPOINT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_CYCCNT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_MSGTYP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_OFFSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_PATHIDX \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_PROFTYP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_RETR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_UPDATE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_LR_PROFLONG_VALUE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_SLOTNUM_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_USERDEFPRKMENUSELCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD4_USERDEFINEDPARKCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_DRVSEATMASSGMODSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_INCARTEMPMAXSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_INCARTEMPMINSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_PASSSEATMASSGMODSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_RWPC_SWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT45_SMTACSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT46_AGSSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT46_ARFSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT46_ASFCSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT46_SOCMNGMNTSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_ACMAXREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_ACMAXREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_ACREARAUTOMODREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_ACREARLOCKREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_ACREARPOWERREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT35_LOCKWINSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR1 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR2 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR3 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR4 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR5 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR6 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR7 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT36_MULTICOLORNR8 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRLTEMPDECREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRLTEMPINCREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRLTEMPREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRRTEMPDECREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRRTEMPINCREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_ACRRTEMPREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_DRVDOORALCMFLASHFREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_FOOTALCMFLASHFREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_LRDOORALCMFLASHFREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_LEFTPANELALCMFLASHFREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_PASSDOORALCMFLASHFREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_RRDOORALCMFLASHFREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT38_RIGHTPANELALCMFLASHFREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_BACKREQ_AVM \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_HUD_BRIGHTNESSLVLSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_HUD_HEIGHTLVLSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_HUD_SWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_PPMIBSRSWTSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT30_PPMIHWSWTSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_ACTVENTRYLOCKSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_ACTVENTRYUNLOCKSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_BTAPAENTRYLOCKSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_BTAPALVNGUNLOCKSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_CLSWINSPDSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_DRVDOORALCMCLRSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_DRVDOORALCMSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_DRVSEATMASSGLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_LRDOORALCMCLRSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_LOCKPROMPTFUNSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_PASSDOORALCMCLRSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_PASSDOORALCMSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_PASSSEATMASSGLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RLSEATMASSGLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RLSEATMEMPOSNSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RLSEATSUPPORTLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RRSEATMASSGLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RRSEATMEMPOSNSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_RRSEATSUPPORTLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT39_SEATKEYMEMENA \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR10 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR11 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR12 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR13 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR14 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR15 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR16 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT37_MULTICOLORNR9 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_ACFGACHANTYP_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_ACFGAENAREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_ACFGALVLREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_ALCMDYNMODSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_APPROACHLAMPSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_APPROACHLAMPSET0 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_APPROACHLAMPSET1 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_BACKREQ_APS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_CHAIRMEMPOSNSETSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_CHAIRMEMPOSNSETSWT0 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_CHAIRMEMPOSNSETSWT1 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_DELETEPATH1CMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_DELETEPATH2CMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_FLAOUTUNLOCKSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_P2P_PRKGDIRECTSWTCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_PARKMDLCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_PATHLRNGFINSHCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_PATHLRNGSTARTCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_PRKINDIRCHOICE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_SELPRKOUTDIRREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_SELPRKGFCTNCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_STARTPRKGPATH1CMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT33_STARTPRKGPATH2CMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_ABSLMPSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_ACDRVSETTEMPSTEPLSREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_ACOPERMOD_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_ACOPERMOD_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_ACPASSSETTEMPSTEPLSREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_APSPRKGTYPSELN \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_APSSWTREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_AUTOWSHWIPSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_DOORUNLOCKMODSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_FRNTREARACDISPSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_PASEXITSPDSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_PARKLMPSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SDWSWTSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SEEKVEHSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SPDAUTOLOCKMODSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SPORTMODLIGHTSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_STEERWHEELHEATSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SUNROOFSWTREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT15_SUNSHADESWTREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT48_LREARVISCURTCTRLCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT48_NATURALWINDREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT48_RREARVISCURTCTRLCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT48_REARVISCURTLOCKSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT42_ACRLTEMPSTEPLSREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT42_ACRRTEMPSTEPLSREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_ALCMBRESWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_ALCMFLOSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_DRVDOORALCMLIGHTLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_FOOTALCMCLRSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_FOOTALCMLIGHTLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_FOOTALCMSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_LRDOORALCMLIGHTLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_LRDOORALCMSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_LEFTPANELALCMCLRSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_LEFTPANELALCMLIGHTLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_LEFTPANELALCMSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_PASSDOORALCMLIGHTLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RRDOORALCMCLRSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RRDOORALCMLIGHTLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RRDOORALCMSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RIGHTPANELALCMCLRSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RIGHTPANELALCMLIGHTLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_RIGHTPANELALCMSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT41_ROOFALCMSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_DRVSEATHEATGLVLSET_NINE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_PASSSEATHEATGLVLSET_NINE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_RLSEATHEATGLVLSET_NINE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_RLSEATMASSGMODSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_RRSEATHEATGLVLSET_NINE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_RRSEATMASSGMODSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT43_SMTSEATSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HTU_OD_OBJ1_ID \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_CONFIDENCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_GROUND_POS_X \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_GROUND_POS_Y \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_ID \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_TYPE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ0_WIDTH \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ1_CONFIDENCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ1_GROUND_POS_X \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ1_GROUND_POS_Y \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ1_TYPE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ1_WIDTH \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_CONFIDENCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_GROUND_POS_X \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_GROUND_POS_Y \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_ID \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_TYPE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ2_WIDTH \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_CONFIDENCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_GROUND_POS_X \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_GROUND_POS_Y \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_ID \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_TYPE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ3_WIDTH \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_CONFIDENCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_GROUND_POS_X \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_GROUND_POS_Y \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_ID \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_TYPE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ4_WIDTH \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_CONFIDENCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_GROUND_POS_X \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_GROUND_POS_Y \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_ID \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_TYPE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ5_WIDTH \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_CONFIDENCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_GROUND_POS_X \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_GROUND_POS_Y \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_ID \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_TYPE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD2_HUT_OD_OBJ6_WIDTH \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_ALCMMASTERSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_ALCMPARTITIONSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ0 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ1 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ2 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ3 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ4 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ5 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT40_MUSICFRQ6 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_AUTOSPDSETSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD10_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD11_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD12_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD13_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD14_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD15_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD16_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD17_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD18_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD1_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD2_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD3_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD4_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD5_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD6_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD7_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD8_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_FSD9_DISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_CONFIDENCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_GROUND_POS_X \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_GROUND_POS_Y \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_ID \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_TYPE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ7_WIDTH \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_OBJ_TIMESTAMP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_HUT_OD_WORKSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_LANECHNGCFMSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_NOH_ACT_REQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_NOH_SWT_REQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_USRMANSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD3_VOICEBRDCSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DMSSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DISTRCTNLVLQLTY_ACC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DISTRCTNLVL_ACC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DROWSNSLVL \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DROWSNSLVLQLTY \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DROWSNSLVLQLTY_ACC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DROWSNSLVL_ACC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_DRVBEHVSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_EXPRSNSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_GAZEPOSNX \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_GAZEPOSNY \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_GAZEPOSNZ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_GENDERSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_GENDERSTSQLTY \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADDETN \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADPITCHANG \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADPOSQLTY \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADPOSNX \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADPOSNY \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADPOSNZ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADROLLANG \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADROTANGQLTY \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_HEADYAWANG \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_LEYEOPENSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_LEYEOPENSTSQLTY \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_REYEOPENSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_REYEOPENSTSQLTY \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_ROBUSTGAZEANGQLTY \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_ROBUSTGAZEPITCHANG \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DMS_FD1_ROBUSTGAZEYAWANG \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_CONTNPRKGREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_CONTNPRKGREQVALID \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_DETVIDEOLOST \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_NAVDECSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTCONTINUEREQ_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTMODSEL_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTSTRTREQ_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTSTS_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTSUSPENDORFINISHREQ_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTSWTREQ_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKSTRAIGHTVEHSTRTREQ_HUT_VALID \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKGCTRLMODREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_PRKGCTRLMODREQVALID \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_SCRNOPSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_XLVL \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT32_YLVL \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_ABMWARNLMPFAILRSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_ACCERR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_BATTCHRGLMPSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_DRVSEATBELTWARNLMPFAILSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_ENGOILPRESSLOWLMPSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_ERR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_FUELLVLINFO \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_FUELLVLLOWLMPSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_PASSSEATBELTWARNLMPFAILSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_VINCOMPR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_VEHSPDUNIT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_VEHTOTDISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP2_IP_VEHTOTDISTANCEVALID \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_AGE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_CURLANE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_CYCCNT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_IDX \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_MSGTYP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_OFFSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_PATHIDX \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_POSCONFDC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_POSPROBB \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_REHEAD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT52_LR_POSN_SPD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP1_IP_CURRTHEME \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP1_IP_FUELAUXTANKR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP1_IP_FUELMAINTANKR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP1_IP_VEHSPDDISP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP1_IP_VELSPDDISP_MILE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT27_EXPERTMODREQ_HUT_HCU \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_AVM_DISPSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_FRNTOCCPTSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_PASSSEATADJMTSWT_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLBKRSTSWT_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLLEGSUPPORTANGSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLLEGSUPPORTLENSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLRSTSWT_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLSEATFLANKADJMTSWT_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RLSEATPOSNADJMTSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RRLEGSUPPORTANGSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RRLEGSUPPORTLENSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RRRSTSWT_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RRSEATFLANKADJMTSWT_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_RRSEATPOSNADJMTSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_REARSEATLIEFLATONEBTN \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT26_SEATFLANKADJMTSWT_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT28_EXHAUSTVOICEREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT28_SECROWLEHDRESTADJSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT28_SECROWRIHDRESTADJSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_AGE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_CURLANE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_CYCCNT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_IDX \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_MSGTYE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_OFFSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_PATHLDX \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_POSCONFDC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_POSPROBB \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_REHEAD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ADAS_POSN_SPD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_AEB_JASWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_AEB_PEDSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_AEB_VEHSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_AESSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ALCMLIGHTLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ALC_SWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_AM_STS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_APPLINK_STS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_BT_AUDIOSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_BRKPEDALFEELREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_CHAIRMEMPOSNSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_CHAIRMEMPOSNSETRESULT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_DOWSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_DSTSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_DRVGMODEMEMREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ELKSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EPSSTEERMODSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ESS_PEDSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ESS_VEHSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ENGSTRTDISCHRGN \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EXPERTMODREQ_HUT_ECM \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EXPERTMODREQ_HUT_ESP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EXPERTMODREQ_HUT_TCU \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EXPERTMODREQ_HUT_TOD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_EXPERTMODSWTREQ_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_FCTABRKSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_FCTASWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_FCW_SNVTYSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_FM_STS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_FLASHLMPSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HFASWTSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HUT_DRVMODREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HUT_ESPFUNCOFFSWTSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HUT_HYBFCTNREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HUT_HYBMODREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HUT_WADEMODESET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HWA_SNVTYSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HWA_SWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_HWA_WARNFORMSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ICA_HANDSOFFSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_IFC_SNVTYSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_IPOD_STS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ISLSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_INTELLIGENTEVASWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_KAOLAFM_STS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LCASWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LCKSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LDWSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LKASWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LSSSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_LSSWARNFORMSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_MEDIAPLAYSRC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVCTRYTYPE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVROADTYPE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVSPDLIMSIGNSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVSPDLIMTYPE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVSPDLIMUNIT_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVSPDLIMVALUE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVTSRTRAFSIGN \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_NAVVEHTOTRAFEYEDIST \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_OILLVLDISPREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_ONLINENEWS_STS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_QQMUSIC_STS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_RCTABRKSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_RCTASWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_RCWSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_REARLVLKICKMODREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_SSSSET_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_STEERCORRNREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TABSWTREQ_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TSRSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TSRWARNSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TSR_SNVTYSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TRAILERCONNECTED \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_TRAILERCONNECTEDVLD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_USB_AUDIOSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT_FD1_USB_VIDEOSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT8_DRIVINGMODREQ_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_CMPLXINSCT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_CYCCNT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_FORMOFWAY \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_FUNCROADCLASS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_LASTSTUB \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_MSGTYP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_NUMOFLANEDRVDIR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_NUMOFLANEOPPDIR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_OFFSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_PARTOFCALCROUTE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_PATHIDX \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_RELPROBB \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_RETR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_RTOFWAY \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_STUBPATHIDX \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_TURNANGL \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT23_ADAS_STUB_UPDATE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_BRDG \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_BUILDUPAREA \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_CMPLXINSCT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_CYCCNT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_DIVIDEROAD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_EFFSPDLMT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_EFFSPDLMTTYP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_FORMOFWAY \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_FUNCROADCLASS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_MSGTYP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_NUMOFLANEDRVDIR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_NUMOFLANEOPPDIR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_OFFSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_PARTOFCALCROUTE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_PATHIDX \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_RELPROBB \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_RETR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_TUNNEL \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT22_ADAS_SEG_UPDATE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_ACCURCLASS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_CTRLPOINT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_CYCCNT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_DIST1 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_MSGTYP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_OFFSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_PATHIDX \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_PROFTYP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_RETR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_UPDATE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_VALUE0 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT21_ADAS_PROFSHORT_VALUE1 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_CTRLPOINT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_CYCCNT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_MSGTYP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_OFFSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_PATHIDX \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_PROFTYP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_RETR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_UPDATE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT20_ADAS_PROFLONG_VALUE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_BRICMP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_DAYNIGHTMOD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_DIALSTYLE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_DRVSEATLIEFLATONEBTN \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_DRVSEATRSTSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_NATURALWINDMODREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_PASSSEATLIEFLATONEBTN \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT51_PASSSEATRSTSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DVR_FD1_DVRREMTCNSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DVR_FD1_DVRSN \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DVR_FD1_DVRSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_DVR_FD1_DVR_360VIDEOCAPTUREREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_AVMAUTOSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_AUDIOMUTESTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_AUTOEASYACSREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DWD_WORKCMD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DAMPGDRVMODEREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DRIVINGMODREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DRVSEATADJMT_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DRVSEATADJMT_HUT0 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_DRVSEATADJMT_HUT1 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_EXPERTMODREQ_HUT_VDC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_JACKMODEREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_ORVMFOLDSWT_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_ORVMLENSADJMT_HUT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_ORVMPOSNENASTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_TRAILERMODEREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT13_VSGSWTSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ACAIUREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ACAQSREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ACDUALREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ACPASSTEMPREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ACREARDEFRSTREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ALCMCLRSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ALCMRHMSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_ALCMSTATSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_HUT_BEANIDREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_HUT_EGYRECVRYSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_IPVOLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT10_PASSWTREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_ACDRVSETTEMPREQ_ETC_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_ACDRVSETTEMPSTEPLSREQ_ETC_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_BATTKEEPTEMP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_BATTSOCLIM \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_CHRGNMODE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_INTELBATTTEMPMAGSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_INTELENGIDLCHRGNSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_HUT_REMTENGCTRL \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT25_SUSPLIFTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_ACREARAIRDISTRIBMODREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_ACREARBLWRSPDREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_ACREARBLWRSTEPLSSPDREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_ACZONEREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_AVMMEDIAVOLLVLREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_AVMSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_BACKGROUNDLIGHTLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_CSTSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_FPASCHANSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_NAVIMEDIAVOLLVLREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_OPDSWTSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_PLGREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_RPASCHANSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT17_WPC_SWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT16_POWERSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP3_IP_AVGFUELCONS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP3_IP_EBDFAILSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP3_IP_INSTFUELCONS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP3_IP_INSTFUELCONSUNIT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_IP3_IP_REMAINDISTANCE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT29_DISPMODSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT29_NATURALWINDLOWLIMIT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT29_NATURALWINDPERIOD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT29_NATURALWINDUPLIMIT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACAIUREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACAQSREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACAIRINLETREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACAUTOMODREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACBLWRSTEPLSSPDREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACCMPRREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACDRVAIRDISTRIBMODREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACDRVTEMPDECREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACDRVTEMPINCREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACDUALREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTBLWRSPDDECREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTBLWRSPDINCREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTDEFRSTREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTHMIDIS_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTPASSTEMPDECREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACFRNTPASSTEMPINCREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACOFFREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACREARBLWRSPDDECREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACREARBLWRSPDINCREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACREARHMIDIS_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_ACZONEREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_BATTSAVEDELAYTIMESET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_CHAIRMEMPOSNENA \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_CHAIRMEMPOSNENA0 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_CHAIRMEMPOSNENA1 \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_DOMELMPDLYTIMSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_DRVDROWSNSDETNSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_FOLWMEHOMEDLYTIMSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_REARVIEWFOLDMODSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT1_TRANPMODE_REQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_AUDIOVOLVSCMODREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_BEEPSOURCESET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_FRAUDIOFADERSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_HIGHFRQAUDIOSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_LRAUDIOBALANCESET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_LRDRVSIDESET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_LOWFRQAUDIOSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_MEDIACALLSOURCESET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_MIDFRQAUDIOSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_MUTESET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_AMP_NAVISOURCESET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_ANCSWTSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_ENHDSIRISET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_REARWINHEATCMD_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_T_BOX_ECALLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT2_VRTTSSOURCESET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_BESTLISTEGPOSNREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_GETDTCINFOREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_GETHWINFOREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_GETINTVOLTINFOREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_GETSWINFOREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_GETTEMPINFOREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_HFMVOLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_MAINVOLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_NAVIVOLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AMP_TTSVOLSET_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_AUDIOCHANMODSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_HDPRIVACYMODESET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_ICCSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_IESS_MDLINFOREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_IESS_MDLSWTREQ \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT3_QLIPLUSSURROUNDSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACAIRINLETREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACAUTOMODREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACBLWRSPDREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACCMPRREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACDRVAIRDISTRIBMODREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACDRVTEMPREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACFRNTDEFROSTREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACPOWERREQ_VR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACREARAIRDISTRIBMODREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACREARAUTOMODREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ACREAROFFREQ_TC \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ALLTERRAINDISLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_DRVSEATHEATGLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_DRVSEATSUPPORTLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_DRVSEATVENTNLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ELECSIDESTEPPINGSYSSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_PASSSEATHEATGLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_PASSSEATSUPPORTLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_PASSSEATVENTNLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_RLSEATHEATGLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_RLSEATVENTNLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_RRSEATHEATGLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_RRSEATVENTNLVLSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_REMUPGRDSTS \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT4_ROOFMODSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_AUTODRYINGSWT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_HUT_TGTSOCSET \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIMEINDCN \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIMEMOD \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_DAY \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_HOUR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_MINUTES \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_MONTH \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_SECOND \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_YEAR_LEFT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT34_TIME_YEAR_RIGHT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT12_PITCHANG \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT12_PITCHANGSIGN \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_COUNTRYCODE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_CYCCNT \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_DRVSIDE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_HWVER \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_MAPPROVIDER \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_MAPVERQTR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_MAPVERYEAR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_MSGTYP \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_PROTVER_MAJOR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_PROTVER_MINOR \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_PROTVER_MINORSUB \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_REGIONCODE \
    SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUT19_ADAS_META_SPDUNITS \
    }

/*
  Define : Event Tx Can Signal Mapping
*/
#ifdef COMEX_SIGNAL_TX_HUT7_0X44

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMBreSwt_OLE    (uint16)SWC_IPC_CAN_SIGNAL_ALCMBreSwt_OLE

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMBreSwt_OLE    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMClrSet_OLE    (uint16)SWC_IPC_CAN_SIGNAL_ALCMClrSet_OLE

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMClrSet_OLE    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMDynModSet_OLE    (uint16)SWC_IPC_CAN_SIGNAL_ALCMDynModSet_OLE

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMDynModSet_OLE    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMRdmSwt_OLE    (uint16)SWC_IPC_CAN_SIGNAL_ALCMRdmSwt_OLE

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMRdmSwt_OLE    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMRhmSwt_OLE    (uint16)SWC_IPC_CAN_SIGNAL_ALCMRhmSwt_OLE

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMRhmSwt_OLE    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMStatSwt_OLE    (uint16)SWC_IPC_CAN_SIGNAL_ALCMStatSwt_OLE

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMStatSwt_OLE    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnEna_Pass    (uint16)SWC_IPC_CAN_SIGNAL_ChairMemPosnEna_Pass

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnEna_Pass    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnSetSwt_Pass    (uint16)SWC_IPC_CAN_SIGNAL_ChairMemPosnSetSwt_Pass

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnSetSwt_Pass    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_VMDRInitAlarmDlySet    (uint16)SWC_IPC_CAN_SIGNAL_HUT_VMDRInitAlarmDlySet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_VMDRInitAlarmDlySet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_VMDRTmpMonFctnSet    (uint16)SWC_IPC_CAN_SIGNAL_HUT_VMDRTmpMonFctnSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_VMDRTmpMonFctnSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_OTA_UpgrdModReq    (uint16)SWC_IPC_CAN_SIGNAL_OTA_UpgrdModReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_OTA_UpgrdModReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT7_0X44

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SmtCsaSwt    (uint16)SWC_IPC_CAN_SIGNAL_SmtCsaSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SmtCsaSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT7_0X44 */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AUTODefrost_TC    (uint16)SWC_IPC_CAN_SIGNAL_AUTODefrost_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AUTODefrost_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AUTODefrost_VR    (uint16)SWC_IPC_CAN_SIGNAL_AUTODefrost_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AUTODefrost_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AutoAVMSwSet_Cmd    (uint16)SWC_IPC_CAN_SIGNAL_AutoAVMSwSet_Cmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AutoAVMSwSet_Cmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AutoViewChgCmd    (uint16)SWC_IPC_CAN_SIGNAL_AutoViewChgCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AutoViewChgCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_CarMdlDispCmd    (uint16)SWC_IPC_CAN_SIGNAL_CarMdlDispCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_CarMdlDispCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_CarMdlTrsprcySwtCmd    (uint16)SWC_IPC_CAN_SIGNAL_CarMdlTrsprcySwtCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_CarMdlTrsprcySwtCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FPAS_AutoModSwt    (uint16)SWC_IPC_CAN_SIGNAL_FPAS_AutoModSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FPAS_AutoModSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_Guid_Ovl_Display_Cmd    (uint16)SWC_IPC_CAN_SIGNAL_Guid_Ovl_Display_Cmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_Guid_Ovl_Display_Cmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LaneCalActvtCmd    (uint16)SWC_IPC_CAN_SIGNAL_LaneCalActvtCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LaneCalActvtCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MEBSwtSet    (uint16)SWC_IPC_CAN_SIGNAL_MEBSwtSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MEBSwtSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MODChgReq    (uint16)SWC_IPC_CAN_SIGNAL_MODChgReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MODChgReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MdlColrChgCmd    (uint16)SWC_IPC_CAN_SIGNAL_MdlColrChgCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MdlColrChgCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_Radar_DispCmd    (uint16)SWC_IPC_CAN_SIGNAL_Radar_DispCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_Radar_DispCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_Sgl_View_Sel    (uint16)SWC_IPC_CAN_SIGNAL_Sgl_View_Sel

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_Sgl_View_Sel    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SwToFieldCalRstCmd    (uint16)SWC_IPC_CAN_SIGNAL_SwToFieldCalRstCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SwToFieldCalRstCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_View_SoftswitchCmd    (uint16)SWC_IPC_CAN_SIGNAL_View_SoftswitchCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_View_SoftswitchCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT6_0X4A

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_WshSoftSwt    (uint16)SWC_IPC_CAN_SIGNAL_WshSoftSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_WshSoftSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT6_0X4A */

#ifdef COMEX_SIGNAL_TX_HUT49_0X1D1

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AntiDisIdnResp    (uint16)SWC_IPC_CAN_SIGNAL_AntiDisIdnResp

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AntiDisIdnResp    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT49_0X1D1 */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_APA_Permit    (uint16)SWC_IPC_CAN_SIGNAL_HUT_HAVP_APA_Permit

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_APA_Permit    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Comfirm_Btn    (uint16)SWC_IPC_CAN_SIGNAL_HUT_HAVP_Comfirm_Btn

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Comfirm_Btn    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_LearningTypeSele    (uint16)SWC_IPC_CAN_SIGNAL_HUT_HAVP_LearningTypeSele

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_LearningTypeSele    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Learning_Set_ParkLot    (uint16)SWC_IPC_CAN_SIGNAL_HUT_HAVP_Learning_Set_ParkLot

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Learning_Set_ParkLot    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Path_Delete    (uint16)SWC_IPC_CAN_SIGNAL_HUT_HAVP_Path_Delete

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Path_Delete    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Path_Select    (uint16)SWC_IPC_CAN_SIGNAL_HUT_HAVP_Path_Select

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Path_Select    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Path_SetTop    (uint16)SWC_IPC_CAN_SIGNAL_HUT_HAVP_Path_SetTop

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Path_SetTop    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Return_Btn    (uint16)SWC_IPC_CAN_SIGNAL_HUT_HAVP_Return_Btn

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Return_Btn    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_SelfParLot_Ending    (uint16)SWC_IPC_CAN_SIGNAL_HUT_HAVP_SelfParLot_Ending

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_SelfParLot_Ending    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Set_Path_Ending    (uint16)SWC_IPC_CAN_SIGNAL_HUT_HAVP_Set_Path_Ending

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Set_Path_Ending    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Set_Starting    (uint16)SWC_IPC_CAN_SIGNAL_HUT_HAVP_Set_Starting

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Set_Starting    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_CtrlPoint    (uint16)SWC_IPC_CAN_SIGNAL_LR_ProfLong_CtrlPoint

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_CtrlPoint    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_CycCnt    (uint16)SWC_IPC_CAN_SIGNAL_LR_ProfLong_CycCnt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_CycCnt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_MsgTyp    (uint16)SWC_IPC_CAN_SIGNAL_LR_ProfLong_MsgTyp

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_MsgTyp    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_Offset    (uint16)SWC_IPC_CAN_SIGNAL_LR_ProfLong_Offset

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_Offset    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_PathIdx    (uint16)SWC_IPC_CAN_SIGNAL_LR_ProfLong_PathIdx

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_PathIdx    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_ProfTyp    (uint16)SWC_IPC_CAN_SIGNAL_LR_ProfLong_ProfTyp

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_ProfTyp    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_Retr    (uint16)SWC_IPC_CAN_SIGNAL_LR_ProfLong_Retr

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_Retr    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_Update    (uint16)SWC_IPC_CAN_SIGNAL_LR_ProfLong_Update

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_Update    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_Value    (uint16)SWC_IPC_CAN_SIGNAL_LR_ProfLong_Value

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_Value    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SlotNum_VR    (uint16)SWC_IPC_CAN_SIGNAL_SlotNum_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SlotNum_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_UserDefPrkMenuSelCmd    (uint16)SWC_IPC_CAN_SIGNAL_UserDefPrkMenuSelCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_UserDefPrkMenuSelCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT_FD4_0X1DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_UserDefinedParkCmd    (uint16)SWC_IPC_CAN_SIGNAL_UserDefinedParkCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_UserDefinedParkCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD4_0X1DA */

#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatMassgModSet    (uint16)SWC_IPC_CAN_SIGNAL_DrvSeatMassgModSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatMassgModSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT45_0X1DC */

#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_InCarTempMaxSet    (uint16)SWC_IPC_CAN_SIGNAL_InCarTempMaxSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_InCarTempMaxSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT45_0X1DC */

#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_InCarTempMinSet    (uint16)SWC_IPC_CAN_SIGNAL_InCarTempMinSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_InCarTempMinSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT45_0X1DC */

#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatMassgModSet    (uint16)SWC_IPC_CAN_SIGNAL_PassSeatMassgModSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatMassgModSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT45_0X1DC */

#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RWPC_SwtReq    (uint16)SWC_IPC_CAN_SIGNAL_RWPC_SwtReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RWPC_SwtReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT45_0X1DC */

#ifdef COMEX_SIGNAL_TX_HUT45_0X1DC

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SmtACSwt    (uint16)SWC_IPC_CAN_SIGNAL_SmtACSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SmtACSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT45_0X1DC */

#ifdef COMEX_SIGNAL_TX_HUT46_0X1DD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AGSSwtReq    (uint16)SWC_IPC_CAN_SIGNAL_AGSSwtReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AGSSwtReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT46_0X1DD */

#ifdef COMEX_SIGNAL_TX_HUT46_0X1DD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ARFSwtReq    (uint16)SWC_IPC_CAN_SIGNAL_ARFSwtReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ARFSwtReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT46_0X1DD */

#ifdef COMEX_SIGNAL_TX_HUT46_0X1DD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ASFCSwtReq    (uint16)SWC_IPC_CAN_SIGNAL_ASFCSwtReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ASFCSwtReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT46_0X1DD */

#ifdef COMEX_SIGNAL_TX_HUT46_0X1DD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SOCMngmntSwtReq    (uint16)SWC_IPC_CAN_SIGNAL_SOCMngmntSwtReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SOCMngmntSwtReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT46_0X1DD */

#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACMaxReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACMaxReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACMaxReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT35_0X1E5 */

#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACMaxReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACMaxReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACMaxReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT35_0X1E5 */

#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearAutoModReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACRearAutoModReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearAutoModReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT35_0X1E5 */

#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearLockReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACRearLockReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearLockReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT35_0X1E5 */

#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearPowerReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACRearPowerReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearPowerReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT35_0X1E5 */

#ifdef COMEX_SIGNAL_TX_HUT35_0X1E5

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LockWinSet    (uint16)SWC_IPC_CAN_SIGNAL_LockWinSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LockWinSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT35_0X1E5 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr1    (uint16)SWC_IPC_CAN_SIGNAL_MultiColorNr1

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr1    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr2    (uint16)SWC_IPC_CAN_SIGNAL_MultiColorNr2

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr2    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr3    (uint16)SWC_IPC_CAN_SIGNAL_MultiColorNr3

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr3    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr4    (uint16)SWC_IPC_CAN_SIGNAL_MultiColorNr4

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr4    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr5    (uint16)SWC_IPC_CAN_SIGNAL_MultiColorNr5

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr5    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr6    (uint16)SWC_IPC_CAN_SIGNAL_MultiColorNr6

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr6    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr7    (uint16)SWC_IPC_CAN_SIGNAL_MultiColorNr7

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr7    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT36_0X1E6

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr8    (uint16)SWC_IPC_CAN_SIGNAL_MultiColorNr8

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr8    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT36_0X1E6 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRLTempDecReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACRLTempDecReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRLTempDecReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRLTempIncReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACRLTempIncReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRLTempIncReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRLTempReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACRLTempReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRLTempReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRRTempDecReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACRRTempDecReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRRTempDecReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRRTempIncReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACRRTempIncReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRRTempIncReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRRTempReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACRRTempReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRRTempReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvDoorALCMFlashFreq    (uint16)SWC_IPC_CAN_SIGNAL_DrvDoorALCMFlashFreq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvDoorALCMFlashFreq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FootALCMFlashFreq    (uint16)SWC_IPC_CAN_SIGNAL_FootALCMFlashFreq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FootALCMFlashFreq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LRDoorALCMFlashFreq    (uint16)SWC_IPC_CAN_SIGNAL_LRDoorALCMFlashFreq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LRDoorALCMFlashFreq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LeftPanelALCMFlashFreq    (uint16)SWC_IPC_CAN_SIGNAL_LeftPanelALCMFlashFreq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LeftPanelALCMFlashFreq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassDoorALCMFlashFreq    (uint16)SWC_IPC_CAN_SIGNAL_PassDoorALCMFlashFreq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassDoorALCMFlashFreq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRDoorALCMFlashFreq    (uint16)SWC_IPC_CAN_SIGNAL_RRDoorALCMFlashFreq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRDoorALCMFlashFreq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT38_0X1E7

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RightPanelALCMFlashFreq    (uint16)SWC_IPC_CAN_SIGNAL_RightPanelALCMFlashFreq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RightPanelALCMFlashFreq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT38_0X1E7 */

#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BackReq_AVM    (uint16)SWC_IPC_CAN_SIGNAL_BackReq_AVM

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BackReq_AVM    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT30_0X1E9 */

#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUD_BrightnessLvlSwt    (uint16)SWC_IPC_CAN_SIGNAL_HUD_BrightnessLvlSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUD_BrightnessLvlSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT30_0X1E9 */

#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUD_HeightLvlSwt    (uint16)SWC_IPC_CAN_SIGNAL_HUD_HeightLvlSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUD_HeightLvlSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT30_0X1E9 */

#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUD_SwtReq    (uint16)SWC_IPC_CAN_SIGNAL_HUD_SwtReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUD_SwtReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT30_0X1E9 */

#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PPMIBSRSwtSet    (uint16)SWC_IPC_CAN_SIGNAL_PPMIBSRSwtSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PPMIBSRSwtSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT30_0X1E9 */

#ifdef COMEX_SIGNAL_TX_HUT30_0X1E9

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PPMIHWSwtSet    (uint16)SWC_IPC_CAN_SIGNAL_PPMIHWSwtSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PPMIHWSwtSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT30_0X1E9 */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ActvEntryLockSet    (uint16)SWC_IPC_CAN_SIGNAL_ActvEntryLockSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ActvEntryLockSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ActvEntryUnlockSet    (uint16)SWC_IPC_CAN_SIGNAL_ActvEntryUnlockSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ActvEntryUnlockSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BTAPAEntryLockSet    (uint16)SWC_IPC_CAN_SIGNAL_BTAPAEntryLockSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BTAPAEntryLockSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BTAPALvngUnlockSet    (uint16)SWC_IPC_CAN_SIGNAL_BTAPALvngUnlockSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BTAPALvngUnlockSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ClsWinSpdSet    (uint16)SWC_IPC_CAN_SIGNAL_ClsWinSpdSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ClsWinSpdSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvDoorALCMClrSet    (uint16)SWC_IPC_CAN_SIGNAL_DrvDoorALCMClrSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvDoorALCMClrSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvDoorALCMSwt    (uint16)SWC_IPC_CAN_SIGNAL_DrvDoorALCMSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvDoorALCMSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatMassgLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_DrvSeatMassgLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatMassgLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LRDoorALCMClrSet    (uint16)SWC_IPC_CAN_SIGNAL_LRDoorALCMClrSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LRDoorALCMClrSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LockPromptFunSet    (uint16)SWC_IPC_CAN_SIGNAL_LockPromptFunSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LockPromptFunSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassDoorALCMClrSet    (uint16)SWC_IPC_CAN_SIGNAL_PassDoorALCMClrSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassDoorALCMClrSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassDoorALCMSwt    (uint16)SWC_IPC_CAN_SIGNAL_PassDoorALCMSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassDoorALCMSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatMassgLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_PassSeatMassgLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatMassgLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatMassgLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_RLSeatMassgLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatMassgLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatMemPosnSwt    (uint16)SWC_IPC_CAN_SIGNAL_RLSeatMemPosnSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatMemPosnSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatSupportLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_RLSeatSupportLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatSupportLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatMassgLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_RRSeatMassgLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatMassgLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatMemPosnSwt    (uint16)SWC_IPC_CAN_SIGNAL_RRSeatMemPosnSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatMemPosnSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatSupportLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_RRSeatSupportLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatSupportLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT39_0X1EB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SeatKeyMemEna    (uint16)SWC_IPC_CAN_SIGNAL_SeatKeyMemEna

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SeatKeyMemEna    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT39_0X1EB */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr10    (uint16)SWC_IPC_CAN_SIGNAL_MultiColorNr10

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr10    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr11    (uint16)SWC_IPC_CAN_SIGNAL_MultiColorNr11

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr11    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr12    (uint16)SWC_IPC_CAN_SIGNAL_MultiColorNr12

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr12    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr13    (uint16)SWC_IPC_CAN_SIGNAL_MultiColorNr13

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr13    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr14    (uint16)SWC_IPC_CAN_SIGNAL_MultiColorNr14

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr14    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr15    (uint16)SWC_IPC_CAN_SIGNAL_MultiColorNr15

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr15    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr16    (uint16)SWC_IPC_CAN_SIGNAL_MultiColorNr16

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr16    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT37_0X1EC

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr9    (uint16)SWC_IPC_CAN_SIGNAL_MultiColorNr9

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr9    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT37_0X1EC */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFGAChanTyp_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACFGAChanTyp_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFGAChanTyp_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFGAEnaReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACFGAEnaReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFGAEnaReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFGALvlReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACFGALvlReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFGALvlReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMDynModSet    (uint16)SWC_IPC_CAN_SIGNAL_ALCMDynModSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMDynModSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ApproachLampSet    (uint16)SWC_IPC_CAN_SIGNAL_ApproachLampSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ApproachLampSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ApproachLampSet0    (uint16)SWC_IPC_CAN_SIGNAL_ApproachLampSet0

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ApproachLampSet0    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ApproachLampSet1    (uint16)SWC_IPC_CAN_SIGNAL_ApproachLampSet1

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ApproachLampSet1    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BackReq_APS    (uint16)SWC_IPC_CAN_SIGNAL_BackReq_APS

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BackReq_APS    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnSetSwt    (uint16)SWC_IPC_CAN_SIGNAL_ChairMemPosnSetSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnSetSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnSetSwt0    (uint16)SWC_IPC_CAN_SIGNAL_ChairMemPosnSetSwt0

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnSetSwt0    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnSetSwt1    (uint16)SWC_IPC_CAN_SIGNAL_ChairMemPosnSetSwt1

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnSetSwt1    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DeletePath1Cmd    (uint16)SWC_IPC_CAN_SIGNAL_DeletePath1Cmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DeletePath1Cmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DeletePath2Cmd    (uint16)SWC_IPC_CAN_SIGNAL_DeletePath2Cmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DeletePath2Cmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FlaoutUnlockSet    (uint16)SWC_IPC_CAN_SIGNAL_FlaoutUnlockSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FlaoutUnlockSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_P2P_PrkgDirectSwtCmd    (uint16)SWC_IPC_CAN_SIGNAL_P2P_PrkgDirectSwtCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_P2P_PrkgDirectSwtCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ParkMdlCmd    (uint16)SWC_IPC_CAN_SIGNAL_ParkMdlCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ParkMdlCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PathLrngFinshCmd    (uint16)SWC_IPC_CAN_SIGNAL_PathLrngFinshCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PathLrngFinshCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PathLrngStartCmd    (uint16)SWC_IPC_CAN_SIGNAL_PathLrngStartCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PathLrngStartCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PrkInDirChoice    (uint16)SWC_IPC_CAN_SIGNAL_PrkInDirChoice

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PrkInDirChoice    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SelPrkOutDirReq    (uint16)SWC_IPC_CAN_SIGNAL_SelPrkOutDirReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SelPrkOutDirReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SelPrkgFctnCmd    (uint16)SWC_IPC_CAN_SIGNAL_SelPrkgFctnCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SelPrkgFctnCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_StartPrkgPath1Cmd    (uint16)SWC_IPC_CAN_SIGNAL_StartPrkgPath1Cmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_StartPrkgPath1Cmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT33_0X1ED

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_StartPrkgPath2Cmd    (uint16)SWC_IPC_CAN_SIGNAL_StartPrkgPath2Cmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_StartPrkgPath2Cmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT33_0X1ED */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ABSLmpSet    (uint16)SWC_IPC_CAN_SIGNAL_ABSLmpSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ABSLmpSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvSetTempSteplsReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACDrvSetTempSteplsReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvSetTempSteplsReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACOperMod_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACOperMod_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACOperMod_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACOperMod_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACOperMod_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACOperMod_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACPassSetTempSteplsReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACPassSetTempSteplsReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACPassSetTempSteplsReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_APSPrkgTypSeln    (uint16)SWC_IPC_CAN_SIGNAL_APSPrkgTypSeln

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_APSPrkgTypSeln    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_APSSwtReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_APSSwtReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_APSSwtReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AutoWshWipSet    (uint16)SWC_IPC_CAN_SIGNAL_AutoWshWipSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AutoWshWipSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DoorUnlockModSet    (uint16)SWC_IPC_CAN_SIGNAL_DoorUnlockModSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DoorUnlockModSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FrntRearACDispSts    (uint16)SWC_IPC_CAN_SIGNAL_FrntRearACDispSts

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FrntRearACDispSts    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PASExitSpdSwt    (uint16)SWC_IPC_CAN_SIGNAL_PASExitSpdSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PASExitSpdSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ParkLmpSet    (uint16)SWC_IPC_CAN_SIGNAL_ParkLmpSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ParkLmpSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SDWSwtSet    (uint16)SWC_IPC_CAN_SIGNAL_SDWSwtSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SDWSwtSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SeekVehSet    (uint16)SWC_IPC_CAN_SIGNAL_SeekVehSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SeekVehSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SpdAutoLockModSet    (uint16)SWC_IPC_CAN_SIGNAL_SpdAutoLockModSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SpdAutoLockModSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SportModLightSet    (uint16)SWC_IPC_CAN_SIGNAL_SportModLightSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SportModLightSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SteerWheelHeatSwtReq    (uint16)SWC_IPC_CAN_SIGNAL_SteerWheelHeatSwtReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SteerWheelHeatSwtReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SunRoofSwtReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_SunRoofSwtReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SunRoofSwtReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT15_0X1EE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SunShadeSwtReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_SunShadeSwtReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SunShadeSwtReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT15_0X1EE */

#ifdef COMEX_SIGNAL_TX_HUT48_0X1F4

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LRearVisCurtCtrlCmd    (uint16)SWC_IPC_CAN_SIGNAL_LRearVisCurtCtrlCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LRearVisCurtCtrlCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT48_0X1F4 */

#ifdef COMEX_SIGNAL_TX_HUT48_0X1F4

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_NaturalWindReq    (uint16)SWC_IPC_CAN_SIGNAL_NaturalWindReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_NaturalWindReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT48_0X1F4 */

#ifdef COMEX_SIGNAL_TX_HUT48_0X1F4

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRearVisCurtCtrlCmd    (uint16)SWC_IPC_CAN_SIGNAL_RRearVisCurtCtrlCmd

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRearVisCurtCtrlCmd    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT48_0X1F4 */

#ifdef COMEX_SIGNAL_TX_HUT48_0X1F4

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RearVisCurtLockSwt    (uint16)SWC_IPC_CAN_SIGNAL_RearVisCurtLockSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RearVisCurtLockSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT48_0X1F4 */

#ifdef COMEX_SIGNAL_TX_HUT42_0X1F9

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRLTempSteplsReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACRLTempSteplsReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRLTempSteplsReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT42_0X1F9 */

#ifdef COMEX_SIGNAL_TX_HUT42_0X1F9

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRRTempSteplsReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACRRTempSteplsReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRRTempSteplsReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT42_0X1F9 */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMBreSwt    (uint16)SWC_IPC_CAN_SIGNAL_ALCMBreSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMBreSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMFloSwt    (uint16)SWC_IPC_CAN_SIGNAL_ALCMFloSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMFloSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvDoorALCMLightLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_DrvDoorALCMLightLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvDoorALCMLightLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FootALCMClrSet    (uint16)SWC_IPC_CAN_SIGNAL_FootALCMClrSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FootALCMClrSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FootALCMLightLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_FootALCMLightLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FootALCMLightLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FootALCMSwt    (uint16)SWC_IPC_CAN_SIGNAL_FootALCMSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FootALCMSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LRDoorALCMLightLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_LRDoorALCMLightLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LRDoorALCMLightLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LRDoorALCMSwt    (uint16)SWC_IPC_CAN_SIGNAL_LRDoorALCMSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LRDoorALCMSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LeftPanelALCMClrSet    (uint16)SWC_IPC_CAN_SIGNAL_LeftPanelALCMClrSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LeftPanelALCMClrSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LeftPanelALCMLightLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_LeftPanelALCMLightLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LeftPanelALCMLightLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LeftPanelALCMSwt    (uint16)SWC_IPC_CAN_SIGNAL_LeftPanelALCMSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LeftPanelALCMSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassDoorALCMLightLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_PassDoorALCMLightLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassDoorALCMLightLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRDoorALCMClrSet    (uint16)SWC_IPC_CAN_SIGNAL_RRDoorALCMClrSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRDoorALCMClrSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRDoorALCMLightLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_RRDoorALCMLightLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRDoorALCMLightLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRDoorALCMSwt    (uint16)SWC_IPC_CAN_SIGNAL_RRDoorALCMSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRDoorALCMSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RightPanelALCMClrSet    (uint16)SWC_IPC_CAN_SIGNAL_RightPanelALCMClrSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RightPanelALCMClrSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RightPanelALCMLightLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_RightPanelALCMLightLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RightPanelALCMLightLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RightPanelALCMSwt    (uint16)SWC_IPC_CAN_SIGNAL_RightPanelALCMSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RightPanelALCMSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT41_0X1FB

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RoofALCMSwt    (uint16)SWC_IPC_CAN_SIGNAL_RoofALCMSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RoofALCMSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT41_0X1FB */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatHeatgLvlSet_Nine    (uint16)SWC_IPC_CAN_SIGNAL_DrvSeatHeatgLvlSet_Nine

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatHeatgLvlSet_Nine    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatHeatgLvlSet_Nine    (uint16)SWC_IPC_CAN_SIGNAL_PassSeatHeatgLvlSet_Nine

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatHeatgLvlSet_Nine    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatHeatgLvlSet_Nine    (uint16)SWC_IPC_CAN_SIGNAL_RLSeatHeatgLvlSet_Nine

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatHeatgLvlSet_Nine    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatMassgModSet    (uint16)SWC_IPC_CAN_SIGNAL_RLSeatMassgModSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatMassgModSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatHeatgLvlSet_Nine    (uint16)SWC_IPC_CAN_SIGNAL_RRSeatHeatgLvlSet_Nine

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatHeatgLvlSet_Nine    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatMassgModSet    (uint16)SWC_IPC_CAN_SIGNAL_RRSeatMassgModSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatMassgModSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_TX_HUT43_0X1FD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SmtSeatSwt    (uint16)SWC_IPC_CAN_SIGNAL_SmtSeatSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SmtSeatSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT43_0X1FD */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_CmplxInsct    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_CmplxInsct

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_CmplxInsct    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_CycCnt    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_CycCnt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_CycCnt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_FormOfWay    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_FormOfWay

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_FormOfWay    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_FuncRoadClass    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_FuncRoadClass

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_FuncRoadClass    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_LastStub    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_LastStub

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_LastStub    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_MsgTyp    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_MsgTyp

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_MsgTyp    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_NumOfLaneDrvDir    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_NumOfLaneDrvDir

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_NumOfLaneDrvDir    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_NumOfLaneOppDir    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_NumOfLaneOppDir

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_NumOfLaneOppDir    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_Offset    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_Offset

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_Offset    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_PartOfCalcRoute    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_PartOfCalcRoute

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_PartOfCalcRoute    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_PathIdx    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_PathIdx

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_PathIdx    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_RelProbb    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_RelProbb

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_RelProbb    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_Retr    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_Retr

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_Retr    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_RtOfWay    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_RtOfWay

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_RtOfWay    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_StubPathIdx    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_StubPathIdx

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_StubPathIdx    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_TurnAngl    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_TurnAngl

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_TurnAngl    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT23_0X2D8

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_Update    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Stub_Update

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_Update    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT23_0X2D8 */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_Brdg    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_Brdg

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_Brdg    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_BuildUpArea    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_BuildUpArea

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_BuildUpArea    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_CmplxInsct    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_CmplxInsct

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_CmplxInsct    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_CycCnt    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_CycCnt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_CycCnt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_DivideRoad    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_DivideRoad

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_DivideRoad    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_EffSpdLmt    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_EffSpdLmt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_EffSpdLmt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_EffSpdLmtTyp    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_EffSpdLmtTyp

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_EffSpdLmtTyp    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_FormOfWay    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_FormOfWay

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_FormOfWay    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_FuncRoadClass    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_FuncRoadClass

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_FuncRoadClass    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_MsgTyp    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_MsgTyp

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_MsgTyp    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_NumOfLaneDrvDir    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_NumOfLaneDrvDir

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_NumOfLaneDrvDir    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_NumOfLaneOppDir    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_NumOfLaneOppDir

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_NumOfLaneOppDir    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_Offset    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_Offset

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_Offset    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_PartOfCalcRoute    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_PartOfCalcRoute

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_PartOfCalcRoute    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_PathIdx    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_PathIdx

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_PathIdx    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_RelProbb    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_RelProbb

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_RelProbb    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_Retr    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_Retr

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_Retr    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_Tunnel    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_Tunnel

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_Tunnel    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT22_0X2DA

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_Update    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_Seg_Update

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_Update    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT22_0X2DA */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_AccurClass    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_AccurClass

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_AccurClass    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_CtrlPoint    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_CtrlPoint

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_CtrlPoint    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_CycCnt    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_CycCnt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_CycCnt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Dist1    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_Dist1

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Dist1    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_MsgTyp    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_MsgTyp

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_MsgTyp    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Offset    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_Offset

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Offset    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_PathIdx    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_PathIdx

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_PathIdx    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_ProfTyp    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_ProfTyp

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_ProfTyp    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Retr    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_Retr

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Retr    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Update    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_Update

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Update    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Value0    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_Value0

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Value0    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT21_0X2DD

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Value1    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfShort_Value1

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Value1    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT21_0X2DD */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_CtrlPoint    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_CtrlPoint

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_CtrlPoint    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_CycCnt    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_CycCnt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_CycCnt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_MsgTyp    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_MsgTyp

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_MsgTyp    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_Offset    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_Offset

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_Offset    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_PathIdx    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_PathIdx

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_PathIdx    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_ProfTyp    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_ProfTyp

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_ProfTyp    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_Retr    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_Retr

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_Retr    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_Update    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_Update

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_Update    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT20_0X2DE

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_Value    (uint16)SWC_IPC_CAN_SIGNAL_ADAS_ProfLong_Value

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_Value    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT20_0X2DE */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAIUReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACAIUReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAIUReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAQSReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACAQSReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAQSReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDualReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACDualReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDualReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACPassTempReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACPassTempReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACPassTempReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearDefrstReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACRearDefrstReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearDefrstReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMClrSet    (uint16)SWC_IPC_CAN_SIGNAL_ALCMClrSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMClrSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMRhmSwt    (uint16)SWC_IPC_CAN_SIGNAL_ALCMRhmSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMRhmSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMStatSwt    (uint16)SWC_IPC_CAN_SIGNAL_ALCMStatSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMStatSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_BeanIDReq    (uint16)SWC_IPC_CAN_SIGNAL_HUT_BeanIDReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_BeanIDReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_EgyRecvrySet    (uint16)SWC_IPC_CAN_SIGNAL_HUT_EgyRecvrySet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_EgyRecvrySet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_IPVolSet    (uint16)SWC_IPC_CAN_SIGNAL_IPVolSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_IPVolSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT10_0X331

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PASSwtReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_PASSwtReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PASSwtReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT10_0X331 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvSetTempReq_ETC_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACDrvSetTempReq_ETC_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvSetTempReq_ETC_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvSetTempSteplsReq_ETC_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACDrvSetTempSteplsReq_ETC_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvSetTempSteplsReq_ETC_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_BattKeepTemp    (uint16)SWC_IPC_CAN_SIGNAL_HUT_BattKeepTemp

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_BattKeepTemp    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_BattSOCLim    (uint16)SWC_IPC_CAN_SIGNAL_HUT_BattSOCLim

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_BattSOCLim    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_ChrgnMode    (uint16)SWC_IPC_CAN_SIGNAL_HUT_ChrgnMode

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_ChrgnMode    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_IntelBattTempMagSet    (uint16)SWC_IPC_CAN_SIGNAL_HUT_IntelBattTempMagSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_IntelBattTempMagSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_IntelEngIdlChrgnSet    (uint16)SWC_IPC_CAN_SIGNAL_HUT_IntelEngIdlChrgnSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_IntelEngIdlChrgnSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_RemtEngCtrl    (uint16)SWC_IPC_CAN_SIGNAL_HUT_RemtEngCtrl

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_RemtEngCtrl    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT25_0X339

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SuspLiftReq    (uint16)SWC_IPC_CAN_SIGNAL_SuspLiftReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SuspLiftReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT25_0X339 */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearAirDistribModReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACRearAirDistribModReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearAirDistribModReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearBlwrSpdReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACRearBlwrSpdReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearBlwrSpdReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearBlwrsteplsSpdReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACRearBlwrsteplsSpdReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearBlwrsteplsSpdReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACZoneReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACZoneReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACZoneReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AVMMediaVolLvlReq    (uint16)SWC_IPC_CAN_SIGNAL_AVMMediaVolLvlReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AVMMediaVolLvlReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AVMSwtReq    (uint16)SWC_IPC_CAN_SIGNAL_AVMSwtReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AVMSwtReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BackgroundLightLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_BackgroundLightLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BackgroundLightLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_CSTSwt    (uint16)SWC_IPC_CAN_SIGNAL_CSTSwt

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_CSTSwt    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FPASChanSwtReq    (uint16)SWC_IPC_CAN_SIGNAL_FPASChanSwtReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FPASChanSwtReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_NaviMediaVolLvlReq    (uint16)SWC_IPC_CAN_SIGNAL_NaviMediaVolLvlReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_NaviMediaVolLvlReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_OPDSwtSts    (uint16)SWC_IPC_CAN_SIGNAL_OPDSwtSts

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_OPDSwtSts    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PLGReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_PLGReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PLGReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RPASChanSwtReq    (uint16)SWC_IPC_CAN_SIGNAL_RPASChanSwtReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RPASChanSwtReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT17_0X33B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_WPC_SwtReq    (uint16)SWC_IPC_CAN_SIGNAL_WPC_SwtReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_WPC_SwtReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT17_0X33B */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAIUReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACAIUReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAIUReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAQSReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACAQSReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAQSReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAirInletReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACAirInletReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAirInletReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAutoModReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACAutoModReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAutoModReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACBlwrsteplsSpdReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACBlwrsteplsSpdReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACBlwrsteplsSpdReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACCmprReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACCmprReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACCmprReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvAirDistribModReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACDrvAirDistribModReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvAirDistribModReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvTempDecReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACDrvTempDecReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvTempDecReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvTempIncReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACDrvTempIncReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvTempIncReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDualReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACDualReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDualReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntBlwrSpdDecReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACFrntBlwrSpdDecReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntBlwrSpdDecReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntBlwrSpdIncReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACFrntBlwrSpdIncReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntBlwrSpdIncReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntDefrstReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACFrntDefrstReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntDefrstReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntHMIDis_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACFrntHMIDis_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntHMIDis_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntPassTempDecReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACFrntPassTempDecReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntPassTempDecReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntPassTempIncReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACFrntPassTempIncReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntPassTempIncReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACOffReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACOffReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACOffReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearBlwrSpdDecReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACRearBlwrSpdDecReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearBlwrSpdDecReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearBlwrSpdIncReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACRearBlwrSpdIncReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearBlwrSpdIncReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearHMIDis_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACRearHMIDis_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearHMIDis_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACZoneReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACZoneReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACZoneReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BattSaveDelayTimeSet    (uint16)SWC_IPC_CAN_SIGNAL_BattSaveDelayTimeSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BattSaveDelayTimeSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnEna    (uint16)SWC_IPC_CAN_SIGNAL_ChairMemPosnEna

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnEna    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnEna0    (uint16)SWC_IPC_CAN_SIGNAL_ChairMemPosnEna0

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnEna0    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnEna1    (uint16)SWC_IPC_CAN_SIGNAL_ChairMemPosnEna1

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnEna1    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DomeLmpDlyTimSet    (uint16)SWC_IPC_CAN_SIGNAL_DomeLmpDlyTimSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DomeLmpDlyTimSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvDrowsnsDetnSet    (uint16)SWC_IPC_CAN_SIGNAL_DrvDrowsnsDetnSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvDrowsnsDetnSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FolwMeHomeDlyTimSet    (uint16)SWC_IPC_CAN_SIGNAL_FolwMeHomeDlyTimSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FolwMeHomeDlyTimSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RearviewFoldModSet    (uint16)SWC_IPC_CAN_SIGNAL_RearviewFoldModSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RearviewFoldModSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT1_0X367

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_TranPMode_Req    (uint16)SWC_IPC_CAN_SIGNAL_TranPMode_Req

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_TranPMode_Req    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT1_0X367 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_AudioVolVSCModReq    (uint16)SWC_IPC_CAN_SIGNAL_AMP_AudioVolVSCModReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_AudioVolVSCModReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_BeepSourceSet    (uint16)SWC_IPC_CAN_SIGNAL_AMP_BeepSourceSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_BeepSourceSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_FRAudioFaderSet    (uint16)SWC_IPC_CAN_SIGNAL_AMP_FRAudioFaderSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_FRAudioFaderSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_HighFrqAudioSet    (uint16)SWC_IPC_CAN_SIGNAL_AMP_HighFrqAudioSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_HighFrqAudioSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_LRAudioBalanceSet    (uint16)SWC_IPC_CAN_SIGNAL_AMP_LRAudioBalanceSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_LRAudioBalanceSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_LRDrvSideSet    (uint16)SWC_IPC_CAN_SIGNAL_AMP_LRDrvSideSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_LRDrvSideSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_LowFrqAudioSet    (uint16)SWC_IPC_CAN_SIGNAL_AMP_LowFrqAudioSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_LowFrqAudioSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_MediaCallSourceSet    (uint16)SWC_IPC_CAN_SIGNAL_AMP_MediaCallSourceSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_MediaCallSourceSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_MidFrqAudioSet    (uint16)SWC_IPC_CAN_SIGNAL_AMP_MidFrqAudioSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_MidFrqAudioSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_MuteSet    (uint16)SWC_IPC_CAN_SIGNAL_AMP_MuteSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_MuteSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_NaviSourceSet    (uint16)SWC_IPC_CAN_SIGNAL_AMP_NaviSourceSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_NaviSourceSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ANCSwtSet    (uint16)SWC_IPC_CAN_SIGNAL_ANCSwtSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ANCSwtSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_EnhdSiriSet    (uint16)SWC_IPC_CAN_SIGNAL_EnhdSiriSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_EnhdSiriSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RearWinHeatCmd_TC    (uint16)SWC_IPC_CAN_SIGNAL_RearWinHeatCmd_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RearWinHeatCmd_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_T_BOX_ECallSet    (uint16)SWC_IPC_CAN_SIGNAL_T_BOX_ECallSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_T_BOX_ECallSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT2_0X369

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_VRTTSSourceSet    (uint16)SWC_IPC_CAN_SIGNAL_VRTTSSourceSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_VRTTSSourceSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT2_0X369 */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_BestListegPosnReq    (uint16)SWC_IPC_CAN_SIGNAL_AMP_BestListegPosnReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_BestListegPosnReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_GetDTCInfoReq    (uint16)SWC_IPC_CAN_SIGNAL_AMP_GetDTCInfoReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_GetDTCInfoReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_GetHWInfoReq    (uint16)SWC_IPC_CAN_SIGNAL_AMP_GetHWInfoReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_GetHWInfoReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_GetIntVoltInfoReq    (uint16)SWC_IPC_CAN_SIGNAL_AMP_GetIntVoltInfoReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_GetIntVoltInfoReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_GetSWInfoReq    (uint16)SWC_IPC_CAN_SIGNAL_AMP_GetSWInfoReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_GetSWInfoReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_GetTempInfoReq    (uint16)SWC_IPC_CAN_SIGNAL_AMP_GetTempInfoReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_GetTempInfoReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_HFMVolSet    (uint16)SWC_IPC_CAN_SIGNAL_AMP_HFMVolSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_HFMVolSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_MainVolSet    (uint16)SWC_IPC_CAN_SIGNAL_AMP_MainVolSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_MainVolSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_NaviVolSet    (uint16)SWC_IPC_CAN_SIGNAL_AMP_NaviVolSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_NaviVolSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_TTSVolSet_VR    (uint16)SWC_IPC_CAN_SIGNAL_AMP_TTSVolSet_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_TTSVolSet_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AudioChanModSet    (uint16)SWC_IPC_CAN_SIGNAL_AudioChanModSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AudioChanModSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HdPrivacyModeSet    (uint16)SWC_IPC_CAN_SIGNAL_HdPrivacyModeSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HdPrivacyModeSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ICCSwtReq    (uint16)SWC_IPC_CAN_SIGNAL_ICCSwtReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ICCSwtReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_IESS_MdlInfoReq    (uint16)SWC_IPC_CAN_SIGNAL_IESS_MdlInfoReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_IESS_MdlInfoReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_IESS_MdlSwtReq    (uint16)SWC_IPC_CAN_SIGNAL_IESS_MdlSwtReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_IESS_MdlSwtReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT3_0X36B

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_QLIPlusSurroundSet    (uint16)SWC_IPC_CAN_SIGNAL_QLIPlusSurroundSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_QLIPlusSurroundSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT3_0X36B */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAirInletReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACAirInletReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAirInletReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAutoModReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACAutoModReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAutoModReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACBlwrSpdReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACBlwrSpdReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACBlwrSpdReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACCmprReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACCmprReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACCmprReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvAirDistribModReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACDrvAirDistribModReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvAirDistribModReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvTempReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACDrvTempReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvTempReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntDefrostReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACFrntDefrostReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntDefrostReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACPowerReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_ACPowerReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACPowerReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearAirDistribModReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACRearAirDistribModReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearAirDistribModReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearAutoModReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACRearAutoModReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearAutoModReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearOffReq_TC    (uint16)SWC_IPC_CAN_SIGNAL_ACRearOffReq_TC

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearOffReq_TC    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AllTerrainDislSet    (uint16)SWC_IPC_CAN_SIGNAL_AllTerrainDislSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AllTerrainDislSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatHeatgLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_DrvSeatHeatgLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatHeatgLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatSupportLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_DrvSeatSupportLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatSupportLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatVentnLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_DrvSeatVentnLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatVentnLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ElecSideSteppingSysSet    (uint16)SWC_IPC_CAN_SIGNAL_ElecSideSteppingSysSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ElecSideSteppingSysSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatHeatgLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_PassSeatHeatgLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatHeatgLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatSupportLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_PassSeatSupportLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatSupportLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatVentnLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_PassSeatVentnLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatVentnLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatHeatgLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_RLSeatHeatgLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatHeatgLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatVentnLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_RLSeatVentnLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatVentnLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatHeatgLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_RRSeatHeatgLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatHeatgLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatVentnLvlSet    (uint16)SWC_IPC_CAN_SIGNAL_RRSeatVentnLvlSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatVentnLvlSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RemUpgrdSts    (uint16)SWC_IPC_CAN_SIGNAL_RemUpgrdSts

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RemUpgrdSts    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT4_0X36D

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RoofModSet    (uint16)SWC_IPC_CAN_SIGNAL_RoofModSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RoofModSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT4_0X36D */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ContnPrkgReq    (uint16)SWC_IPC_CAN_SIGNAL_ContnPrkgReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ContnPrkgReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT32_0X26F

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PrkgCtrlModReq    (uint16)SWC_IPC_CAN_SIGNAL_PrkgCtrlModReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PrkgCtrlModReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT32_0X26F */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnSet    (uint16)SWC_IPC_CAN_SIGNAL_ChairMemPosnSet

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnSet    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_EPSSteerModSwtReq    (uint16)SWC_IPC_CAN_SIGNAL_EPSSteerModSwtReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_EPSSteerModSwtReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_DrvModReq    (uint16)SWC_IPC_CAN_SIGNAL_HUT_DrvModReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_DrvModReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HybModReq    (uint16)SWC_IPC_CAN_SIGNAL_HUT_HybModReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HybModReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT_FD1_0X2C3

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_OilLvlDispReq    (uint16)SWC_IPC_CAN_SIGNAL_OilLvlDispReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_OilLvlDispReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT_FD1_0X2C3 */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DampgDrvModeReq    (uint16)SWC_IPC_CAN_SIGNAL_DampgDrvModeReq

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DampgDrvModeReq    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrivingModReq_VR    (uint16)SWC_IPC_CAN_SIGNAL_DrivingModReq_VR

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrivingModReq_VR    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */

#ifdef COMEX_SIGNAL_TX_HUT13_0X31C

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ORVMFoldSwt_HUT    (uint16)SWC_IPC_CAN_SIGNAL_ORVMFoldSwt_HUT

#else 

#define SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ORVMFoldSwt_HUT    (uint16)SWC_IPC_TX_CAN_SIGNAL_NULL_INDEX

#endif /* COMEX_SIGNAL_TX_HUT13_0X31C */


/*
  Define : Event Tx Can Signal Mapping Table
*/
#define SWC_IPC_EVENT_TX_CAN_SIGNAL_MAPPING_TABLE     \
    { \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMBreSwt_OLE, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMClrSet_OLE, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMDynModSet_OLE, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMRdmSwt_OLE, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMRhmSwt_OLE, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMStatSwt_OLE, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnEna_Pass, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnSetSwt_Pass, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_VMDRInitAlarmDlySet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_VMDRTmpMonFctnSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_OTA_UpgrdModReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SmtCsaSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AUTODefrost_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AUTODefrost_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AutoAVMSwSet_Cmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AutoViewChgCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_CarMdlDispCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_CarMdlTrsprcySwtCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FPAS_AutoModSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_Guid_Ovl_Display_Cmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LaneCalActvtCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MEBSwtSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MODChgReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MdlColrChgCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_Radar_DispCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_Sgl_View_Sel, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SwToFieldCalRstCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_View_SoftswitchCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_WshSoftSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AntiDisIdnResp, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_APA_Permit, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Comfirm_Btn, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_LearningTypeSele, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Learning_Set_ParkLot, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Path_Delete, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Path_Select, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Path_SetTop, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Return_Btn, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_SelfParLot_Ending, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Set_Path_Ending, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HAVP_Set_Starting, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_CtrlPoint, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_CycCnt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_MsgTyp, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_Offset, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_PathIdx, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_ProfTyp, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_Retr, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_Update, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LR_ProfLong_Value, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SlotNum_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_UserDefPrkMenuSelCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_UserDefinedParkCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatMassgModSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_InCarTempMaxSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_InCarTempMinSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatMassgModSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RWPC_SwtReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SmtACSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AGSSwtReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ARFSwtReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ASFCSwtReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SOCMngmntSwtReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACMaxReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACMaxReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearAutoModReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearLockReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearPowerReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LockWinSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr1, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr2, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr3, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr4, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr5, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr6, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr7, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr8, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRLTempDecReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRLTempIncReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRLTempReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRRTempDecReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRRTempIncReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRRTempReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvDoorALCMFlashFreq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FootALCMFlashFreq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LRDoorALCMFlashFreq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LeftPanelALCMFlashFreq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassDoorALCMFlashFreq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRDoorALCMFlashFreq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RightPanelALCMFlashFreq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BackReq_AVM, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUD_BrightnessLvlSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUD_HeightLvlSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUD_SwtReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PPMIBSRSwtSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PPMIHWSwtSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ActvEntryLockSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ActvEntryUnlockSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BTAPAEntryLockSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BTAPALvngUnlockSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ClsWinSpdSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvDoorALCMClrSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvDoorALCMSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatMassgLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LRDoorALCMClrSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LockPromptFunSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassDoorALCMClrSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassDoorALCMSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatMassgLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatMassgLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatMemPosnSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatSupportLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatMassgLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatMemPosnSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatSupportLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SeatKeyMemEna, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr10, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr11, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr12, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr13, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr14, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr15, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr16, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_MultiColorNr9, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFGAChanTyp_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFGAEnaReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFGALvlReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMDynModSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ApproachLampSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ApproachLampSet0, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ApproachLampSet1, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BackReq_APS, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnSetSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnSetSwt0, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnSetSwt1, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DeletePath1Cmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DeletePath2Cmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FlaoutUnlockSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_P2P_PrkgDirectSwtCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ParkMdlCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PathLrngFinshCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PathLrngStartCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PrkInDirChoice, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SelPrkOutDirReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SelPrkgFctnCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_StartPrkgPath1Cmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_StartPrkgPath2Cmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ABSLmpSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvSetTempSteplsReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACOperMod_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACOperMod_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACPassSetTempSteplsReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_APSPrkgTypSeln, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_APSSwtReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AutoWshWipSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DoorUnlockModSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FrntRearACDispSts, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PASExitSpdSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ParkLmpSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SDWSwtSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SeekVehSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SpdAutoLockModSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SportModLightSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SteerWheelHeatSwtReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SunRoofSwtReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SunShadeSwtReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LRearVisCurtCtrlCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_NaturalWindReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRearVisCurtCtrlCmd, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RearVisCurtLockSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRLTempSteplsReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRRTempSteplsReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMBreSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMFloSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvDoorALCMLightLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FootALCMClrSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FootALCMLightLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FootALCMSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LRDoorALCMLightLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LRDoorALCMSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LeftPanelALCMClrSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LeftPanelALCMLightLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_LeftPanelALCMSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassDoorALCMLightLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRDoorALCMClrSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRDoorALCMLightLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRDoorALCMSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RightPanelALCMClrSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RightPanelALCMLightLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RightPanelALCMSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RoofALCMSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatHeatgLvlSet_Nine, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatHeatgLvlSet_Nine, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatHeatgLvlSet_Nine, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatMassgModSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatHeatgLvlSet_Nine, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatMassgModSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SmtSeatSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_CmplxInsct, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_CycCnt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_FormOfWay, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_FuncRoadClass, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_LastStub, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_MsgTyp, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_NumOfLaneDrvDir, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_NumOfLaneOppDir, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_Offset, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_PartOfCalcRoute, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_PathIdx, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_RelProbb, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_Retr, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_RtOfWay, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_StubPathIdx, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_TurnAngl, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Stub_Update, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_Brdg, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_BuildUpArea, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_CmplxInsct, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_CycCnt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_DivideRoad, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_EffSpdLmt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_EffSpdLmtTyp, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_FormOfWay, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_FuncRoadClass, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_MsgTyp, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_NumOfLaneDrvDir, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_NumOfLaneOppDir, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_Offset, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_PartOfCalcRoute, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_PathIdx, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_RelProbb, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_Retr, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_Tunnel, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_Seg_Update, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_AccurClass, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_CtrlPoint, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_CycCnt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Dist1, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_MsgTyp, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Offset, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_PathIdx, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_ProfTyp, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Retr, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Update, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Value0, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfShort_Value1, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_CtrlPoint, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_CycCnt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_MsgTyp, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_Offset, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_PathIdx, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_ProfTyp, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_Retr, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_Update, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ADAS_ProfLong_Value, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAIUReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAQSReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDualReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACPassTempReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearDefrstReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMClrSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMRhmSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ALCMStatSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_BeanIDReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_EgyRecvrySet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_IPVolSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PASSwtReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvSetTempReq_ETC_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvSetTempSteplsReq_ETC_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_BattKeepTemp, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_BattSOCLim, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_ChrgnMode, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_IntelBattTempMagSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_IntelEngIdlChrgnSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_RemtEngCtrl, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_SuspLiftReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearAirDistribModReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearBlwrSpdReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearBlwrsteplsSpdReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACZoneReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AVMMediaVolLvlReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AVMSwtReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BackgroundLightLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_CSTSwt, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FPASChanSwtReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_NaviMediaVolLvlReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_OPDSwtSts, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PLGReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RPASChanSwtReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_WPC_SwtReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAIUReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAQSReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAirInletReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAutoModReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACBlwrsteplsSpdReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACCmprReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvAirDistribModReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvTempDecReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvTempIncReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDualReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntBlwrSpdDecReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntBlwrSpdIncReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntDefrstReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntHMIDis_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntPassTempDecReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntPassTempIncReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACOffReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearBlwrSpdDecReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearBlwrSpdIncReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearHMIDis_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACZoneReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_BattSaveDelayTimeSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnEna, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnEna0, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnEna1, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DomeLmpDlyTimSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvDrowsnsDetnSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_FolwMeHomeDlyTimSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RearviewFoldModSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_TranPMode_Req, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_AudioVolVSCModReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_BeepSourceSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_FRAudioFaderSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_HighFrqAudioSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_LRAudioBalanceSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_LRDrvSideSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_LowFrqAudioSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_MediaCallSourceSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_MidFrqAudioSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_MuteSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_NaviSourceSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ANCSwtSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_EnhdSiriSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RearWinHeatCmd_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_T_BOX_ECallSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_VRTTSSourceSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_BestListegPosnReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_GetDTCInfoReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_GetHWInfoReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_GetIntVoltInfoReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_GetSWInfoReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_GetTempInfoReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_HFMVolSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_MainVolSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_NaviVolSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AMP_TTSVolSet_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AudioChanModSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HdPrivacyModeSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ICCSwtReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_IESS_MdlInfoReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_IESS_MdlSwtReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_QLIPlusSurroundSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAirInletReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACAutoModReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACBlwrSpdReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACCmprReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvAirDistribModReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACDrvTempReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACFrntDefrostReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACPowerReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearAirDistribModReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearAutoModReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ACRearOffReq_TC, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_AllTerrainDislSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatHeatgLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatSupportLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrvSeatVentnLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ElecSideSteppingSysSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatHeatgLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatSupportLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PassSeatVentnLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatHeatgLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RLSeatVentnLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatHeatgLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RRSeatVentnLvlSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RemUpgrdSts, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_RoofModSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ContnPrkgReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_PrkgCtrlModReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ChairMemPosnSet, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_EPSSteerModSwtReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_DrvModReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_HUT_HybModReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_OilLvlDispReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DampgDrvModeReq, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_DrivingModReq_VR, \
        SWC_IPC_EVENT_CAN_SIGNAL_MAPPING_ORVMFoldSwt_HUT, \
    }

/*
  Define : Rx Can Signal Attribute Table
*/
/* Do not build full rx signal attribute map to save ROM memory. */
#define SWC_IPC_RX_CAN_SIGNAL_ATTRIBUTE_TABLE     \
    { \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_AVHSTS \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_DRIVINGMODREQ_ESP \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_ESP_FD2_HDCCTRL \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT5_HCU_DRVMOD \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_CSA3_STEERWHEELHEATDSTS \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_AUTOAVMSWTSET_STS \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_CURRCALRESULTSTS \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_LANECALFLTSTS \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD2_LANECALSTS \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_FPAS_AUTOMODSTS \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_MEB_ENABLESTS \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HAP_FD3_SDWACTIVESTS \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_EEM1_TRANPMODE_STS \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HCU_PT4_HCU_EGYRECFB \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_BRIGHTNESSLVL \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_HEIGHTLVL \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_SWTSTS \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_UIMOD \
        SWC_IPC_CAN_SIGNAL_ATTRIBUTE_HUD1_HUD_UIMODVLD \
    }
    
#endif /* SWC_IPC_CAN_SIGNAL_MATRIX_GEN */

/**********************************************************************************************************
*                                                                                                         *
**********************************************************************************************************/
#endif

/**********************************************************************************************************
**
**  Revision : 2.0  
**
**  Author   : Xuweicheng
**
**  Date     : 2022-04-08  2.0    Add CAN matrix head file.
**
**********************************************************************************************************/

/**********************************************************************************************************
* End Of File                                                                                             *
**********************************************************************************************************/
