// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "06/10/2019 21:31:32"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module AudioPin (
	AUD_BCLK,
	CLOCK_50,
	SW17,
	KEY3,
	KEY0,
	SW15,
	SW14,
	SW13,
	SW12,
	SW11,
	SW10,
	SW9,
	SW8,
	SW7,
	SW6,
	SW5,
	SW4,
	SW3,
	SW2,
	SW1,
	SW0,
	AUD_DACLRCK,
	AUD_ADCDAT,
	readdata);
output 	AUD_BCLK;
input 	CLOCK_50;
input 	SW17;
input 	KEY3;
input 	KEY0;
input 	SW15;
input 	SW14;
input 	SW13;
input 	SW12;
input 	SW11;
input 	SW10;
input 	SW9;
input 	SW8;
input 	SW7;
input 	SW6;
input 	SW5;
input 	SW4;
input 	SW3;
input 	SW2;
input 	SW1;
input 	SW0;
output 	AUD_DACLRCK;
output 	AUD_ADCDAT;
output 	[31:0] readdata;

// Design Ports Information
// AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY3	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// readdata[31]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[30]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[29]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[28]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[27]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[26]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[25]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[24]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[23]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[22]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[21]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[20]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[19]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[18]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[17]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[16]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[15]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[14]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[13]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[12]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[11]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[10]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[9]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[8]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[7]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[5]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[4]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[3]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[2]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[1]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[0]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW17	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY0	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW0	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW1	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW2	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW3	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW4	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW5	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW6	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW7	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW8	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW9	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW10	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW11	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW12	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW13	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW14	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW15	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("AudioPin_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \KEY3~input_o ;
wire \AUD_BCLK~output_o ;
wire \AUD_DACLRCK~output_o ;
wire \AUD_ADCDAT~output_o ;
wire \readdata[31]~output_o ;
wire \readdata[30]~output_o ;
wire \readdata[29]~output_o ;
wire \readdata[28]~output_o ;
wire \readdata[27]~output_o ;
wire \readdata[26]~output_o ;
wire \readdata[25]~output_o ;
wire \readdata[24]~output_o ;
wire \readdata[23]~output_o ;
wire \readdata[22]~output_o ;
wire \readdata[21]~output_o ;
wire \readdata[20]~output_o ;
wire \readdata[19]~output_o ;
wire \readdata[18]~output_o ;
wire \readdata[17]~output_o ;
wire \readdata[16]~output_o ;
wire \readdata[15]~output_o ;
wire \readdata[14]~output_o ;
wire \readdata[13]~output_o ;
wire \readdata[12]~output_o ;
wire \readdata[11]~output_o ;
wire \readdata[10]~output_o ;
wire \readdata[9]~output_o ;
wire \readdata[8]~output_o ;
wire \readdata[7]~output_o ;
wire \readdata[6]~output_o ;
wire \readdata[5]~output_o ;
wire \readdata[4]~output_o ;
wire \readdata[3]~output_o ;
wire \readdata[2]~output_o ;
wire \readdata[1]~output_o ;
wire \readdata[0]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \inst|codecInt|lrck_counter[0]~12_combout ;
wire \inst|codecInt|LessThan1~0_combout ;
wire \inst|codecInt|LessThan1~1_combout ;
wire \inst|codecInt|LessThan1~2_combout ;
wire \SW17~input_o ;
wire \inst|codecInt|lrck_counter[5]~36_combout ;
wire \inst|codecInt|lrck_counter[0]~13 ;
wire \inst|codecInt|lrck_counter[1]~14_combout ;
wire \inst|codecInt|lrck_counter[1]~15 ;
wire \inst|codecInt|lrck_counter[2]~16_combout ;
wire \inst|codecInt|lrck_counter[2]~17 ;
wire \inst|codecInt|lrck_counter[3]~18_combout ;
wire \inst|codecInt|lrck_counter[3]~19 ;
wire \inst|codecInt|lrck_counter[4]~20_combout ;
wire \inst|codecInt|lrck_counter[4]~21 ;
wire \inst|codecInt|lrck_counter[5]~22_combout ;
wire \inst|codecInt|lrck_counter[5]~23 ;
wire \inst|codecInt|lrck_counter[6]~24_combout ;
wire \inst|codecInt|lrck_counter[6]~25 ;
wire \inst|codecInt|lrck_counter[7]~26_combout ;
wire \inst|codecInt|lrck_counter[7]~27 ;
wire \inst|codecInt|lrck_counter[8]~28_combout ;
wire \inst|codecInt|lrck_counter[8]~29 ;
wire \inst|codecInt|lrck_counter[9]~30_combout ;
wire \inst|codecInt|lrck_counter[9]~31 ;
wire \inst|codecInt|lrck_counter[10]~32_combout ;
wire \inst|codecInt|lrck_counter[10]~33 ;
wire \inst|codecInt|lrck_counter[11]~34_combout ;
wire \inst|codecInt|lrck~_Duplicate_1_q ;
wire \inst|codecInt|lrck~0_combout ;
wire \inst|codecInt|lrck~q ;
wire \inst|codecInt|bclk_counter[0]~8_combout ;
wire \inst|codecInt|bclk_counter[6]~21 ;
wire \inst|codecInt|bclk_counter[7]~23_combout ;
wire \inst|codecInt|LessThan0~0_combout ;
wire \inst|codecInt|LessThan0~1_combout ;
wire \inst|codecInt|bclk_counter[1]~22_combout ;
wire \inst|codecInt|bclk_counter[0]~9 ;
wire \inst|codecInt|bclk_counter[1]~10_combout ;
wire \inst|codecInt|bclk_counter[1]~11 ;
wire \inst|codecInt|bclk_counter[2]~12_combout ;
wire \inst|codecInt|bclk_counter[2]~13 ;
wire \inst|codecInt|bclk_counter[3]~14_combout ;
wire \inst|codecInt|bclk_counter[3]~15 ;
wire \inst|codecInt|bclk_counter[4]~16_combout ;
wire \inst|codecInt|bclk_counter[4]~17 ;
wire \inst|codecInt|bclk_counter[5]~18_combout ;
wire \inst|codecInt|bclk_counter[5]~19 ;
wire \inst|codecInt|bclk_counter[6]~20_combout ;
wire \inst|codecInt|bclk~0_combout ;
wire \inst|codecInt|bclk~q ;
wire \inst|codecInt|bclk~clkctrl_outclk ;
wire \inst|codecInt|data_index~0_combout ;
wire \inst|codecInt|Add2~2_combout ;
wire \inst|codecInt|Add2~0_combout ;
wire \inst|codecInt|Add2~1_combout ;
wire \inst|codecInt|wordSent~0_combout ;
wire \inst|codecInt|wordSent~1_combout ;
wire \inst|codecInt|wordSent~q ;
wire \inst|Mux0~4_combout ;
wire \inst|Mux1~0_combout ;
wire \inst|state~0_combout ;
wire \inst|Mux0~6_combout ;
wire \inst|Mux0~5_combout ;
wire \inst|memoInt|addrOut[3]~3_combout ;
wire \inst|memoInt|state.INPUTSTATE~0_combout ;
wire \inst|memoInt|state.INPUTSTATE~q ;
wire \inst|addrToController[15]~5_combout ;
wire \inst|Mux0~2_combout ;
wire \inst|memoInt|addrOut[3]~0_combout ;
wire \inst|memoInt|addrOut[3]~1_combout ;
wire \SW4~input_o ;
wire \inst|addrToController[15]~6_combout ;
wire \inst|memoInt|addrOut~7_combout ;
wire \SW6~input_o ;
wire \inst|memoInt|addrOut~9_combout ;
wire \SW5~input_o ;
wire \inst|memoInt|addrOut~8_combout ;
wire \SW7~input_o ;
wire \inst|memoInt|addrOut~10_combout ;
wire \inst|memoInt|Equal0~1_combout ;
wire \SW9~input_o ;
wire \inst|memoInt|addrOut~12_combout ;
wire \SW11~input_o ;
wire \inst|memoInt|addrOut~14_combout ;
wire \SW10~input_o ;
wire \inst|memoInt|addrOut~13_combout ;
wire \SW8~input_o ;
wire \inst|memoInt|addrOut~11_combout ;
wire \inst|memoInt|Equal0~2_combout ;
wire \SW13~input_o ;
wire \inst|memoInt|addrOut~16_combout ;
wire \SW14~input_o ;
wire \inst|memoInt|addrOut~17_combout ;
wire \SW15~input_o ;
wire \inst|memoInt|addrOut~18_combout ;
wire \SW12~input_o ;
wire \inst|memoInt|addrOut~15_combout ;
wire \inst|memoInt|Equal0~3_combout ;
wire \SW3~input_o ;
wire \inst|memoInt|addrOut~6_combout ;
wire \SW1~input_o ;
wire \inst|memoInt|addrOut~4_combout ;
wire \SW2~input_o ;
wire \inst|memoInt|addrOut~5_combout ;
wire \SW0~input_o ;
wire \inst|memoInt|addrOut~2_combout ;
wire \inst|memoInt|Equal0~0_combout ;
wire \inst|memoInt|Equal0~4_combout ;
wire \inst|Mux0~7_combout ;
wire \inst|state~2_combout ;
wire \inst|next_state[3]~0_combout ;
wire \inst|next_state[3]~1_combout ;
wire \inst|state~3_combout ;
wire \inst|addrToController[15]~4_combout ;
wire \KEY0~input_o ;
wire \inst|Mux0~3_combout ;
wire \inst|Mux2~0_combout ;
wire \inst|Mux2~1_combout ;
wire \inst|state~1_combout ;
wire \inst|dataEnable~1_combout ;
wire \inst|dataEnable~2_combout ;
wire \inst|dataEnable~combout ;
wire \inst|dataEnable~clkctrl_outclk ;
wire \inst|LessThan0~0_combout ;
wire \inst|dataStorage[9]~0_combout ;
wire \inst|rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst|dataStorage[5]~2_combout ;
wire \inst|dataToInterface~2_combout ;
wire \inst|Decoder2~0_combout ;
wire \inst|dataToInterface[0]~1_combout ;
wire \inst|codecInt|reg_data[5]~feeder_combout ;
wire \inst|rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst|dataStorage[13]~3_combout ;
wire \inst|dataToInterface~3_combout ;
wire \inst|codecInt|Mux0~0_combout ;
wire \inst|rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst|dataStorage[9]~1_combout ;
wire \inst|dataToInterface~0_combout ;
wire \inst|codecInt|reg_data[9]~feeder_combout ;
wire \inst|rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst|dataStorage[1]~4_combout ;
wire \inst|dataToInterface~4_combout ;
wire \inst|codecInt|Mux0~1_combout ;
wire \inst|rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst|dataStorage[8]~13_combout ;
wire \inst|dataToInterface~13_combout ;
wire \inst|codecInt|reg_data[8]~feeder_combout ;
wire \inst|rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst|dataStorage[4]~14_combout ;
wire \inst|dataToInterface~14_combout ;
wire \inst|codecInt|reg_data[4]~feeder_combout ;
wire \inst|rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst|dataStorage[12]~15_combout ;
wire \inst|dataToInterface~15_combout ;
wire \inst|codecInt|Mux0~7_combout ;
wire \inst|rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst|dataStorage[0]~16_combout ;
wire \inst|dataToInterface~16_combout ;
wire \inst|codecInt|Mux0~8_combout ;
wire \inst|rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst|dataStorage[6]~5_combout ;
wire \inst|dataToInterface~5_combout ;
wire \inst|codecInt|reg_data[6]~feeder_combout ;
wire \inst|rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst|dataStorage[2]~8_combout ;
wire \inst|dataToInterface~8_combout ;
wire \inst|rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst|dataStorage[10]~6_combout ;
wire \inst|dataToInterface~6_combout ;
wire \inst|codecInt|reg_data[10]~feeder_combout ;
wire \inst|rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst|dataStorage[14]~7_combout ;
wire \inst|dataToInterface~7_combout ;
wire \inst|codecInt|Mux0~2_combout ;
wire \inst|codecInt|Mux0~3_combout ;
wire \inst|rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst|dataStorage[7]~9_combout ;
wire \inst|dataToInterface~9_combout ;
wire \inst|codecInt|reg_data[7]~feeder_combout ;
wire \inst|rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst|dataStorage[3]~12_combout ;
wire \inst|dataToInterface~12_combout ;
wire \inst|rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst|dataStorage[11]~10_combout ;
wire \inst|dataToInterface~10_combout ;
wire \inst|codecInt|reg_data[11]~feeder_combout ;
wire \inst|rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst|dataStorage[15]~11_combout ;
wire \inst|dataToInterface~11_combout ;
wire \inst|codecInt|Mux0~4_combout ;
wire \inst|codecInt|Mux0~5_combout ;
wire \inst|codecInt|Mux0~6_combout ;
wire \inst|codecInt|Mux0~9_combout ;
wire [3:0] \inst|codecInt|data_index ;
wire [11:0] \inst|codecInt|lrck_counter ;
wire [15:0] \inst|dataToInterface ;
wire [7:0] \inst|codecInt|bclk_counter ;
wire [20:0] \inst|addrToController ;
wire [15:0] \inst|codecInt|reg_data ;
wire [20:0] \inst|memoInt|addrOut ;
wire [15:0] \inst|dataStorage ;
wire [3:0] \inst|state ;

wire [0:0] \inst|rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst|rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst|rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst|rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst|rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst|rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst|rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst|rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst|rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst|rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst|rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst|rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst|rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst|rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst|rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst|rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst|rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst|rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst|rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst|rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst|rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst|rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst|rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst|rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst|rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst|rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst|rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst|rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst|rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst|rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst|rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst|rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst|rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \AUD_BCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_BCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \AUD_DACLRCK~output (
	.i(\inst|codecInt|lrck~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_DACLRCK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \AUD_ADCDAT~output (
	.i(\inst|codecInt|Mux0~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_ADCDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_ADCDAT~output .bus_hold = "false";
defparam \AUD_ADCDAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \readdata[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[31]~output .bus_hold = "false";
defparam \readdata[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \readdata[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[30]~output .bus_hold = "false";
defparam \readdata[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \readdata[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[29]~output .bus_hold = "false";
defparam \readdata[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \readdata[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[28]~output .bus_hold = "false";
defparam \readdata[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \readdata[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[27]~output .bus_hold = "false";
defparam \readdata[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \readdata[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[26]~output .bus_hold = "false";
defparam \readdata[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \readdata[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[25]~output .bus_hold = "false";
defparam \readdata[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \readdata[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[24]~output .bus_hold = "false";
defparam \readdata[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \readdata[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[23]~output .bus_hold = "false";
defparam \readdata[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \readdata[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[22]~output .bus_hold = "false";
defparam \readdata[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \readdata[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[21]~output .bus_hold = "false";
defparam \readdata[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \readdata[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[20]~output .bus_hold = "false";
defparam \readdata[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \readdata[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[19]~output .bus_hold = "false";
defparam \readdata[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \readdata[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[18]~output .bus_hold = "false";
defparam \readdata[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \readdata[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[17]~output .bus_hold = "false";
defparam \readdata[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \readdata[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[16]~output .bus_hold = "false";
defparam \readdata[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \readdata[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[15]~output .bus_hold = "false";
defparam \readdata[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \readdata[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[14]~output .bus_hold = "false";
defparam \readdata[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \readdata[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[13]~output .bus_hold = "false";
defparam \readdata[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \readdata[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[12]~output .bus_hold = "false";
defparam \readdata[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \readdata[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[11]~output .bus_hold = "false";
defparam \readdata[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \readdata[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[10]~output .bus_hold = "false";
defparam \readdata[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \readdata[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[9]~output .bus_hold = "false";
defparam \readdata[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \readdata[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[8]~output .bus_hold = "false";
defparam \readdata[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \readdata[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[7]~output .bus_hold = "false";
defparam \readdata[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \readdata[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[6]~output .bus_hold = "false";
defparam \readdata[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \readdata[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[5]~output .bus_hold = "false";
defparam \readdata[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \readdata[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[4]~output .bus_hold = "false";
defparam \readdata[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \readdata[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[3]~output .bus_hold = "false";
defparam \readdata[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \readdata[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[2]~output .bus_hold = "false";
defparam \readdata[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \readdata[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[1]~output .bus_hold = "false";
defparam \readdata[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \readdata[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[0]~output .bus_hold = "false";
defparam \readdata[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N4
cycloneive_lcell_comb \inst|codecInt|lrck_counter[0]~12 (
// Equation(s):
// \inst|codecInt|lrck_counter[0]~12_combout  = \inst|codecInt|lrck_counter [0] $ (VCC)
// \inst|codecInt|lrck_counter[0]~13  = CARRY(\inst|codecInt|lrck_counter [0])

	.dataa(gnd),
	.datab(\inst|codecInt|lrck_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|codecInt|lrck_counter[0]~12_combout ),
	.cout(\inst|codecInt|lrck_counter[0]~13 ));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[0]~12 .lut_mask = 16'h33CC;
defparam \inst|codecInt|lrck_counter[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N0
cycloneive_lcell_comb \inst|codecInt|LessThan1~0 (
// Equation(s):
// \inst|codecInt|LessThan1~0_combout  = (!\inst|codecInt|lrck_counter [8] & (!\inst|codecInt|lrck_counter [6] & (!\inst|codecInt|lrck_counter [5] & !\inst|codecInt|lrck_counter [7])))

	.dataa(\inst|codecInt|lrck_counter [8]),
	.datab(\inst|codecInt|lrck_counter [6]),
	.datac(\inst|codecInt|lrck_counter [5]),
	.datad(\inst|codecInt|lrck_counter [7]),
	.cin(gnd),
	.combout(\inst|codecInt|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|LessThan1~0 .lut_mask = 16'h0001;
defparam \inst|codecInt|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N2
cycloneive_lcell_comb \inst|codecInt|LessThan1~1 (
// Equation(s):
// \inst|codecInt|LessThan1~1_combout  = (((!\inst|codecInt|lrck_counter [3]) # (!\inst|codecInt|lrck_counter [2])) # (!\inst|codecInt|lrck_counter [0])) # (!\inst|codecInt|lrck_counter [1])

	.dataa(\inst|codecInt|lrck_counter [1]),
	.datab(\inst|codecInt|lrck_counter [0]),
	.datac(\inst|codecInt|lrck_counter [2]),
	.datad(\inst|codecInt|lrck_counter [3]),
	.cin(gnd),
	.combout(\inst|codecInt|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \inst|codecInt|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N28
cycloneive_lcell_comb \inst|codecInt|LessThan1~2 (
// Equation(s):
// \inst|codecInt|LessThan1~2_combout  = ((\inst|codecInt|LessThan1~0_combout  & ((\inst|codecInt|LessThan1~1_combout ) # (!\inst|codecInt|lrck_counter [4])))) # (!\inst|codecInt|lrck_counter [9])

	.dataa(\inst|codecInt|lrck_counter [4]),
	.datab(\inst|codecInt|LessThan1~0_combout ),
	.datac(\inst|codecInt|lrck_counter [9]),
	.datad(\inst|codecInt|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\inst|codecInt|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|LessThan1~2 .lut_mask = 16'hCF4F;
defparam \inst|codecInt|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \SW17~input (
	.i(SW17),
	.ibar(gnd),
	.o(\SW17~input_o ));
// synopsys translate_off
defparam \SW17~input .bus_hold = "false";
defparam \SW17~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y59_N28
cycloneive_lcell_comb \inst|codecInt|lrck_counter[5]~36 (
// Equation(s):
// \inst|codecInt|lrck_counter[5]~36_combout  = (\SW17~input_o ) # ((\inst|codecInt|lrck_counter [11] & ((\inst|codecInt|lrck_counter [10]) # (!\inst|codecInt|LessThan1~2_combout ))))

	.dataa(\inst|codecInt|lrck_counter [11]),
	.datab(\inst|codecInt|LessThan1~2_combout ),
	.datac(\SW17~input_o ),
	.datad(\inst|codecInt|lrck_counter [10]),
	.cin(gnd),
	.combout(\inst|codecInt|lrck_counter[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[5]~36 .lut_mask = 16'hFAF2;
defparam \inst|codecInt|lrck_counter[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y59_N5
dffeas \inst|codecInt|lrck_counter[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|lrck_counter[5]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[0] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N6
cycloneive_lcell_comb \inst|codecInt|lrck_counter[1]~14 (
// Equation(s):
// \inst|codecInt|lrck_counter[1]~14_combout  = (\inst|codecInt|lrck_counter [1] & (!\inst|codecInt|lrck_counter[0]~13 )) # (!\inst|codecInt|lrck_counter [1] & ((\inst|codecInt|lrck_counter[0]~13 ) # (GND)))
// \inst|codecInt|lrck_counter[1]~15  = CARRY((!\inst|codecInt|lrck_counter[0]~13 ) # (!\inst|codecInt|lrck_counter [1]))

	.dataa(\inst|codecInt|lrck_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|lrck_counter[0]~13 ),
	.combout(\inst|codecInt|lrck_counter[1]~14_combout ),
	.cout(\inst|codecInt|lrck_counter[1]~15 ));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[1]~14 .lut_mask = 16'h5A5F;
defparam \inst|codecInt|lrck_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y59_N7
dffeas \inst|codecInt|lrck_counter[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|lrck_counter[5]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[1] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N8
cycloneive_lcell_comb \inst|codecInt|lrck_counter[2]~16 (
// Equation(s):
// \inst|codecInt|lrck_counter[2]~16_combout  = (\inst|codecInt|lrck_counter [2] & (\inst|codecInt|lrck_counter[1]~15  $ (GND))) # (!\inst|codecInt|lrck_counter [2] & (!\inst|codecInt|lrck_counter[1]~15  & VCC))
// \inst|codecInt|lrck_counter[2]~17  = CARRY((\inst|codecInt|lrck_counter [2] & !\inst|codecInt|lrck_counter[1]~15 ))

	.dataa(gnd),
	.datab(\inst|codecInt|lrck_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|lrck_counter[1]~15 ),
	.combout(\inst|codecInt|lrck_counter[2]~16_combout ),
	.cout(\inst|codecInt|lrck_counter[2]~17 ));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[2]~16 .lut_mask = 16'hC30C;
defparam \inst|codecInt|lrck_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y59_N9
dffeas \inst|codecInt|lrck_counter[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|lrck_counter[5]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[2] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N10
cycloneive_lcell_comb \inst|codecInt|lrck_counter[3]~18 (
// Equation(s):
// \inst|codecInt|lrck_counter[3]~18_combout  = (\inst|codecInt|lrck_counter [3] & (!\inst|codecInt|lrck_counter[2]~17 )) # (!\inst|codecInt|lrck_counter [3] & ((\inst|codecInt|lrck_counter[2]~17 ) # (GND)))
// \inst|codecInt|lrck_counter[3]~19  = CARRY((!\inst|codecInt|lrck_counter[2]~17 ) # (!\inst|codecInt|lrck_counter [3]))

	.dataa(\inst|codecInt|lrck_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|lrck_counter[2]~17 ),
	.combout(\inst|codecInt|lrck_counter[3]~18_combout ),
	.cout(\inst|codecInt|lrck_counter[3]~19 ));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \inst|codecInt|lrck_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y59_N11
dffeas \inst|codecInt|lrck_counter[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|lrck_counter[5]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[3] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N12
cycloneive_lcell_comb \inst|codecInt|lrck_counter[4]~20 (
// Equation(s):
// \inst|codecInt|lrck_counter[4]~20_combout  = (\inst|codecInt|lrck_counter [4] & (\inst|codecInt|lrck_counter[3]~19  $ (GND))) # (!\inst|codecInt|lrck_counter [4] & (!\inst|codecInt|lrck_counter[3]~19  & VCC))
// \inst|codecInt|lrck_counter[4]~21  = CARRY((\inst|codecInt|lrck_counter [4] & !\inst|codecInt|lrck_counter[3]~19 ))

	.dataa(\inst|codecInt|lrck_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|lrck_counter[3]~19 ),
	.combout(\inst|codecInt|lrck_counter[4]~20_combout ),
	.cout(\inst|codecInt|lrck_counter[4]~21 ));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[4]~20 .lut_mask = 16'hA50A;
defparam \inst|codecInt|lrck_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y59_N13
dffeas \inst|codecInt|lrck_counter[4] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|lrck_counter[5]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[4] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N14
cycloneive_lcell_comb \inst|codecInt|lrck_counter[5]~22 (
// Equation(s):
// \inst|codecInt|lrck_counter[5]~22_combout  = (\inst|codecInt|lrck_counter [5] & (!\inst|codecInt|lrck_counter[4]~21 )) # (!\inst|codecInt|lrck_counter [5] & ((\inst|codecInt|lrck_counter[4]~21 ) # (GND)))
// \inst|codecInt|lrck_counter[5]~23  = CARRY((!\inst|codecInt|lrck_counter[4]~21 ) # (!\inst|codecInt|lrck_counter [5]))

	.dataa(gnd),
	.datab(\inst|codecInt|lrck_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|lrck_counter[4]~21 ),
	.combout(\inst|codecInt|lrck_counter[5]~22_combout ),
	.cout(\inst|codecInt|lrck_counter[5]~23 ));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[5]~22 .lut_mask = 16'h3C3F;
defparam \inst|codecInt|lrck_counter[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y59_N15
dffeas \inst|codecInt|lrck_counter[5] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|lrck_counter[5]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[5] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N16
cycloneive_lcell_comb \inst|codecInt|lrck_counter[6]~24 (
// Equation(s):
// \inst|codecInt|lrck_counter[6]~24_combout  = (\inst|codecInt|lrck_counter [6] & (\inst|codecInt|lrck_counter[5]~23  $ (GND))) # (!\inst|codecInt|lrck_counter [6] & (!\inst|codecInt|lrck_counter[5]~23  & VCC))
// \inst|codecInt|lrck_counter[6]~25  = CARRY((\inst|codecInt|lrck_counter [6] & !\inst|codecInt|lrck_counter[5]~23 ))

	.dataa(gnd),
	.datab(\inst|codecInt|lrck_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|lrck_counter[5]~23 ),
	.combout(\inst|codecInt|lrck_counter[6]~24_combout ),
	.cout(\inst|codecInt|lrck_counter[6]~25 ));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[6]~24 .lut_mask = 16'hC30C;
defparam \inst|codecInt|lrck_counter[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y59_N17
dffeas \inst|codecInt|lrck_counter[6] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|lrck_counter[5]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[6] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N18
cycloneive_lcell_comb \inst|codecInt|lrck_counter[7]~26 (
// Equation(s):
// \inst|codecInt|lrck_counter[7]~26_combout  = (\inst|codecInt|lrck_counter [7] & (!\inst|codecInt|lrck_counter[6]~25 )) # (!\inst|codecInt|lrck_counter [7] & ((\inst|codecInt|lrck_counter[6]~25 ) # (GND)))
// \inst|codecInt|lrck_counter[7]~27  = CARRY((!\inst|codecInt|lrck_counter[6]~25 ) # (!\inst|codecInt|lrck_counter [7]))

	.dataa(gnd),
	.datab(\inst|codecInt|lrck_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|lrck_counter[6]~25 ),
	.combout(\inst|codecInt|lrck_counter[7]~26_combout ),
	.cout(\inst|codecInt|lrck_counter[7]~27 ));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[7]~26 .lut_mask = 16'h3C3F;
defparam \inst|codecInt|lrck_counter[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y59_N19
dffeas \inst|codecInt|lrck_counter[7] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|lrck_counter[5]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[7] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N20
cycloneive_lcell_comb \inst|codecInt|lrck_counter[8]~28 (
// Equation(s):
// \inst|codecInt|lrck_counter[8]~28_combout  = (\inst|codecInt|lrck_counter [8] & (\inst|codecInt|lrck_counter[7]~27  $ (GND))) # (!\inst|codecInt|lrck_counter [8] & (!\inst|codecInt|lrck_counter[7]~27  & VCC))
// \inst|codecInt|lrck_counter[8]~29  = CARRY((\inst|codecInt|lrck_counter [8] & !\inst|codecInt|lrck_counter[7]~27 ))

	.dataa(gnd),
	.datab(\inst|codecInt|lrck_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|lrck_counter[7]~27 ),
	.combout(\inst|codecInt|lrck_counter[8]~28_combout ),
	.cout(\inst|codecInt|lrck_counter[8]~29 ));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[8]~28 .lut_mask = 16'hC30C;
defparam \inst|codecInt|lrck_counter[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y59_N21
dffeas \inst|codecInt|lrck_counter[8] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|lrck_counter[5]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[8] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N22
cycloneive_lcell_comb \inst|codecInt|lrck_counter[9]~30 (
// Equation(s):
// \inst|codecInt|lrck_counter[9]~30_combout  = (\inst|codecInt|lrck_counter [9] & (!\inst|codecInt|lrck_counter[8]~29 )) # (!\inst|codecInt|lrck_counter [9] & ((\inst|codecInt|lrck_counter[8]~29 ) # (GND)))
// \inst|codecInt|lrck_counter[9]~31  = CARRY((!\inst|codecInt|lrck_counter[8]~29 ) # (!\inst|codecInt|lrck_counter [9]))

	.dataa(\inst|codecInt|lrck_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|lrck_counter[8]~29 ),
	.combout(\inst|codecInt|lrck_counter[9]~30_combout ),
	.cout(\inst|codecInt|lrck_counter[9]~31 ));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[9]~30 .lut_mask = 16'h5A5F;
defparam \inst|codecInt|lrck_counter[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y59_N23
dffeas \inst|codecInt|lrck_counter[9] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|lrck_counter[5]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[9] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N24
cycloneive_lcell_comb \inst|codecInt|lrck_counter[10]~32 (
// Equation(s):
// \inst|codecInt|lrck_counter[10]~32_combout  = (\inst|codecInt|lrck_counter [10] & (\inst|codecInt|lrck_counter[9]~31  $ (GND))) # (!\inst|codecInt|lrck_counter [10] & (!\inst|codecInt|lrck_counter[9]~31  & VCC))
// \inst|codecInt|lrck_counter[10]~33  = CARRY((\inst|codecInt|lrck_counter [10] & !\inst|codecInt|lrck_counter[9]~31 ))

	.dataa(gnd),
	.datab(\inst|codecInt|lrck_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|lrck_counter[9]~31 ),
	.combout(\inst|codecInt|lrck_counter[10]~32_combout ),
	.cout(\inst|codecInt|lrck_counter[10]~33 ));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[10]~32 .lut_mask = 16'hC30C;
defparam \inst|codecInt|lrck_counter[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y59_N25
dffeas \inst|codecInt|lrck_counter[10] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|lrck_counter[5]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[10] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y59_N26
cycloneive_lcell_comb \inst|codecInt|lrck_counter[11]~34 (
// Equation(s):
// \inst|codecInt|lrck_counter[11]~34_combout  = \inst|codecInt|lrck_counter [11] $ (\inst|codecInt|lrck_counter[10]~33 )

	.dataa(\inst|codecInt|lrck_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|codecInt|lrck_counter[10]~33 ),
	.combout(\inst|codecInt|lrck_counter[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[11]~34 .lut_mask = 16'h5A5A;
defparam \inst|codecInt|lrck_counter[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y59_N27
dffeas \inst|codecInt|lrck_counter[11] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[11]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|lrck_counter[5]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[11] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y59_N17
dffeas \inst|codecInt|lrck~_Duplicate_1 (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck~_Duplicate_1 .is_wysiwyg = "true";
defparam \inst|codecInt|lrck~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y59_N16
cycloneive_lcell_comb \inst|codecInt|lrck~0 (
// Equation(s):
// \inst|codecInt|lrck~0_combout  = \inst|codecInt|lrck~_Duplicate_1_q  $ (((\inst|codecInt|lrck_counter [11] & ((\inst|codecInt|lrck_counter [10]) # (!\inst|codecInt|LessThan1~2_combout )))))

	.dataa(\inst|codecInt|lrck_counter [11]),
	.datab(\inst|codecInt|lrck_counter [10]),
	.datac(\inst|codecInt|lrck~_Duplicate_1_q ),
	.datad(\inst|codecInt|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\inst|codecInt|lrck~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|lrck~0 .lut_mask = 16'h785A;
defparam \inst|codecInt|lrck~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y66_N18
dffeas \inst|codecInt|lrck (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck .is_wysiwyg = "true";
defparam \inst|codecInt|lrck .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y60_N10
cycloneive_lcell_comb \inst|codecInt|bclk_counter[0]~8 (
// Equation(s):
// \inst|codecInt|bclk_counter[0]~8_combout  = \inst|codecInt|bclk_counter [0] $ (VCC)
// \inst|codecInt|bclk_counter[0]~9  = CARRY(\inst|codecInt|bclk_counter [0])

	.dataa(\inst|codecInt|bclk_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|codecInt|bclk_counter[0]~8_combout ),
	.cout(\inst|codecInt|bclk_counter[0]~9 ));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[0]~8 .lut_mask = 16'h55AA;
defparam \inst|codecInt|bclk_counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y60_N22
cycloneive_lcell_comb \inst|codecInt|bclk_counter[6]~20 (
// Equation(s):
// \inst|codecInt|bclk_counter[6]~20_combout  = (\inst|codecInt|bclk_counter [6] & (\inst|codecInt|bclk_counter[5]~19  $ (GND))) # (!\inst|codecInt|bclk_counter [6] & (!\inst|codecInt|bclk_counter[5]~19  & VCC))
// \inst|codecInt|bclk_counter[6]~21  = CARRY((\inst|codecInt|bclk_counter [6] & !\inst|codecInt|bclk_counter[5]~19 ))

	.dataa(\inst|codecInt|bclk_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|bclk_counter[5]~19 ),
	.combout(\inst|codecInt|bclk_counter[6]~20_combout ),
	.cout(\inst|codecInt|bclk_counter[6]~21 ));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[6]~20 .lut_mask = 16'hA50A;
defparam \inst|codecInt|bclk_counter[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y60_N24
cycloneive_lcell_comb \inst|codecInt|bclk_counter[7]~23 (
// Equation(s):
// \inst|codecInt|bclk_counter[7]~23_combout  = \inst|codecInt|bclk_counter[6]~21  $ (\inst|codecInt|bclk_counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|codecInt|bclk_counter [7]),
	.cin(\inst|codecInt|bclk_counter[6]~21 ),
	.combout(\inst|codecInt|bclk_counter[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[7]~23 .lut_mask = 16'h0FF0;
defparam \inst|codecInt|bclk_counter[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y60_N25
dffeas \inst|codecInt|bclk_counter[7] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|bclk_counter[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|bclk_counter[1]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|bclk_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[7] .is_wysiwyg = "true";
defparam \inst|codecInt|bclk_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y60_N28
cycloneive_lcell_comb \inst|codecInt|LessThan0~0 (
// Equation(s):
// \inst|codecInt|LessThan0~0_combout  = (!\inst|codecInt|bclk_counter [3] & (((!\inst|codecInt|bclk_counter [0] & !\inst|codecInt|bclk_counter [1])) # (!\inst|codecInt|bclk_counter [2])))

	.dataa(\inst|codecInt|bclk_counter [0]),
	.datab(\inst|codecInt|bclk_counter [3]),
	.datac(\inst|codecInt|bclk_counter [2]),
	.datad(\inst|codecInt|bclk_counter [1]),
	.cin(gnd),
	.combout(\inst|codecInt|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|LessThan0~0 .lut_mask = 16'h0313;
defparam \inst|codecInt|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y60_N2
cycloneive_lcell_comb \inst|codecInt|LessThan0~1 (
// Equation(s):
// \inst|codecInt|LessThan0~1_combout  = ((\inst|codecInt|LessThan0~0_combout ) # (!\inst|codecInt|bclk_counter [4])) # (!\inst|codecInt|bclk_counter [5])

	.dataa(gnd),
	.datab(\inst|codecInt|bclk_counter [5]),
	.datac(\inst|codecInt|bclk_counter [4]),
	.datad(\inst|codecInt|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|codecInt|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|LessThan0~1 .lut_mask = 16'hFF3F;
defparam \inst|codecInt|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y60_N26
cycloneive_lcell_comb \inst|codecInt|bclk_counter[1]~22 (
// Equation(s):
// \inst|codecInt|bclk_counter[1]~22_combout  = (\inst|codecInt|bclk_counter [7]) # ((\SW17~input_o ) # ((\inst|codecInt|bclk_counter [6]) # (!\inst|codecInt|LessThan0~1_combout )))

	.dataa(\inst|codecInt|bclk_counter [7]),
	.datab(\SW17~input_o ),
	.datac(\inst|codecInt|bclk_counter [6]),
	.datad(\inst|codecInt|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst|codecInt|bclk_counter[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[1]~22 .lut_mask = 16'hFEFF;
defparam \inst|codecInt|bclk_counter[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y60_N11
dffeas \inst|codecInt|bclk_counter[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|bclk_counter[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|bclk_counter[1]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|bclk_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[0] .is_wysiwyg = "true";
defparam \inst|codecInt|bclk_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y60_N12
cycloneive_lcell_comb \inst|codecInt|bclk_counter[1]~10 (
// Equation(s):
// \inst|codecInt|bclk_counter[1]~10_combout  = (\inst|codecInt|bclk_counter [1] & (!\inst|codecInt|bclk_counter[0]~9 )) # (!\inst|codecInt|bclk_counter [1] & ((\inst|codecInt|bclk_counter[0]~9 ) # (GND)))
// \inst|codecInt|bclk_counter[1]~11  = CARRY((!\inst|codecInt|bclk_counter[0]~9 ) # (!\inst|codecInt|bclk_counter [1]))

	.dataa(\inst|codecInt|bclk_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|bclk_counter[0]~9 ),
	.combout(\inst|codecInt|bclk_counter[1]~10_combout ),
	.cout(\inst|codecInt|bclk_counter[1]~11 ));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[1]~10 .lut_mask = 16'h5A5F;
defparam \inst|codecInt|bclk_counter[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y60_N13
dffeas \inst|codecInt|bclk_counter[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|bclk_counter[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|bclk_counter[1]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|bclk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[1] .is_wysiwyg = "true";
defparam \inst|codecInt|bclk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y60_N14
cycloneive_lcell_comb \inst|codecInt|bclk_counter[2]~12 (
// Equation(s):
// \inst|codecInt|bclk_counter[2]~12_combout  = (\inst|codecInt|bclk_counter [2] & (\inst|codecInt|bclk_counter[1]~11  $ (GND))) # (!\inst|codecInt|bclk_counter [2] & (!\inst|codecInt|bclk_counter[1]~11  & VCC))
// \inst|codecInt|bclk_counter[2]~13  = CARRY((\inst|codecInt|bclk_counter [2] & !\inst|codecInt|bclk_counter[1]~11 ))

	.dataa(gnd),
	.datab(\inst|codecInt|bclk_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|bclk_counter[1]~11 ),
	.combout(\inst|codecInt|bclk_counter[2]~12_combout ),
	.cout(\inst|codecInt|bclk_counter[2]~13 ));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[2]~12 .lut_mask = 16'hC30C;
defparam \inst|codecInt|bclk_counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y60_N15
dffeas \inst|codecInt|bclk_counter[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|bclk_counter[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|bclk_counter[1]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|bclk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[2] .is_wysiwyg = "true";
defparam \inst|codecInt|bclk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y60_N16
cycloneive_lcell_comb \inst|codecInt|bclk_counter[3]~14 (
// Equation(s):
// \inst|codecInt|bclk_counter[3]~14_combout  = (\inst|codecInt|bclk_counter [3] & (!\inst|codecInt|bclk_counter[2]~13 )) # (!\inst|codecInt|bclk_counter [3] & ((\inst|codecInt|bclk_counter[2]~13 ) # (GND)))
// \inst|codecInt|bclk_counter[3]~15  = CARRY((!\inst|codecInt|bclk_counter[2]~13 ) # (!\inst|codecInt|bclk_counter [3]))

	.dataa(gnd),
	.datab(\inst|codecInt|bclk_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|bclk_counter[2]~13 ),
	.combout(\inst|codecInt|bclk_counter[3]~14_combout ),
	.cout(\inst|codecInt|bclk_counter[3]~15 ));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[3]~14 .lut_mask = 16'h3C3F;
defparam \inst|codecInt|bclk_counter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y60_N17
dffeas \inst|codecInt|bclk_counter[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|bclk_counter[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|bclk_counter[1]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|bclk_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[3] .is_wysiwyg = "true";
defparam \inst|codecInt|bclk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y60_N18
cycloneive_lcell_comb \inst|codecInt|bclk_counter[4]~16 (
// Equation(s):
// \inst|codecInt|bclk_counter[4]~16_combout  = (\inst|codecInt|bclk_counter [4] & (\inst|codecInt|bclk_counter[3]~15  $ (GND))) # (!\inst|codecInt|bclk_counter [4] & (!\inst|codecInt|bclk_counter[3]~15  & VCC))
// \inst|codecInt|bclk_counter[4]~17  = CARRY((\inst|codecInt|bclk_counter [4] & !\inst|codecInt|bclk_counter[3]~15 ))

	.dataa(gnd),
	.datab(\inst|codecInt|bclk_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|bclk_counter[3]~15 ),
	.combout(\inst|codecInt|bclk_counter[4]~16_combout ),
	.cout(\inst|codecInt|bclk_counter[4]~17 ));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[4]~16 .lut_mask = 16'hC30C;
defparam \inst|codecInt|bclk_counter[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y60_N19
dffeas \inst|codecInt|bclk_counter[4] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|bclk_counter[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|bclk_counter[1]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|bclk_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[4] .is_wysiwyg = "true";
defparam \inst|codecInt|bclk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y60_N20
cycloneive_lcell_comb \inst|codecInt|bclk_counter[5]~18 (
// Equation(s):
// \inst|codecInt|bclk_counter[5]~18_combout  = (\inst|codecInt|bclk_counter [5] & (!\inst|codecInt|bclk_counter[4]~17 )) # (!\inst|codecInt|bclk_counter [5] & ((\inst|codecInt|bclk_counter[4]~17 ) # (GND)))
// \inst|codecInt|bclk_counter[5]~19  = CARRY((!\inst|codecInt|bclk_counter[4]~17 ) # (!\inst|codecInt|bclk_counter [5]))

	.dataa(gnd),
	.datab(\inst|codecInt|bclk_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|bclk_counter[4]~17 ),
	.combout(\inst|codecInt|bclk_counter[5]~18_combout ),
	.cout(\inst|codecInt|bclk_counter[5]~19 ));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[5]~18 .lut_mask = 16'h3C3F;
defparam \inst|codecInt|bclk_counter[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y60_N21
dffeas \inst|codecInt|bclk_counter[5] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|bclk_counter[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|bclk_counter[1]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|bclk_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[5] .is_wysiwyg = "true";
defparam \inst|codecInt|bclk_counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y60_N23
dffeas \inst|codecInt|bclk_counter[6] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|bclk_counter[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|codecInt|bclk_counter[1]~22_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|bclk_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[6] .is_wysiwyg = "true";
defparam \inst|codecInt|bclk_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y60_N24
cycloneive_lcell_comb \inst|codecInt|bclk~0 (
// Equation(s):
// \inst|codecInt|bclk~0_combout  = \inst|codecInt|bclk~q  $ (((\inst|codecInt|bclk_counter [6]) # ((\inst|codecInt|bclk_counter [7]) # (!\inst|codecInt|LessThan0~1_combout ))))

	.dataa(\inst|codecInt|bclk_counter [6]),
	.datab(\inst|codecInt|bclk_counter [7]),
	.datac(\inst|codecInt|bclk~q ),
	.datad(\inst|codecInt|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst|codecInt|bclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|bclk~0 .lut_mask = 16'h1E0F;
defparam \inst|codecInt|bclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y60_N21
dffeas \inst|codecInt|bclk (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|codecInt|bclk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|bclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|bclk .is_wysiwyg = "true";
defparam \inst|codecInt|bclk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \inst|codecInt|bclk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|codecInt|bclk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|codecInt|bclk~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|codecInt|bclk~clkctrl .clock_type = "global clock";
defparam \inst|codecInt|bclk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y59_N28
cycloneive_lcell_comb \inst|codecInt|data_index~0 (
// Equation(s):
// \inst|codecInt|data_index~0_combout  = (!\SW17~input_o  & !\inst|codecInt|data_index [0])

	.dataa(gnd),
	.datab(\SW17~input_o ),
	.datac(\inst|codecInt|data_index [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|codecInt|data_index~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|data_index~0 .lut_mask = 16'h0303;
defparam \inst|codecInt|data_index~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y59_N29
dffeas \inst|codecInt|data_index[0] (
	.clk(!\inst|codecInt|bclk~clkctrl_outclk ),
	.d(\inst|codecInt|data_index~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|data_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|data_index[0] .is_wysiwyg = "true";
defparam \inst|codecInt|data_index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y59_N18
cycloneive_lcell_comb \inst|codecInt|Add2~2 (
// Equation(s):
// \inst|codecInt|Add2~2_combout  = \inst|codecInt|data_index [1] $ (\inst|codecInt|data_index [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|codecInt|data_index [1]),
	.datad(\inst|codecInt|data_index [0]),
	.cin(gnd),
	.combout(\inst|codecInt|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|Add2~2 .lut_mask = 16'h0FF0;
defparam \inst|codecInt|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y59_N19
dffeas \inst|codecInt|data_index[1] (
	.clk(!\inst|codecInt|bclk~clkctrl_outclk ),
	.d(\inst|codecInt|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|data_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|data_index[1] .is_wysiwyg = "true";
defparam \inst|codecInt|data_index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y59_N26
cycloneive_lcell_comb \inst|codecInt|Add2~0 (
// Equation(s):
// \inst|codecInt|Add2~0_combout  = \inst|codecInt|data_index [2] $ (((\inst|codecInt|data_index [0] & \inst|codecInt|data_index [1])))

	.dataa(gnd),
	.datab(\inst|codecInt|data_index [0]),
	.datac(\inst|codecInt|data_index [2]),
	.datad(\inst|codecInt|data_index [1]),
	.cin(gnd),
	.combout(\inst|codecInt|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|Add2~0 .lut_mask = 16'h3CF0;
defparam \inst|codecInt|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y59_N27
dffeas \inst|codecInt|data_index[2] (
	.clk(!\inst|codecInt|bclk~clkctrl_outclk ),
	.d(\inst|codecInt|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|data_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|data_index[2] .is_wysiwyg = "true";
defparam \inst|codecInt|data_index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y59_N0
cycloneive_lcell_comb \inst|codecInt|Add2~1 (
// Equation(s):
// \inst|codecInt|Add2~1_combout  = \inst|codecInt|data_index [3] $ (((\inst|codecInt|data_index [2] & (\inst|codecInt|data_index [0] & \inst|codecInt|data_index [1]))))

	.dataa(\inst|codecInt|data_index [2]),
	.datab(\inst|codecInt|data_index [0]),
	.datac(\inst|codecInt|data_index [3]),
	.datad(\inst|codecInt|data_index [1]),
	.cin(gnd),
	.combout(\inst|codecInt|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|Add2~1 .lut_mask = 16'h78F0;
defparam \inst|codecInt|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y59_N1
dffeas \inst|codecInt|data_index[3] (
	.clk(!\inst|codecInt|bclk~clkctrl_outclk ),
	.d(\inst|codecInt|Add2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|data_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|data_index[3] .is_wysiwyg = "true";
defparam \inst|codecInt|data_index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y59_N6
cycloneive_lcell_comb \inst|codecInt|wordSent~0 (
// Equation(s):
// \inst|codecInt|wordSent~0_combout  = (\inst|codecInt|lrck_counter [11] & (!\SW17~input_o  & ((\inst|codecInt|lrck_counter [10]) # (!\inst|codecInt|LessThan1~2_combout ))))

	.dataa(\inst|codecInt|lrck_counter [11]),
	.datab(\inst|codecInt|LessThan1~2_combout ),
	.datac(\SW17~input_o ),
	.datad(\inst|codecInt|lrck_counter [10]),
	.cin(gnd),
	.combout(\inst|codecInt|wordSent~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|wordSent~0 .lut_mask = 16'h0A02;
defparam \inst|codecInt|wordSent~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y59_N2
cycloneive_lcell_comb \inst|codecInt|wordSent~1 (
// Equation(s):
// \inst|codecInt|wordSent~1_combout  = (\inst|codecInt|wordSent~0_combout  & ((\inst|codecInt|lrck~_Duplicate_1_q ))) # (!\inst|codecInt|wordSent~0_combout  & (\inst|codecInt|wordSent~q ))

	.dataa(\inst|codecInt|wordSent~0_combout ),
	.datab(gnd),
	.datac(\inst|codecInt|wordSent~q ),
	.datad(\inst|codecInt|lrck~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\inst|codecInt|wordSent~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|wordSent~1 .lut_mask = 16'hFA50;
defparam \inst|codecInt|wordSent~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y59_N3
dffeas \inst|codecInt|wordSent (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|wordSent~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|wordSent~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|wordSent .is_wysiwyg = "true";
defparam \inst|codecInt|wordSent .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y59_N8
cycloneive_lcell_comb \inst|Mux0~4 (
// Equation(s):
// \inst|Mux0~4_combout  = (\inst|state [3]) # ((\inst|state [0] & \inst|codecInt|wordSent~q ))

	.dataa(gnd),
	.datab(\inst|state [0]),
	.datac(\inst|state [3]),
	.datad(\inst|codecInt|wordSent~q ),
	.cin(gnd),
	.combout(\inst|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~4 .lut_mask = 16'hFCF0;
defparam \inst|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y59_N4
cycloneive_lcell_comb \inst|Mux1~0 (
// Equation(s):
// \inst|Mux1~0_combout  = (\inst|state [2] & (((\inst|Mux0~4_combout )) # (!\inst|state [1]))) # (!\inst|state [2] & (((!\inst|addrToController[15]~4_combout ))))

	.dataa(\inst|state [2]),
	.datab(\inst|state [1]),
	.datac(\inst|addrToController[15]~4_combout ),
	.datad(\inst|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~0 .lut_mask = 16'hAF27;
defparam \inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y59_N22
cycloneive_lcell_comb \inst|state~0 (
// Equation(s):
// \inst|state~0_combout  = (!\inst|Mux1~0_combout  & !\SW17~input_o )

	.dataa(gnd),
	.datab(\inst|Mux1~0_combout ),
	.datac(\SW17~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|state~0 .lut_mask = 16'h0303;
defparam \inst|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y59_N23
dffeas \inst|state[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state[1] .is_wysiwyg = "true";
defparam \inst|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y59_N24
cycloneive_lcell_comb \inst|Mux0~6 (
// Equation(s):
// \inst|Mux0~6_combout  = (\inst|state [1] & (((\inst|state [2] & !\inst|codecInt|wordSent~q )) # (!\inst|state [0]))) # (!\inst|state [1] & (((\inst|state [2]))))

	.dataa(\inst|state [1]),
	.datab(\inst|state [0]),
	.datac(\inst|state [2]),
	.datad(\inst|codecInt|wordSent~q ),
	.cin(gnd),
	.combout(\inst|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~6 .lut_mask = 16'h72F2;
defparam \inst|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y59_N14
cycloneive_lcell_comb \inst|Mux0~5 (
// Equation(s):
// \inst|Mux0~5_combout  = (\inst|state [3] & (\inst|memoInt|Equal0~4_combout  & !\inst|state [0]))

	.dataa(gnd),
	.datab(\inst|state [3]),
	.datac(\inst|memoInt|Equal0~4_combout ),
	.datad(\inst|state [0]),
	.cin(gnd),
	.combout(\inst|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~5 .lut_mask = 16'h00C0;
defparam \inst|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y60_N4
cycloneive_lcell_comb \inst|memoInt|addrOut[3]~3 (
// Equation(s):
// \inst|memoInt|addrOut[3]~3_combout  = (\SW17~input_o ) # (!\inst|memoInt|state.INPUTSTATE~q )

	.dataa(\SW17~input_o ),
	.datab(gnd),
	.datac(\inst|memoInt|state.INPUTSTATE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut[3]~3 .lut_mask = 16'hAFAF;
defparam \inst|memoInt|addrOut[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y60_N26
cycloneive_lcell_comb \inst|memoInt|state.INPUTSTATE~0 (
// Equation(s):
// \inst|memoInt|state.INPUTSTATE~0_combout  = !\inst|memoInt|addrOut[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|memoInt|addrOut[3]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|state.INPUTSTATE~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|state.INPUTSTATE~0 .lut_mask = 16'h0F0F;
defparam \inst|memoInt|state.INPUTSTATE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y60_N27
dffeas \inst|memoInt|state.INPUTSTATE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|state.INPUTSTATE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|state.INPUTSTATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|state.INPUTSTATE .is_wysiwyg = "true";
defparam \inst|memoInt|state.INPUTSTATE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y59_N24
cycloneive_lcell_comb \inst|addrToController[15]~5 (
// Equation(s):
// \inst|addrToController[15]~5_combout  = (!\inst|state [1] & !\SW17~input_o )

	.dataa(\inst|state [1]),
	.datab(gnd),
	.datac(\SW17~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|addrToController[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addrToController[15]~5 .lut_mask = 16'h0505;
defparam \inst|addrToController[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y59_N18
cycloneive_lcell_comb \inst|Mux0~2 (
// Equation(s):
// \inst|Mux0~2_combout  = (!\inst|state [3] & !\inst|state [0])

	.dataa(gnd),
	.datab(\inst|state [3]),
	.datac(\inst|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~2 .lut_mask = 16'h0303;
defparam \inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y59_N16
cycloneive_lcell_comb \inst|memoInt|addrOut[3]~0 (
// Equation(s):
// \inst|memoInt|addrOut[3]~0_combout  = (\inst|memoInt|state.INPUTSTATE~q ) # (((!\inst|Mux0~2_combout  & \inst|state [2])) # (!\inst|addrToController[15]~5_combout ))

	.dataa(\inst|memoInt|state.INPUTSTATE~q ),
	.datab(\inst|addrToController[15]~5_combout ),
	.datac(\inst|Mux0~2_combout ),
	.datad(\inst|state [2]),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut[3]~0 .lut_mask = 16'hBFBB;
defparam \inst|memoInt|addrOut[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y59_N4
cycloneive_lcell_comb \inst|memoInt|addrOut[3]~1 (
// Equation(s):
// \inst|memoInt|addrOut[3]~1_combout  = (\inst|memoInt|addrOut[3]~0_combout ) # ((!\inst|Mux0~5_combout  & (!\inst|state [2] & !\inst|addrToController[15]~4_combout )))

	.dataa(\inst|Mux0~5_combout ),
	.datab(\inst|state [2]),
	.datac(\inst|memoInt|addrOut[3]~0_combout ),
	.datad(\inst|addrToController[15]~4_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut[3]~1 .lut_mask = 16'hF0F1;
defparam \inst|memoInt|addrOut[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N8
cycloneive_io_ibuf \SW4~input (
	.i(SW4),
	.ibar(gnd),
	.o(\SW4~input_o ));
// synopsys translate_off
defparam \SW4~input .bus_hold = "false";
defparam \SW4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y59_N10
cycloneive_lcell_comb \inst|addrToController[15]~6 (
// Equation(s):
// \inst|addrToController[15]~6_combout  = (\inst|addrToController[15]~5_combout  & (!\inst|state [2] & (\inst|state [0] & !\inst|state [3])))

	.dataa(\inst|addrToController[15]~5_combout ),
	.datab(\inst|state [2]),
	.datac(\inst|state [0]),
	.datad(\inst|state [3]),
	.cin(gnd),
	.combout(\inst|addrToController[15]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addrToController[15]~6 .lut_mask = 16'h0020;
defparam \inst|addrToController[15]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y73_N10
dffeas \inst|addrToController[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW4~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|addrToController[15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addrToController [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addrToController[4] .is_wysiwyg = "true";
defparam \inst|addrToController[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y65_N6
cycloneive_lcell_comb \inst|memoInt|addrOut~7 (
// Equation(s):
// \inst|memoInt|addrOut~7_combout  = (!\inst|memoInt|addrOut[3]~1_combout  & \inst|addrToController [4])

	.dataa(\inst|memoInt|addrOut[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|addrToController [4]),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut~7 .lut_mask = 16'h5500;
defparam \inst|memoInt|addrOut~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y65_N7
dffeas \inst|memoInt|addrOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addrOut~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addrOut[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addrOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addrOut[4] .is_wysiwyg = "true";
defparam \inst|memoInt|addrOut[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N8
cycloneive_io_ibuf \SW6~input (
	.i(SW6),
	.ibar(gnd),
	.o(\SW6~input_o ));
// synopsys translate_off
defparam \SW6~input .bus_hold = "false";
defparam \SW6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y73_N10
dffeas \inst|addrToController[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW6~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|addrToController[15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addrToController [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addrToController[6] .is_wysiwyg = "true";
defparam \inst|addrToController[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y65_N18
cycloneive_lcell_comb \inst|memoInt|addrOut~9 (
// Equation(s):
// \inst|memoInt|addrOut~9_combout  = (!\inst|memoInt|addrOut[3]~1_combout  & \inst|addrToController [6])

	.dataa(\inst|memoInt|addrOut[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|addrToController [6]),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut~9 .lut_mask = 16'h5500;
defparam \inst|memoInt|addrOut~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y65_N19
dffeas \inst|memoInt|addrOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addrOut~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addrOut[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addrOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addrOut[6] .is_wysiwyg = "true";
defparam \inst|memoInt|addrOut[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N8
cycloneive_io_ibuf \SW5~input (
	.i(SW5),
	.ibar(gnd),
	.o(\SW5~input_o ));
// synopsys translate_off
defparam \SW5~input .bus_hold = "false";
defparam \SW5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y73_N10
dffeas \inst|addrToController[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW5~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|addrToController[15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addrToController [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addrToController[5] .is_wysiwyg = "true";
defparam \inst|addrToController[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y65_N8
cycloneive_lcell_comb \inst|memoInt|addrOut~8 (
// Equation(s):
// \inst|memoInt|addrOut~8_combout  = (!\inst|memoInt|addrOut[3]~1_combout  & \inst|addrToController [5])

	.dataa(\inst|memoInt|addrOut[3]~1_combout ),
	.datab(gnd),
	.datac(\inst|addrToController [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut~8 .lut_mask = 16'h5050;
defparam \inst|memoInt|addrOut~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y65_N9
dffeas \inst|memoInt|addrOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addrOut~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addrOut[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addrOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addrOut[5] .is_wysiwyg = "true";
defparam \inst|memoInt|addrOut[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \SW7~input (
	.i(SW7),
	.ibar(gnd),
	.o(\SW7~input_o ));
// synopsys translate_off
defparam \SW7~input .bus_hold = "false";
defparam \SW7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y73_N24
dffeas \inst|addrToController[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW7~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|addrToController[15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addrToController [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addrToController[7] .is_wysiwyg = "true";
defparam \inst|addrToController[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y65_N24
cycloneive_lcell_comb \inst|memoInt|addrOut~10 (
// Equation(s):
// \inst|memoInt|addrOut~10_combout  = (!\inst|memoInt|addrOut[3]~1_combout  & \inst|addrToController [7])

	.dataa(\inst|memoInt|addrOut[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|addrToController [7]),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut~10 .lut_mask = 16'h5500;
defparam \inst|memoInt|addrOut~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y65_N25
dffeas \inst|memoInt|addrOut[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addrOut~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addrOut[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addrOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addrOut[7] .is_wysiwyg = "true";
defparam \inst|memoInt|addrOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y65_N30
cycloneive_lcell_comb \inst|memoInt|Equal0~1 (
// Equation(s):
// \inst|memoInt|Equal0~1_combout  = (\inst|memoInt|addrOut [4]) # ((\inst|memoInt|addrOut [6]) # ((\inst|memoInt|addrOut [5]) # (\inst|memoInt|addrOut [7])))

	.dataa(\inst|memoInt|addrOut [4]),
	.datab(\inst|memoInt|addrOut [6]),
	.datac(\inst|memoInt|addrOut [5]),
	.datad(\inst|memoInt|addrOut [7]),
	.cin(gnd),
	.combout(\inst|memoInt|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Equal0~1 .lut_mask = 16'hFFFE;
defparam \inst|memoInt|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \SW9~input (
	.i(SW9),
	.ibar(gnd),
	.o(\SW9~input_o ));
// synopsys translate_off
defparam \SW9~input .bus_hold = "false";
defparam \SW9~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y73_N17
dffeas \inst|addrToController[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW9~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|addrToController[15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addrToController [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addrToController[9] .is_wysiwyg = "true";
defparam \inst|addrToController[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y65_N10
cycloneive_lcell_comb \inst|memoInt|addrOut~12 (
// Equation(s):
// \inst|memoInt|addrOut~12_combout  = (!\inst|memoInt|addrOut[3]~1_combout  & \inst|addrToController [9])

	.dataa(\inst|memoInt|addrOut[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|addrToController [9]),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut~12 .lut_mask = 16'h5500;
defparam \inst|memoInt|addrOut~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y65_N11
dffeas \inst|memoInt|addrOut[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addrOut~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addrOut[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addrOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addrOut[9] .is_wysiwyg = "true";
defparam \inst|memoInt|addrOut[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N1
cycloneive_io_ibuf \SW11~input (
	.i(SW11),
	.ibar(gnd),
	.o(\SW11~input_o ));
// synopsys translate_off
defparam \SW11~input .bus_hold = "false";
defparam \SW11~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y73_N3
dffeas \inst|addrToController[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW11~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|addrToController[15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addrToController [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addrToController[11] .is_wysiwyg = "true";
defparam \inst|addrToController[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y65_N14
cycloneive_lcell_comb \inst|memoInt|addrOut~14 (
// Equation(s):
// \inst|memoInt|addrOut~14_combout  = (!\inst|memoInt|addrOut[3]~1_combout  & \inst|addrToController [11])

	.dataa(\inst|memoInt|addrOut[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|addrToController [11]),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut~14 .lut_mask = 16'h5500;
defparam \inst|memoInt|addrOut~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y65_N15
dffeas \inst|memoInt|addrOut[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addrOut~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addrOut[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addrOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addrOut[11] .is_wysiwyg = "true";
defparam \inst|memoInt|addrOut[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \SW10~input (
	.i(SW10),
	.ibar(gnd),
	.o(\SW10~input_o ));
// synopsys translate_off
defparam \SW10~input .bus_hold = "false";
defparam \SW10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y73_N24
dffeas \inst|addrToController[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW10~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|addrToController[15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addrToController [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addrToController[10] .is_wysiwyg = "true";
defparam \inst|addrToController[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y65_N4
cycloneive_lcell_comb \inst|memoInt|addrOut~13 (
// Equation(s):
// \inst|memoInt|addrOut~13_combout  = (!\inst|memoInt|addrOut[3]~1_combout  & \inst|addrToController [10])

	.dataa(\inst|memoInt|addrOut[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|addrToController [10]),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut~13 .lut_mask = 16'h5500;
defparam \inst|memoInt|addrOut~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y65_N5
dffeas \inst|memoInt|addrOut[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addrOut~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addrOut[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addrOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addrOut[10] .is_wysiwyg = "true";
defparam \inst|memoInt|addrOut[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N8
cycloneive_io_ibuf \SW8~input (
	.i(SW8),
	.ibar(gnd),
	.o(\SW8~input_o ));
// synopsys translate_off
defparam \SW8~input .bus_hold = "false";
defparam \SW8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y73_N10
dffeas \inst|addrToController[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW8~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|addrToController[15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addrToController [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addrToController[8] .is_wysiwyg = "true";
defparam \inst|addrToController[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y65_N12
cycloneive_lcell_comb \inst|memoInt|addrOut~11 (
// Equation(s):
// \inst|memoInt|addrOut~11_combout  = (!\inst|memoInt|addrOut[3]~1_combout  & \inst|addrToController [8])

	.dataa(\inst|memoInt|addrOut[3]~1_combout ),
	.datab(gnd),
	.datac(\inst|addrToController [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut~11 .lut_mask = 16'h5050;
defparam \inst|memoInt|addrOut~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y65_N13
dffeas \inst|memoInt|addrOut[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addrOut~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addrOut[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addrOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addrOut[8] .is_wysiwyg = "true";
defparam \inst|memoInt|addrOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y65_N28
cycloneive_lcell_comb \inst|memoInt|Equal0~2 (
// Equation(s):
// \inst|memoInt|Equal0~2_combout  = (\inst|memoInt|addrOut [9]) # ((\inst|memoInt|addrOut [11]) # ((\inst|memoInt|addrOut [10]) # (\inst|memoInt|addrOut [8])))

	.dataa(\inst|memoInt|addrOut [9]),
	.datab(\inst|memoInt|addrOut [11]),
	.datac(\inst|memoInt|addrOut [10]),
	.datad(\inst|memoInt|addrOut [8]),
	.cin(gnd),
	.combout(\inst|memoInt|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Equal0~2 .lut_mask = 16'hFFFE;
defparam \inst|memoInt|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N8
cycloneive_io_ibuf \SW13~input (
	.i(SW13),
	.ibar(gnd),
	.o(\SW13~input_o ));
// synopsys translate_off
defparam \SW13~input .bus_hold = "false";
defparam \SW13~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y73_N10
dffeas \inst|addrToController[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW13~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|addrToController[15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addrToController [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addrToController[13] .is_wysiwyg = "true";
defparam \inst|addrToController[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y65_N6
cycloneive_lcell_comb \inst|memoInt|addrOut~16 (
// Equation(s):
// \inst|memoInt|addrOut~16_combout  = (!\inst|memoInt|addrOut[3]~1_combout  & \inst|addrToController [13])

	.dataa(gnd),
	.datab(\inst|memoInt|addrOut[3]~1_combout ),
	.datac(gnd),
	.datad(\inst|addrToController [13]),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut~16 .lut_mask = 16'h3300;
defparam \inst|memoInt|addrOut~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y65_N7
dffeas \inst|memoInt|addrOut[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addrOut~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addrOut[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addrOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addrOut[13] .is_wysiwyg = "true";
defparam \inst|memoInt|addrOut[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N1
cycloneive_io_ibuf \SW14~input (
	.i(SW14),
	.ibar(gnd),
	.o(\SW14~input_o ));
// synopsys translate_off
defparam \SW14~input .bus_hold = "false";
defparam \SW14~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y73_N3
dffeas \inst|addrToController[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW14~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|addrToController[15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addrToController [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addrToController[14] .is_wysiwyg = "true";
defparam \inst|addrToController[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y65_N8
cycloneive_lcell_comb \inst|memoInt|addrOut~17 (
// Equation(s):
// \inst|memoInt|addrOut~17_combout  = (!\inst|memoInt|addrOut[3]~1_combout  & \inst|addrToController [14])

	.dataa(gnd),
	.datab(\inst|memoInt|addrOut[3]~1_combout ),
	.datac(gnd),
	.datad(\inst|addrToController [14]),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut~17 .lut_mask = 16'h3300;
defparam \inst|memoInt|addrOut~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y65_N9
dffeas \inst|memoInt|addrOut[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addrOut~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addrOut[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addrOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addrOut[14] .is_wysiwyg = "true";
defparam \inst|memoInt|addrOut[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \SW15~input (
	.i(SW15),
	.ibar(gnd),
	.o(\SW15~input_o ));
// synopsys translate_off
defparam \SW15~input .bus_hold = "false";
defparam \SW15~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y73_N3
dffeas \inst|addrToController[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW15~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|addrToController[15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addrToController [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addrToController[15] .is_wysiwyg = "true";
defparam \inst|addrToController[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y65_N30
cycloneive_lcell_comb \inst|memoInt|addrOut~18 (
// Equation(s):
// \inst|memoInt|addrOut~18_combout  = (!\inst|memoInt|addrOut[3]~1_combout  & \inst|addrToController [15])

	.dataa(gnd),
	.datab(\inst|memoInt|addrOut[3]~1_combout ),
	.datac(gnd),
	.datad(\inst|addrToController [15]),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut~18 .lut_mask = 16'h3300;
defparam \inst|memoInt|addrOut~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y65_N31
dffeas \inst|memoInt|addrOut[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addrOut~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addrOut[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addrOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addrOut[15] .is_wysiwyg = "true";
defparam \inst|memoInt|addrOut[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N15
cycloneive_io_ibuf \SW12~input (
	.i(SW12),
	.ibar(gnd),
	.o(\SW12~input_o ));
// synopsys translate_off
defparam \SW12~input .bus_hold = "false";
defparam \SW12~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y73_N17
dffeas \inst|addrToController[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW12~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|addrToController[15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addrToController [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addrToController[12] .is_wysiwyg = "true";
defparam \inst|addrToController[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y65_N28
cycloneive_lcell_comb \inst|memoInt|addrOut~15 (
// Equation(s):
// \inst|memoInt|addrOut~15_combout  = (!\inst|memoInt|addrOut[3]~1_combout  & \inst|addrToController [12])

	.dataa(gnd),
	.datab(\inst|memoInt|addrOut[3]~1_combout ),
	.datac(gnd),
	.datad(\inst|addrToController [12]),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut~15 .lut_mask = 16'h3300;
defparam \inst|memoInt|addrOut~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y65_N29
dffeas \inst|memoInt|addrOut[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addrOut~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addrOut[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addrOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addrOut[12] .is_wysiwyg = "true";
defparam \inst|memoInt|addrOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y65_N4
cycloneive_lcell_comb \inst|memoInt|Equal0~3 (
// Equation(s):
// \inst|memoInt|Equal0~3_combout  = (\inst|memoInt|addrOut [13]) # ((\inst|memoInt|addrOut [14]) # ((\inst|memoInt|addrOut [15]) # (\inst|memoInt|addrOut [12])))

	.dataa(\inst|memoInt|addrOut [13]),
	.datab(\inst|memoInt|addrOut [14]),
	.datac(\inst|memoInt|addrOut [15]),
	.datad(\inst|memoInt|addrOut [12]),
	.cin(gnd),
	.combout(\inst|memoInt|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Equal0~3 .lut_mask = 16'hFFFE;
defparam \inst|memoInt|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \SW3~input (
	.i(SW3),
	.ibar(gnd),
	.o(\SW3~input_o ));
// synopsys translate_off
defparam \SW3~input .bus_hold = "false";
defparam \SW3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y73_N17
dffeas \inst|addrToController[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW3~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|addrToController[15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addrToController [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addrToController[3] .is_wysiwyg = "true";
defparam \inst|addrToController[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y65_N22
cycloneive_lcell_comb \inst|memoInt|addrOut~6 (
// Equation(s):
// \inst|memoInt|addrOut~6_combout  = (!\inst|memoInt|addrOut[3]~1_combout  & \inst|addrToController [3])

	.dataa(\inst|memoInt|addrOut[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|addrToController [3]),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut~6 .lut_mask = 16'h5500;
defparam \inst|memoInt|addrOut~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y65_N23
dffeas \inst|memoInt|addrOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addrOut~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addrOut[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addrOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addrOut[3] .is_wysiwyg = "true";
defparam \inst|memoInt|addrOut[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N1
cycloneive_io_ibuf \SW1~input (
	.i(SW1),
	.ibar(gnd),
	.o(\SW1~input_o ));
// synopsys translate_off
defparam \SW1~input .bus_hold = "false";
defparam \SW1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y73_N3
dffeas \inst|addrToController[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW1~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|addrToController[15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addrToController [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addrToController[1] .is_wysiwyg = "true";
defparam \inst|addrToController[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y65_N2
cycloneive_lcell_comb \inst|memoInt|addrOut~4 (
// Equation(s):
// \inst|memoInt|addrOut~4_combout  = (!\inst|memoInt|addrOut[3]~1_combout  & \inst|addrToController [1])

	.dataa(\inst|memoInt|addrOut[3]~1_combout ),
	.datab(gnd),
	.datac(\inst|addrToController [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut~4 .lut_mask = 16'h5050;
defparam \inst|memoInt|addrOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y65_N3
dffeas \inst|memoInt|addrOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addrOut~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addrOut[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addrOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addrOut[1] .is_wysiwyg = "true";
defparam \inst|memoInt|addrOut[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X42_Y73_N1
cycloneive_io_ibuf \SW2~input (
	.i(SW2),
	.ibar(gnd),
	.o(\SW2~input_o ));
// synopsys translate_off
defparam \SW2~input .bus_hold = "false";
defparam \SW2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y73_N3
dffeas \inst|addrToController[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW2~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|addrToController[15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addrToController [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addrToController[2] .is_wysiwyg = "true";
defparam \inst|addrToController[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y65_N20
cycloneive_lcell_comb \inst|memoInt|addrOut~5 (
// Equation(s):
// \inst|memoInt|addrOut~5_combout  = (!\inst|memoInt|addrOut[3]~1_combout  & \inst|addrToController [2])

	.dataa(\inst|memoInt|addrOut[3]~1_combout ),
	.datab(gnd),
	.datac(\inst|addrToController [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut~5 .lut_mask = 16'h5050;
defparam \inst|memoInt|addrOut~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y65_N21
dffeas \inst|memoInt|addrOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addrOut~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addrOut[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addrOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addrOut[2] .is_wysiwyg = "true";
defparam \inst|memoInt|addrOut[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \SW0~input (
	.i(SW0),
	.ibar(gnd),
	.o(\SW0~input_o ));
// synopsys translate_off
defparam \SW0~input .bus_hold = "false";
defparam \SW0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y73_N17
dffeas \inst|addrToController[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SW0~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|addrToController[15]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|addrToController [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|addrToController[0] .is_wysiwyg = "true";
defparam \inst|addrToController[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y65_N0
cycloneive_lcell_comb \inst|memoInt|addrOut~2 (
// Equation(s):
// \inst|memoInt|addrOut~2_combout  = (!\inst|memoInt|addrOut[3]~1_combout  & \inst|addrToController [0])

	.dataa(\inst|memoInt|addrOut[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|addrToController [0]),
	.cin(gnd),
	.combout(\inst|memoInt|addrOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addrOut~2 .lut_mask = 16'h5500;
defparam \inst|memoInt|addrOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y65_N1
dffeas \inst|memoInt|addrOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addrOut~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addrOut[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addrOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addrOut[0] .is_wysiwyg = "true";
defparam \inst|memoInt|addrOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y65_N16
cycloneive_lcell_comb \inst|memoInt|Equal0~0 (
// Equation(s):
// \inst|memoInt|Equal0~0_combout  = (\inst|memoInt|addrOut [3]) # ((\inst|memoInt|addrOut [1]) # ((\inst|memoInt|addrOut [2]) # (\inst|memoInt|addrOut [0])))

	.dataa(\inst|memoInt|addrOut [3]),
	.datab(\inst|memoInt|addrOut [1]),
	.datac(\inst|memoInt|addrOut [2]),
	.datad(\inst|memoInt|addrOut [0]),
	.cin(gnd),
	.combout(\inst|memoInt|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Equal0~0 .lut_mask = 16'hFFFE;
defparam \inst|memoInt|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y65_N26
cycloneive_lcell_comb \inst|memoInt|Equal0~4 (
// Equation(s):
// \inst|memoInt|Equal0~4_combout  = (\inst|memoInt|Equal0~1_combout ) # ((\inst|memoInt|Equal0~2_combout ) # ((\inst|memoInt|Equal0~3_combout ) # (\inst|memoInt|Equal0~0_combout )))

	.dataa(\inst|memoInt|Equal0~1_combout ),
	.datab(\inst|memoInt|Equal0~2_combout ),
	.datac(\inst|memoInt|Equal0~3_combout ),
	.datad(\inst|memoInt|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Equal0~4 .lut_mask = 16'hFFFE;
defparam \inst|memoInt|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y59_N30
cycloneive_lcell_comb \inst|Mux0~7 (
// Equation(s):
// \inst|Mux0~7_combout  = (\inst|Mux0~6_combout  & (!\inst|state [3])) # (!\inst|Mux0~6_combout  & (\inst|state [3] & (\inst|memoInt|Equal0~4_combout  & !\inst|state [0])))

	.dataa(\inst|Mux0~6_combout ),
	.datab(\inst|state [3]),
	.datac(\inst|memoInt|Equal0~4_combout ),
	.datad(\inst|state [0]),
	.cin(gnd),
	.combout(\inst|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~7 .lut_mask = 16'h2262;
defparam \inst|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y59_N20
cycloneive_lcell_comb \inst|state~2 (
// Equation(s):
// \inst|state~2_combout  = (!\SW17~input_o  & \inst|Mux0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW17~input_o ),
	.datad(\inst|Mux0~7_combout ),
	.cin(gnd),
	.combout(\inst|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|state~2 .lut_mask = 16'h0F00;
defparam \inst|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y59_N21
dffeas \inst|state[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state[2] .is_wysiwyg = "true";
defparam \inst|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N8
cycloneive_lcell_comb \inst|next_state[3]~0 (
// Equation(s):
// \inst|next_state[3]~0_combout  = (\inst|state [2] & !\inst|state [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|state [2]),
	.datad(\inst|state [3]),
	.cin(gnd),
	.combout(\inst|next_state[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|next_state[3]~0 .lut_mask = 16'h00F0;
defparam \inst|next_state[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y59_N12
cycloneive_lcell_comb \inst|next_state[3]~1 (
// Equation(s):
// \inst|next_state[3]~1_combout  = (\inst|next_state[3]~0_combout  & (\inst|state [1] & (\inst|state [0] & \inst|codecInt|wordSent~q )))

	.dataa(\inst|next_state[3]~0_combout ),
	.datab(\inst|state [1]),
	.datac(\inst|state [0]),
	.datad(\inst|codecInt|wordSent~q ),
	.cin(gnd),
	.combout(\inst|next_state[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|next_state[3]~1 .lut_mask = 16'h8000;
defparam \inst|next_state[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y59_N8
cycloneive_lcell_comb \inst|state~3 (
// Equation(s):
// \inst|state~3_combout  = (\inst|next_state[3]~1_combout  & !\SW17~input_o )

	.dataa(gnd),
	.datab(\inst|next_state[3]~1_combout ),
	.datac(\SW17~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|state~3 .lut_mask = 16'h0C0C;
defparam \inst|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y59_N9
dffeas \inst|state[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\inst|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state[3] .is_wysiwyg = "true";
defparam \inst|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y59_N22
cycloneive_lcell_comb \inst|addrToController[15]~4 (
// Equation(s):
// \inst|addrToController[15]~4_combout  = (\inst|state [0] & !\inst|state [3])

	.dataa(gnd),
	.datab(\inst|state [0]),
	.datac(\inst|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|addrToController[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|addrToController[15]~4 .lut_mask = 16'h0C0C;
defparam \inst|addrToController[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \KEY0~input (
	.i(KEY0),
	.ibar(gnd),
	.o(\KEY0~input_o ));
// synopsys translate_off
defparam \KEY0~input .bus_hold = "false";
defparam \KEY0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y59_N20
cycloneive_lcell_comb \inst|Mux0~3 (
// Equation(s):
// \inst|Mux0~3_combout  = (\inst|state [3] & (((\inst|memoInt|Equal0~4_combout  & !\inst|state [0])))) # (!\inst|state [3] & ((\KEY0~input_o ) # ((\inst|state [0]))))

	.dataa(\inst|state [3]),
	.datab(\KEY0~input_o ),
	.datac(\inst|memoInt|Equal0~4_combout ),
	.datad(\inst|state [0]),
	.cin(gnd),
	.combout(\inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~3 .lut_mask = 16'h55E4;
defparam \inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y59_N10
cycloneive_lcell_comb \inst|Mux2~0 (
// Equation(s):
// \inst|Mux2~0_combout  = (\inst|state [2] & (((\inst|state [1])) # (!\inst|state [3]))) # (!\inst|state [2] & (((\inst|Mux0~3_combout  & !\inst|state [1]))))

	.dataa(\inst|state [3]),
	.datab(\inst|Mux0~3_combout ),
	.datac(\inst|state [2]),
	.datad(\inst|state [1]),
	.cin(gnd),
	.combout(\inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~0 .lut_mask = 16'hF05C;
defparam \inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y59_N14
cycloneive_lcell_comb \inst|Mux2~1 (
// Equation(s):
// \inst|Mux2~1_combout  = (\inst|state [1] & ((\inst|Mux2~0_combout  & ((!\inst|Mux0~4_combout ))) # (!\inst|Mux2~0_combout  & (\inst|addrToController[15]~4_combout )))) # (!\inst|state [1] & (((\inst|Mux2~0_combout ))))

	.dataa(\inst|addrToController[15]~4_combout ),
	.datab(\inst|state [1]),
	.datac(\inst|Mux2~0_combout ),
	.datad(\inst|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~1 .lut_mask = 16'h38F8;
defparam \inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y59_N0
cycloneive_lcell_comb \inst|state~1 (
// Equation(s):
// \inst|state~1_combout  = (!\SW17~input_o  & \inst|Mux2~1_combout )

	.dataa(gnd),
	.datab(\SW17~input_o ),
	.datac(\inst|Mux2~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|state~1 .lut_mask = 16'h3030;
defparam \inst|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y59_N1
dffeas \inst|state[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state[0] .is_wysiwyg = "true";
defparam \inst|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y59_N30
cycloneive_lcell_comb \inst|dataEnable~1 (
// Equation(s):
// \inst|dataEnable~1_combout  = (\inst|state [0]) # ((\inst|state [1]) # (!\inst|state [2]))

	.dataa(gnd),
	.datab(\inst|state [0]),
	.datac(\inst|state [1]),
	.datad(\inst|state [2]),
	.cin(gnd),
	.combout(\inst|dataEnable~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataEnable~1 .lut_mask = 16'hFCFF;
defparam \inst|dataEnable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y59_N2
cycloneive_lcell_comb \inst|dataEnable~2 (
// Equation(s):
// \inst|dataEnable~2_combout  = (\inst|state [0]) # ((\inst|state [1]) # (\inst|state [2]))

	.dataa(gnd),
	.datab(\inst|state [0]),
	.datac(\inst|state [1]),
	.datad(\inst|state [2]),
	.cin(gnd),
	.combout(\inst|dataEnable~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataEnable~2 .lut_mask = 16'hFFFC;
defparam \inst|dataEnable~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y59_N26
cycloneive_lcell_comb \inst|dataEnable (
// Equation(s):
// \inst|dataEnable~combout  = LCELL((\inst|state [3] & ((!\inst|dataEnable~2_combout ))) # (!\inst|state [3] & (!\inst|dataEnable~1_combout )))

	.dataa(\inst|dataEnable~1_combout ),
	.datab(gnd),
	.datac(\inst|state [3]),
	.datad(\inst|dataEnable~2_combout ),
	.cin(gnd),
	.combout(\inst|dataEnable~combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataEnable .lut_mask = 16'h05F5;
defparam \inst|dataEnable .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \inst|dataEnable~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|dataEnable~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|dataEnable~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|dataEnable~clkctrl .clock_type = "global clock";
defparam \inst|dataEnable~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y59_N6
cycloneive_lcell_comb \inst|LessThan0~0 (
// Equation(s):
// \inst|LessThan0~0_combout  = (\inst|next_state[3]~1_combout ) # ((\inst|Mux0~7_combout  & ((\inst|Mux2~1_combout ) # (!\inst|Mux1~0_combout ))))

	.dataa(\inst|Mux1~0_combout ),
	.datab(\inst|Mux2~1_combout ),
	.datac(\inst|next_state[3]~1_combout ),
	.datad(\inst|Mux0~7_combout ),
	.cin(gnd),
	.combout(\inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~0 .lut_mask = 16'hFDF0;
defparam \inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y59_N12
cycloneive_lcell_comb \inst|dataStorage[9]~0 (
// Equation(s):
// \inst|dataStorage[9]~0_combout  = (\inst|state [1] & (!\inst|state [3] & (!\inst|state [0] & \inst|state [2])))

	.dataa(\inst|state [1]),
	.datab(\inst|state [3]),
	.datac(\inst|state [0]),
	.datad(\inst|state [2]),
	.cin(gnd),
	.combout(\inst|dataStorage[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[9]~0 .lut_mask = 16'h0200;
defparam \inst|dataStorage[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \inst|rom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(gnd),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|addrOut [12],\inst|memoInt|addrOut [11],\inst|memoInt|addrOut [10],\inst|memoInt|addrOut [9],\inst|memoInt|addrOut [8],\inst|memoInt|addrOut [7],\inst|memoInt|addrOut [6],\inst|memoInt|addrOut [5],\inst|memoInt|addrOut [4],\inst|memoInt|addrOut [3],\inst|memoInt|addrOut [2],
\inst|memoInt|addrOut [1],\inst|memoInt|addrOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .init_file = "initialization.hex";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audioProcessor:inst|romMemory:rom|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h1B95253B7E4890B14A62B76B844C708D6C76E8DC8650E4E82A528C03D6CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C603335BF4B34A1499DE3464A31A9BEC5B1AA8E7004BFB1EB06D3BCD1873E004A92451EE44D63A3A07190865FEAD37E1002A308ECCD17FF720CFDAF36806C33B39164C179E0AF2030CCB035C2FD49197BC47952E791BF29CF845381D3F2BFE919318356163287A85175E76E0658BD;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hB1D4EC527F3977C497D4945B3B03D4E3E70583EB37D7196D3988BDE2551258A954E00279611F9F2C25252AED0729FBF29D010D7F8708261914F79DB6E1B9DF88CA9117F0065DC29C0391E08BBC2A31BA9877996C378EAB96D6371DB8B4D80438FDBC20875D3A4A950645633B4B0E82F911BBB0D104FC9C7287111AD07508BE536B7C7120BE1EC4FA9AD4C71EFFC384625EDF4DA6CDF67E5871B17BA61678C4EC0EA77AF5894AFDFC30403A94DAE895CF5EBC4FCBBB14A178E7671C7491454C9C4BCB09B71F02F066209295802046E17CA310708C16664D1631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67894295B2A7D3C780EB45261B4BAD83036C094FF40B9647641A7640C557576904C9FDCC1D8FCC65429980C7492D3D7FF8258D4A9D959C3C9EEC237B527AF3C9833DA58DC1E5825C882ECEF61D7CEC072687974685F4D2D7187D32392B7B2AB3A640E1EAC18F8EBB4FA3E38451F925E0781092472B2F0154DD05A5CB507856FFDD6048501B386705B1F1F60DFCC3B3E4698EAAF65B3B1AA67E5BAE23AF1A1BA8C7B11A31F7E5264FEA756400187E20C6F26B9E387063C62C81AA72D5211;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h4EA3F9281FB10A44BAE5CBFB98EB85E89917B1E81B0FDB4FFE71836419D6A636A6865E3383DA95EBD4CA7ADB3FD94F0217F5249F730FB3A7C192505BFF922A86BCF7335A96FEBDC66C098B9C7156882612B079889DC764773FD7C50FB663A4AD84D81ECCB365EC22F5AA83466EF52E5875B598F478290DE63AC86B77B9E116DF06850BA9D6E30C37E63E9B9A663EAD76A63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C67200000187;
// synopsys translate_on

// Location: LCCOMB_X48_Y60_N22
cycloneive_lcell_comb \inst|dataStorage[5]~2 (
// Equation(s):
// \inst|dataStorage[5]~2_combout  = (\SW17~input_o  & (((\inst|dataStorage [5])))) # (!\SW17~input_o  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (!\inst|dataStorage[9]~0_combout  & 
// (\inst|dataStorage [5]))))

	.dataa(\SW17~input_o ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [5]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\inst|dataStorage[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[5]~2 .lut_mask = 16'hF4B0;
defparam \inst|dataStorage[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y60_N23
dffeas \inst|dataStorage[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataStorage[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataStorage [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataStorage[5] .is_wysiwyg = "true";
defparam \inst|dataStorage[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y59_N10
cycloneive_lcell_comb \inst|dataToInterface~2 (
// Equation(s):
// \inst|dataToInterface~2_combout  = (\inst|LessThan0~0_combout  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (!\inst|dataStorage[9]~0_combout  & (\inst|dataStorage [5])))) # 
// (!\inst|LessThan0~0_combout  & (((\inst|rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\inst|LessThan0~0_combout ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [5]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\inst|dataToInterface~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface~2 .lut_mask = 16'hFD20;
defparam \inst|dataToInterface~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N26
cycloneive_lcell_comb \inst|Decoder2~0 (
// Equation(s):
// \inst|Decoder2~0_combout  = (\inst|state [1] & !\inst|state [2])

	.dataa(\inst|state [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|state [2]),
	.cin(gnd),
	.combout(\inst|Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Decoder2~0 .lut_mask = 16'h00AA;
defparam \inst|Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y59_N26
cycloneive_lcell_comb \inst|dataToInterface[0]~1 (
// Equation(s):
// \inst|dataToInterface[0]~1_combout  = (\inst|LessThan0~0_combout ) # ((\SW17~input_o ) # ((\inst|Mux0~2_combout  & \inst|Decoder2~0_combout )))

	.dataa(\inst|Mux0~2_combout ),
	.datab(\inst|LessThan0~0_combout ),
	.datac(\inst|Decoder2~0_combout ),
	.datad(\SW17~input_o ),
	.cin(gnd),
	.combout(\inst|dataToInterface[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface[0]~1 .lut_mask = 16'hFFEC;
defparam \inst|dataToInterface[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y59_N11
dffeas \inst|dataToInterface[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataToInterface~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(\inst|dataToInterface[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataToInterface [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataToInterface[5] .is_wysiwyg = "true";
defparam \inst|dataToInterface[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y59_N20
cycloneive_lcell_comb \inst|codecInt|reg_data[5]~feeder (
// Equation(s):
// \inst|codecInt|reg_data[5]~feeder_combout  = \inst|dataToInterface [5]

	.dataa(\inst|dataToInterface [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|codecInt|reg_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|reg_data[5]~feeder .lut_mask = 16'hAAAA;
defparam \inst|codecInt|reg_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y59_N21
dffeas \inst|codecInt|reg_data[5] (
	.clk(\inst|dataEnable~clkctrl_outclk ),
	.d(\inst|codecInt|reg_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|reg_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|reg_data[5] .is_wysiwyg = "true";
defparam \inst|codecInt|reg_data[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \inst|rom|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(gnd),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|addrOut [12],\inst|memoInt|addrOut [11],\inst|memoInt|addrOut [10],\inst|memoInt|addrOut [9],\inst|memoInt|addrOut [8],\inst|memoInt|addrOut [7],\inst|memoInt|addrOut [6],\inst|memoInt|addrOut [5],\inst|memoInt|addrOut [4],\inst|memoInt|addrOut [3],\inst|memoInt|addrOut [2],
\inst|memoInt|addrOut [1],\inst|memoInt|addrOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .init_file = "initialization.hex";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audioProcessor:inst|romMemory:rom|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h4E58D39234F4CD9DBF2767C899FB067CC18FB067C63873FE007F8007E6CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333FF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0003FFF00007FFE0001FFFC0003FFF0000FFFE0001FFFC0007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0001FFF80003FFF0000FFFE0001FFFC0007FF;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0001FFF80007FFF0000FFFE0001FFF80007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0003FFF80007FFF0000FFFC0001FFF80007FFF0000FFFE0003FFF80007FFF0001FFFC0E03FFF8000FC7E0303F0FC0E07C1F83C1F03E0F83C0783E0F01E1FC3C03C7F870070FF1C00E3FE3061CF3C63E3381D8FE6601338CD8034E19B3CCB832E61B70CCDC34F9A300C9FEC60733F90E1C60063FE1C0181F81CFE08003FF9CC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801FFFF80000FFFFC0000FFFF800007FFFC00007FFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF80001FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFE00003FFFE00003FFFF00003FFFF00001FFFF80001FFFF80000FFFFC0000FFFF800007FFFC0000FFFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF00001FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFE00003FFFE00003F;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFF00003FFFF00001FFFF80001FFFF80000FFFF80000FFFF800007FFFC0000FFFFC00007FFFE00007FFFE00007FFFF00003FFFF00003FFFF00003F03F01E03F03F03F03E01F07F83E00F87FC1E00787FE1C00387FF1C1E1C787CC3F8E700CE7FC660066387330032783B71E1B70191BF0D380B18F8DBC0998E1C9FF99E038CFF38FC30E00383FE0707F030003FFF319CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C67200000180;
// synopsys translate_on

// Location: LCCOMB_X48_Y60_N28
cycloneive_lcell_comb \inst|dataStorage[13]~3 (
// Equation(s):
// \inst|dataStorage[13]~3_combout  = (\SW17~input_o  & (((\inst|dataStorage [13])))) # (!\SW17~input_o  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (!\inst|dataStorage[9]~0_combout  
// & (\inst|dataStorage [13]))))

	.dataa(\SW17~input_o ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [13]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\inst|dataStorage[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[13]~3 .lut_mask = 16'hF4B0;
defparam \inst|dataStorage[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y60_N29
dffeas \inst|dataStorage[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataStorage[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataStorage [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataStorage[13] .is_wysiwyg = "true";
defparam \inst|dataStorage[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y59_N16
cycloneive_lcell_comb \inst|dataToInterface~3 (
// Equation(s):
// \inst|dataToInterface~3_combout  = (\inst|LessThan0~0_combout  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (!\inst|dataStorage[9]~0_combout  & (\inst|dataStorage [13])))) # 
// (!\inst|LessThan0~0_combout  & (((\inst|rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\inst|LessThan0~0_combout ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [13]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\inst|dataToInterface~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface~3 .lut_mask = 16'hFD20;
defparam \inst|dataToInterface~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y59_N17
dffeas \inst|dataToInterface[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataToInterface~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(\inst|dataToInterface[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataToInterface [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataToInterface[13] .is_wysiwyg = "true";
defparam \inst|dataToInterface[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y59_N13
dffeas \inst|codecInt|reg_data[13] (
	.clk(\inst|dataEnable~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|dataToInterface [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|reg_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|reg_data[13] .is_wysiwyg = "true";
defparam \inst|codecInt|reg_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N12
cycloneive_lcell_comb \inst|codecInt|Mux0~0 (
// Equation(s):
// \inst|codecInt|Mux0~0_combout  = (\inst|codecInt|data_index [3] & ((\inst|codecInt|reg_data [5]) # ((\inst|codecInt|data_index [2])))) # (!\inst|codecInt|data_index [3] & (((\inst|codecInt|reg_data [13] & !\inst|codecInt|data_index [2]))))

	.dataa(\inst|codecInt|data_index [3]),
	.datab(\inst|codecInt|reg_data [5]),
	.datac(\inst|codecInt|reg_data [13]),
	.datad(\inst|codecInt|data_index [2]),
	.cin(gnd),
	.combout(\inst|codecInt|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|Mux0~0 .lut_mask = 16'hAAD8;
defparam \inst|codecInt|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \inst|rom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(gnd),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|addrOut [12],\inst|memoInt|addrOut [11],\inst|memoInt|addrOut [10],\inst|memoInt|addrOut [9],\inst|memoInt|addrOut [8],\inst|memoInt|addrOut [7],\inst|memoInt|addrOut [6],\inst|memoInt|addrOut [5],\inst|memoInt|addrOut [4],\inst|memoInt|addrOut [3],\inst|memoInt|addrOut [2],
\inst|memoInt|addrOut [1],\inst|memoInt|addrOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .init_file = "initialization.hex";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audioProcessor:inst|romMemory:rom|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h15067C787FFD9845FE87CE7C8A2101045D3C3281F216C1A9E0810F8566CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333FF07F8C7E6CF9B60CB7FB4C1967CDB0649FCB60CB3E6D8124FE5B8649F32C0D27F25C324FC9606D3F92E1D27E490369DC9306D3F2481B6FF69836DF9A40CB77B4C1967CDB065BBCA60CB3E6D8125CE5B0649F36C0D2672D8324FC960693392C0D27E4B03699C9706D3F2481;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hB4C7698369F9A40DB73B4C196FCD2025B9CA60CB7F6911AD035233520D6BE55BCAB7CAB02C91AA9F2D31753CAD02B5054B052B356BD5AB9653AB70DB5F4DBEA6B6993A990CCD0A3B09CB69CB8E37A7D79C209F22C0C2FF4500FBFCE801E87AD00430F4BC28B9E979DE635A33EE6DBC6F09911C91DD423D46B2B71AB1144E3ADC5638A84977929D5D0EC4EFB79B68382F457F5580B8002271EF93FE9A013995AAB7E29996A593EDD725AC9541B91FD18D5D5E102DC40F310B7EDABE69B80CCE583D53ED3482FB9B38C366D4E2DFB7C75D399A028F3BE99CC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801F8079C30C9C1CD9F8C980C99FE64E0E4CFC64C06CDFF36706647E6660664FF93703367F33603367FC93839B3F99301933FCD9C1C91F8D981D93DE6CC0CC9FCCD80CD9EF24E066CFE64C066CEF92707267F3260326F79B303927F1B201B273CDB819B3F99B019B39E49C0CD9FCC980C9B8F64C0648FE6CC06C9C736E0764FE36C036CE39B703367F32601B4C0C9638D260C96FED29F35A7F6A46352C32A98CAA61954FCAA8CD550155466B583549F2B57EA94F94B9CA95056D41A6D;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h82B2B356479B35F5193CCCE659C828E66583614398AC1BEC3CCCC05B6013A7FA8C00B99FD623F427C10B073D0C9763332FA08BEC2D0B0862DDEC57CCA5EDED684AA52D5984A691D33399E7170D25783DFA71C6AFAFB273E6EC186C1A88B2FC129B284B44B9D17E9ED650230959C77542738A046DDD2EEE802B49495B048151D448349EF129B6394DC6D0B4327CB7319CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C672000003E0;
// synopsys translate_on

// Location: LCCOMB_X49_Y59_N6
cycloneive_lcell_comb \inst|dataStorage[9]~1 (
// Equation(s):
// \inst|dataStorage[9]~1_combout  = (\SW17~input_o  & (((\inst|dataStorage [9])))) # (!\SW17~input_o  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (!\inst|dataStorage[9]~0_combout  & 
// (\inst|dataStorage [9]))))

	.dataa(\SW17~input_o ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [9]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\inst|dataStorage[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[9]~1 .lut_mask = 16'hF4B0;
defparam \inst|dataStorage[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y59_N7
dffeas \inst|dataStorage[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataStorage[9]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataStorage [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataStorage[9] .is_wysiwyg = "true";
defparam \inst|dataStorage[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y59_N4
cycloneive_lcell_comb \inst|dataToInterface~0 (
// Equation(s):
// \inst|dataToInterface~0_combout  = (\inst|LessThan0~0_combout  & ((\inst|dataStorage[9]~0_combout  & (\inst|rom|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (!\inst|dataStorage[9]~0_combout  & ((\inst|dataStorage [9]))))) # 
// (!\inst|LessThan0~0_combout  & (((\inst|rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\inst|LessThan0~0_combout ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\inst|dataStorage [9]),
	.cin(gnd),
	.combout(\inst|dataToInterface~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface~0 .lut_mask = 16'hF2D0;
defparam \inst|dataToInterface~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y59_N5
dffeas \inst|dataToInterface[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataToInterface~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(\inst|dataToInterface[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataToInterface [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataToInterface[9] .is_wysiwyg = "true";
defparam \inst|dataToInterface[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y59_N2
cycloneive_lcell_comb \inst|codecInt|reg_data[9]~feeder (
// Equation(s):
// \inst|codecInt|reg_data[9]~feeder_combout  = \inst|dataToInterface [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|dataToInterface [9]),
	.cin(gnd),
	.combout(\inst|codecInt|reg_data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|reg_data[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|codecInt|reg_data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y59_N3
dffeas \inst|codecInt|reg_data[9] (
	.clk(\inst|dataEnable~clkctrl_outclk ),
	.d(\inst|codecInt|reg_data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|reg_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|reg_data[9] .is_wysiwyg = "true";
defparam \inst|codecInt|reg_data[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \inst|rom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(gnd),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|addrOut [12],\inst|memoInt|addrOut [11],\inst|memoInt|addrOut [10],\inst|memoInt|addrOut [9],\inst|memoInt|addrOut [8],\inst|memoInt|addrOut [7],\inst|memoInt|addrOut [6],\inst|memoInt|addrOut [5],\inst|memoInt|addrOut [4],\inst|memoInt|addrOut [3],\inst|memoInt|addrOut [2],
\inst|memoInt|addrOut [1],\inst|memoInt|addrOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .init_file = "initialization.hex";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audioProcessor:inst|romMemory:rom|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h012CDCEBC293D72C5C70BD895D3B68E11D9BD717C03C9222628905F96BDE6C914918C5A2C5294913C263DE6D2643EE3F8F0B5C868624EEEF8708D5120872E87C852775A34CD4712E039326B2FC9953F40EE249CBDEB0C4EEA880102B678B62F032ADA360F9F201556122EDF0D58A6A60431394FF988B06C0000D03CD97C6141776DC9791C4BAE08743ED4986F40B005980CFE4B30BC57BEE2CE7053D3DA5BA12E9593DA85D7B4BD0C674214851A7F86A0616479D3AE95FBA6ABBE1067F497FB38D04D4BA19C86FEC7CCC9AD682415DD051DF0C74E9A6FF55028945E081942B34964B730FDE5A6A96711A237840ACD83AE501FF055939F10B845BA0D065D9BF0B;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h4FAD6597905AF4F1B6A749D4572D8CFF81C8FA5F9A22577D906A98CC0645DE0110C9FEA86B9AD7884C76C913A86617E2BF31B6A8BB04B5E1289899749E2685E42D228C8CC43A4EEDEE679C04AF506D9461F1B81843D14E14EA987EC8FB7C0FCB45823DBBFDB7BCF2EE0FBE00C1FF999379EA6E8D98B39298025DD64809FD04C2B7DF49D227B2502FC8513FB5A53D01D8D2C791E51DF626E79C6114BEABCBAF8FF7330DA237F6069EA60D7736CF00B519CFDBA87631732ADCCB8508C8FB8855C1AFA2184172B153EC3246F10AE058167EED0BBED1770C5453B2CF798AA5F899143F3E4669B368641545A700B40E1FCFE1A4266651BDC869DE30D2994359BD0D95;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h98BBAE851CD45E913AB407142C49BD410E26B854E06D93D9E0E0E018549CB209E2E0F7A4ED2807D108C55C816C2D74CAF300D688109D1CD36FEF825DAE0A73B3C0516E4B8E8705FF290FEA3C8DB6AD739326F48F0CBFE470C302ABC15DBB192D0EDC5D8027614B81A21F228DDB4B1C1FF99E353BE32730A9205FE5A7C39D46DDF580184CFB2DF918B673F8EAA729418F1125D61B9D3141C768887CBB9FBC442A65925E5911B47102C91A08E61D1FD37A77F839D9D052D1A58563A3A880E438AC853934F38FABFB553B82CE1E82BF2A0E28AEDA3FA1D3B807DB501A711C026B7853C18E97653C4902F30A7134F6DA7E20FD1CB88D62F4081A6E7602384910DD0A;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h84ADFA0A4D1126853CF4A4E60607F6F572FB66D79D8842C07A589DAAAD2E79859796E278E63A5FAC0B469443FFAE74A18295EE4E1A8BB1E91BE307E87AC24AF639E8F3DDFE77D329C3964FACBB99723610E387D84920070B9E449C9CF8FB5B5E2178DABCB90873241EEDFAF38F27814BACDB269D6DDA6E8F3ADDF05232CC2FB1F7FF6812B3726630C20A4A9CFA71CDB811388D8EE40A2FF640F9841A364B92171F8657408FDDDA7BB14834BE52E710DF9D1A483341311660E502E9224C095270770673C4687368DF29C9FAFEB32DAAA3DDF2EB15201062106EC4B5CA32DFEA4C446C8C829E8A8D5002F5504401FC034262201042A80F9580FFAC9162000002BA;
// synopsys translate_on

// Location: LCCOMB_X49_Y59_N24
cycloneive_lcell_comb \inst|dataStorage[1]~4 (
// Equation(s):
// \inst|dataStorage[1]~4_combout  = (\SW17~input_o  & (((\inst|dataStorage [1])))) # (!\SW17~input_o  & ((\inst|dataStorage[9]~0_combout  & (\inst|rom|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (!\inst|dataStorage[9]~0_combout  & 
// ((\inst|dataStorage [1])))))

	.dataa(\SW17~input_o ),
	.datab(\inst|rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\inst|dataStorage [1]),
	.datad(\inst|dataStorage[9]~0_combout ),
	.cin(gnd),
	.combout(\inst|dataStorage[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[1]~4 .lut_mask = 16'hE4F0;
defparam \inst|dataStorage[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y59_N25
dffeas \inst|dataStorage[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataStorage[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataStorage [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataStorage[1] .is_wysiwyg = "true";
defparam \inst|dataStorage[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y59_N12
cycloneive_lcell_comb \inst|dataToInterface~4 (
// Equation(s):
// \inst|dataToInterface~4_combout  = (\inst|dataStorage[9]~0_combout  & (((\inst|rom|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # (!\inst|dataStorage[9]~0_combout  & ((\inst|LessThan0~0_combout  & (\inst|dataStorage [1])) # 
// (!\inst|LessThan0~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\inst|dataStorage [1]),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|dataToInterface~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface~4 .lut_mask = 16'hE2F0;
defparam \inst|dataToInterface~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y59_N13
dffeas \inst|dataToInterface[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataToInterface~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(\inst|dataToInterface[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataToInterface [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataToInterface[1] .is_wysiwyg = "true";
defparam \inst|dataToInterface[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y59_N31
dffeas \inst|codecInt|reg_data[1] (
	.clk(\inst|dataEnable~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|dataToInterface [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|reg_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|reg_data[1] .is_wysiwyg = "true";
defparam \inst|codecInt|reg_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N30
cycloneive_lcell_comb \inst|codecInt|Mux0~1 (
// Equation(s):
// \inst|codecInt|Mux0~1_combout  = (\inst|codecInt|Mux0~0_combout  & (((\inst|codecInt|reg_data [1]) # (!\inst|codecInt|data_index [2])))) # (!\inst|codecInt|Mux0~0_combout  & (\inst|codecInt|reg_data [9] & ((\inst|codecInt|data_index [2]))))

	.dataa(\inst|codecInt|Mux0~0_combout ),
	.datab(\inst|codecInt|reg_data [9]),
	.datac(\inst|codecInt|reg_data [1]),
	.datad(\inst|codecInt|data_index [2]),
	.cin(gnd),
	.combout(\inst|codecInt|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|Mux0~1 .lut_mask = 16'hE4AA;
defparam \inst|codecInt|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \inst|rom|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(gnd),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|addrOut [12],\inst|memoInt|addrOut [11],\inst|memoInt|addrOut [10],\inst|memoInt|addrOut [9],\inst|memoInt|addrOut [8],\inst|memoInt|addrOut [7],\inst|memoInt|addrOut [6],\inst|memoInt|addrOut [5],\inst|memoInt|addrOut [4],\inst|memoInt|addrOut [3],\inst|memoInt|addrOut [2],
\inst|memoInt|addrOut [1],\inst|memoInt|addrOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .init_file = "initialization.hex";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "audioProcessor:inst|romMemory:rom|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hBEB5BAD7F38859AB800CED4738A0B7580CEC8C4617A7BE907422B35F26CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333FF1846B7EA50525B591E66BEB282B2DADAFA65F5941596E4D7D327A9A0E9B366BEB33D4D024D9B65F599E64816CCD32DACAFA640B666937C4D7D362537159B766B6B392928AC9BA75B594959464CCD32DA9A6ECA366A6B97C4D324D1B25359BB66996685329ACC9B64CB642;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h9946456D326532149B366B2BB3A9B8CCD9A359599CDC92C63279358609C32C0C2FE65017B9CE003E878E21520787E627DE8F9D2F33C33C42CB82D68D01691DEA2BD4472B96AB6ECE1D2F5A42A9AB6844D38E271C389B73E8FE70FDE41CD868C87D90D33CDEC5264A2C9A99D5AA5AABB6694835300BE56602C8218FC7F95153287B080DC9B0EC55BF18EADDC9B8671AF0B4C6D507610E926F8CBF55D9539E0E95942D05CF9EC0B4D8F001E6890BEDAE201575DF612CF8F26D0C74AC19557EAE5D1B021087372F247843A6AB3AC7EB042FABCB50ADD6301CC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801C7F9A5CEADBE56A06AD6752AFD529F2D50352B7A567CAD4FAAD8175198AD3E5A6FD5280AA58D52BF25A7CAD4054ACEA55FAB53E5A62695664A4DD4ABF55A02A96314AECB69BAB51156B1AB56E494D94A88A950D6B3756AECB48CD2986D6B3A9366A946552C6A95996D3356A72AD4352C8CD2B9AD3395AA1A52C6ADD892D39A5B0DA563524CD5A9EAB502D94CECDB966E0ACCC66720AF16130D9A78BC7028AFF52BFD7A3DCD7FF78F866BE08201D17E739F3E8BE6A2230DCC99D0A7;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h4669D2F294B6AEEF6BA1AAB90A5C4E94969DC27348F4EE3B3A49C0F5DE046BF89BFFF49C4E9C7DA8221308980AA7DD492313F065F06684DC62C304B70FDCF9D0F00B33ED8F3597F56EED12450CC209D4D75B3615D5F0F934AEFEEE75DA05666071211E126B99523EFF4199F2FA33FCEE4E2FBA0F24849DEBAFDA932515722B8B3B3DC3619DC1C74EEC02F69E337FB19CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C67200000186;
// synopsys translate_on

// Location: LCCOMB_X49_Y59_N20
cycloneive_lcell_comb \inst|dataStorage[8]~13 (
// Equation(s):
// \inst|dataStorage[8]~13_combout  = (\SW17~input_o  & (((\inst|dataStorage [8])))) # (!\SW17~input_o  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (!\inst|dataStorage[9]~0_combout  & 
// (\inst|dataStorage [8]))))

	.dataa(\SW17~input_o ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [8]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\inst|dataStorage[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[8]~13 .lut_mask = 16'hF4B0;
defparam \inst|dataStorage[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y59_N21
dffeas \inst|dataStorage[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataStorage[8]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataStorage [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataStorage[8] .is_wysiwyg = "true";
defparam \inst|dataStorage[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y59_N30
cycloneive_lcell_comb \inst|dataToInterface~13 (
// Equation(s):
// \inst|dataToInterface~13_combout  = (\inst|dataStorage[9]~0_combout  & (((\inst|rom|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (!\inst|dataStorage[9]~0_combout  & ((\inst|LessThan0~0_combout  & (\inst|dataStorage [8])) # 
// (!\inst|LessThan0~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\inst|dataStorage [8]),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|LessThan0~0_combout ),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\inst|dataToInterface~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface~13 .lut_mask = 16'hEF20;
defparam \inst|dataToInterface~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y59_N31
dffeas \inst|dataToInterface[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataToInterface~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(\inst|dataToInterface[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataToInterface [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataToInterface[8] .is_wysiwyg = "true";
defparam \inst|dataToInterface[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N6
cycloneive_lcell_comb \inst|codecInt|reg_data[8]~feeder (
// Equation(s):
// \inst|codecInt|reg_data[8]~feeder_combout  = \inst|dataToInterface [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|dataToInterface [8]),
	.cin(gnd),
	.combout(\inst|codecInt|reg_data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|reg_data[8]~feeder .lut_mask = 16'hFF00;
defparam \inst|codecInt|reg_data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y59_N7
dffeas \inst|codecInt|reg_data[8] (
	.clk(\inst|dataEnable~clkctrl_outclk ),
	.d(\inst|codecInt|reg_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|reg_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|reg_data[8] .is_wysiwyg = "true";
defparam \inst|codecInt|reg_data[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \inst|rom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(gnd),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|addrOut [12],\inst|memoInt|addrOut [11],\inst|memoInt|addrOut [10],\inst|memoInt|addrOut [9],\inst|memoInt|addrOut [8],\inst|memoInt|addrOut [7],\inst|memoInt|addrOut [6],\inst|memoInt|addrOut [5],\inst|memoInt|addrOut [4],\inst|memoInt|addrOut [3],\inst|memoInt|addrOut [2],
\inst|memoInt|addrOut [1],\inst|memoInt|addrOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .init_file = "initialization.hex";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "audioProcessor:inst|romMemory:rom|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h511194C7394447C68DBBB29054D52F471B4E988A840E0F13E9B88D96AECC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438EB18C67318C6398078E318E0763988C63838C66339CE6158C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60332024C803DD913CAB27062B5EBABCDC8FFBE60BFA4C41AB54D2A8810E7F20E097910C70CB487C1EC4BAFDC031FD427FFD12D2041DBBFD1695022AB7CCC8FA8D7EB8FEBCE7ED6FABA88DC200F10F42047CEA0DFD9753E06A81C5550745249252524F392064175B9879A9394BE3;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h2F5982CFCD7793266D81DC477D4908FECE4D20C8226CF0A013E3DA340C08217D69BC7AB999C2A3BB53C2AE0D54ED13F7ACC8188E53B4B613C8A9FEDCEDDB24DA01120DB76DEE1906AC592282B2DB8035F96C21E76DB3AD186BB50F4FCBA0DFC2409ACA259436E01F54AA20BA2BE75A36926221E6D78F0D64D0F2C31F1C9F00B391314ED4DD98D498268EABBD89EEB1B6F5049E23CEE7372DA44659BD1901491739A85151DCA19164AA2ACD4F36403AA703393DCF611FA43D6B0C725D9926D8813E17D61DA62926792FDEA825E5CF1D986EBDC359BAAD5B8885C295638E0F19C66318D0B181CE55AC63398C6631DC66719C663398E6738C4E6398C1C65E94E631;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE758C70E1C6318C0E7288CD5A98CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C6792DE65DBAC819D859A650810806B88AFBCC738E5F8E14A78D4403B5BD8422CD5460BF35348C79768816222530D7D33532864329643F34DFB3482DF0185CB09736EA0B583233A7D279CC505A279CE5C3E077BEDE535937C379E32AE61996C6CC9EEC93131F5306A2F9CB2738DE41421C7C909AEB6749BE3024A9281434A1500D68CDF60046C45CA377A643A359559419431D14D5E854B75F55EF12513BEC337F84EB221B742A4E2FE1EC27710751A2C946BB4A40A57054D85AF486A0B7;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hE4E0D20D8AF26063C774432AACDFD74FC936344BB4090E6BDF99173F4D552A998CEE28426337E8DC34A7681467C0878F3C816AD8219495562B95E324BC4F789796EBF49D2FB349736EA10017B8F4BBAA27EC51906243376220ECAA9C7A2892411E3B9EBFEBAD9C7943E9E50A10D61CF39E04D2AD2A18FEFF5BC596F88E7A84EC3A6E364655D06A54D075AE252DFE48BD76BB1980C6638CE718E186303018E6139CE6318E638C731998E633549531861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CD5318CE6339CCE63188C67200000360;
// synopsys translate_on

// Location: LCCOMB_X49_Y59_N2
cycloneive_lcell_comb \inst|dataStorage[4]~14 (
// Equation(s):
// \inst|dataStorage[4]~14_combout  = (\SW17~input_o  & (((\inst|dataStorage [4])))) # (!\SW17~input_o  & ((\inst|dataStorage[9]~0_combout  & (\inst|rom|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (!\inst|dataStorage[9]~0_combout  & 
// ((\inst|dataStorage [4])))))

	.dataa(\SW17~input_o ),
	.datab(\inst|rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(\inst|dataStorage [4]),
	.datad(\inst|dataStorage[9]~0_combout ),
	.cin(gnd),
	.combout(\inst|dataStorage[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[4]~14 .lut_mask = 16'hE4F0;
defparam \inst|dataStorage[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y59_N3
dffeas \inst|dataStorage[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataStorage[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataStorage [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataStorage[4] .is_wysiwyg = "true";
defparam \inst|dataStorage[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y59_N0
cycloneive_lcell_comb \inst|dataToInterface~14 (
// Equation(s):
// \inst|dataToInterface~14_combout  = (\inst|dataStorage[9]~0_combout  & (((\inst|rom|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) # (!\inst|dataStorage[9]~0_combout  & ((\inst|LessThan0~0_combout  & (\inst|dataStorage [4])) # 
// (!\inst|LessThan0~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\inst|dataStorage [4]),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|dataToInterface~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface~14 .lut_mask = 16'hE2F0;
defparam \inst|dataToInterface~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y59_N1
dffeas \inst|dataToInterface[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataToInterface~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(\inst|dataToInterface[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataToInterface [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataToInterface[4] .is_wysiwyg = "true";
defparam \inst|dataToInterface[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N16
cycloneive_lcell_comb \inst|codecInt|reg_data[4]~feeder (
// Equation(s):
// \inst|codecInt|reg_data[4]~feeder_combout  = \inst|dataToInterface [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|dataToInterface [4]),
	.cin(gnd),
	.combout(\inst|codecInt|reg_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|reg_data[4]~feeder .lut_mask = 16'hFF00;
defparam \inst|codecInt|reg_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y59_N17
dffeas \inst|codecInt|reg_data[4] (
	.clk(\inst|dataEnable~clkctrl_outclk ),
	.d(\inst|codecInt|reg_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|reg_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|reg_data[4] .is_wysiwyg = "true";
defparam \inst|codecInt|reg_data[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \inst|rom|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(gnd),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|addrOut [12],\inst|memoInt|addrOut [11],\inst|memoInt|addrOut [10],\inst|memoInt|addrOut [9],\inst|memoInt|addrOut [8],\inst|memoInt|addrOut [7],\inst|memoInt|addrOut [6],\inst|memoInt|addrOut [5],\inst|memoInt|addrOut [4],\inst|memoInt|addrOut [3],\inst|memoInt|addrOut [2],
\inst|memoInt|addrOut [1],\inst|memoInt|addrOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .init_file = "initialization.hex";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "audioProcessor:inst|romMemory:rom|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h2EC89BA626F94F5CDEB73BA68AF68ABAA2B32FA825C98B02FE678007E6CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333FF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0003FFF00007FFE0001FFFC0003FFF0000FFFE0001FFFC0007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0001FFF80003FFF0000FFFE0001FFFC0007FF;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0001FFF80007FFF0000FFFE0001FFF80007FFF0000FFFE0003FFF80007FFF0001FFFC0F03FFF8080FC7E0FC1F87C1F07C1F07F0F83E1FC3E0787FC7C0F0FE0E01C3FE1C0387F8700F1FF8E01E3FE38038FFC70073FF1C01C71E38039FF8C3863CF38F1CF1E63E39C39CFC670733F99C1CCFE6603B3FCC8066E3933CDB032DFDAC66D73B53E548134C6AAF1AA756BFA6DAAD42A765729D64F55622EC6E53CA5824A76ABFA361B500AC7D9BFEBE06130E08003FF9CC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801FFFF80000FFFFC0000FFFF800007FFFC00007FFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF80001FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFE00003FFFE00003FFFF00003FFFF00001FFFF80001FFFF80000FFFFC0000FFFF800007FFFC0000FFFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF00001FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFE00003FFFE03E03F;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFF00C03F87F03F81FC3F81F81F01F83FE0F80F83FC0F00783FF07803C3FF0F003C3FFC7801E1FF87800E1FFC7000F1FFC380071FFE380071FFE38FC71E1E38FC71C0E31FE3180739FF3980391C3998F19B80C99FCDB1E6D9872B3FB6B00A9604AA7E5537B553F2964C9961D24C2A2DCE9A7396B04933B2A9192500AA27B6AFF5B3C2CD8C4BC3DE6F83030003FFF319CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C67200000266;
// synopsys translate_on

// Location: LCCOMB_X49_Y59_N8
cycloneive_lcell_comb \inst|dataStorage[12]~15 (
// Equation(s):
// \inst|dataStorage[12]~15_combout  = (\SW17~input_o  & (((\inst|dataStorage [12])))) # (!\SW17~input_o  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (!\inst|dataStorage[9]~0_combout  
// & (\inst|dataStorage [12]))))

	.dataa(\SW17~input_o ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [12]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\inst|dataStorage[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[12]~15 .lut_mask = 16'hF4B0;
defparam \inst|dataStorage[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y59_N9
dffeas \inst|dataStorage[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataStorage[12]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataStorage [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataStorage[12] .is_wysiwyg = "true";
defparam \inst|dataStorage[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y59_N22
cycloneive_lcell_comb \inst|dataToInterface~15 (
// Equation(s):
// \inst|dataToInterface~15_combout  = (\inst|dataStorage[9]~0_combout  & (((\inst|rom|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (!\inst|dataStorage[9]~0_combout  & ((\inst|LessThan0~0_combout  & (\inst|dataStorage [12])) # 
// (!\inst|LessThan0~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\inst|dataStorage [12]),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|LessThan0~0_combout ),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.combout(\inst|dataToInterface~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface~15 .lut_mask = 16'hEF20;
defparam \inst|dataToInterface~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y59_N23
dffeas \inst|dataToInterface[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataToInterface~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(\inst|dataToInterface[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataToInterface [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataToInterface[12] .is_wysiwyg = "true";
defparam \inst|dataToInterface[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y59_N19
dffeas \inst|codecInt|reg_data[12] (
	.clk(\inst|dataEnable~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|dataToInterface [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|reg_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|reg_data[12] .is_wysiwyg = "true";
defparam \inst|codecInt|reg_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N18
cycloneive_lcell_comb \inst|codecInt|Mux0~7 (
// Equation(s):
// \inst|codecInt|Mux0~7_combout  = (\inst|codecInt|data_index [3] & ((\inst|codecInt|reg_data [4]) # ((\inst|codecInt|data_index [2])))) # (!\inst|codecInt|data_index [3] & (((\inst|codecInt|reg_data [12] & !\inst|codecInt|data_index [2]))))

	.dataa(\inst|codecInt|data_index [3]),
	.datab(\inst|codecInt|reg_data [4]),
	.datac(\inst|codecInt|reg_data [12]),
	.datad(\inst|codecInt|data_index [2]),
	.cin(gnd),
	.combout(\inst|codecInt|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|Mux0~7 .lut_mask = 16'hAAD8;
defparam \inst|codecInt|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \inst|rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(gnd),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|addrOut [12],\inst|memoInt|addrOut [11],\inst|memoInt|addrOut [10],\inst|memoInt|addrOut [9],\inst|memoInt|addrOut [8],\inst|memoInt|addrOut [7],\inst|memoInt|addrOut [6],\inst|memoInt|addrOut [5],\inst|memoInt|addrOut [4],\inst|memoInt|addrOut [3],\inst|memoInt|addrOut [2],
\inst|memoInt|addrOut [1],\inst|memoInt|addrOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "initialization.hex";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audioProcessor:inst|romMemory:rom|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hBD36472DA0497D071AFD4834753D4E48A6484620B1B5103C043698D52D544ADB01E0F72C002B81D39DB4D2831D5C1507EC9ABE77F709E26B72869610CFAAEA9084C6C9BFBBCB44A4E4861D91B59B24E551B0C8C6D0ABA9278CA01A5314D9F1405F92775B6E936732DD6AFA48EE3024D62EEA540D0E0718549007C8F4E7B802626C7E3B1FE04AF0770B199A1E8110F110838D191E08191655ECE66B19A1AEC9698A72479A914E3BB21C289E18321B2B6F7B894689743CFFD43874F065E7AB78F7665C4477CCAF915D3601616FA746EC16FB8747A580AF88F0D45B0986765D2804E7C390907F1E9D966905FD54700FE973C9BD732A380C19613B325E69B516192F;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h710B15C97B0192DDBC9E9A24F93433381529E47BAB1DB11A10E41D61B8DD85B354F24E777ED5CCEBB23B1D862FC13FDA64511F5B29FA4EDB8E51F6D761210A5506D9AA51806AB436526981A125F95C3823F25F34EA856A5F98D301A7140DC0ABBF60BED84537E79CE474F867DDD87061DBB2497085BAF1FA5CAD3FAB5A0B6399CC472136263FD6439AA66C351882A40939CA6B6322C52EFD6DEE2C3F233B2C8DA02A0FEF207434668CC1E9D2024FCF60AF72001B8BDA4D34616BCB8564CBA77B089BCD253FFA12B15F5FCCF84308C6A6332CCED290367ADD7A840EC65245D32A40702D512073B61118FEC89486425542B07FE49AC4628E0869E6C370DB1CDCD1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hF8B0A0AFD6C35BB1D1E814D6E1BDA981CC91F4050D1705D21A9ECCF02069195FCA3C1D8863961F9E0C05F57F357BB149B58426C5B1C4B3671B3E4B886D8A32966D7470CCCC659BA41D86AE40276CBB65BB8122AD4B57A772E859AAC6A09B6E6DBB82BA7730C4F6FF1C84F9CB974C399F650B8C721629ADFA3F8C0CFC8C94D11F4D54D435327E271BB27D133D3CBB28B108687163378B7864AB34474AE5250C7A5AEAC7234787E52B03D3ED013C9FB77C9CAB6745197746D304AA1FE1AA348879A4BA01A4DF25068C6BB8F7D961431FDBA2E0260C0309CAE1473096A295B8AEEED52CBA6D8489DA7A384F97780BBEE6FD5B627BDA2074FDFBBB79A5AA7C44EBB3;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hE6B0BA2DAB102B20B8C56886B8896AD0B94166E8E631053F0E39E7ACAAF717821A7034EFC93D677D9F53BE2FE135A37F772C46C8144FECB68F11FB2791ECCA0C084C755441F1E0D3CB6E109B7C14084A644B237D08FEFF79E988AA352D94B259E2B41ABB6FB5BA5FCD7521F3FD8F5EFF007BEC5C5FD250641BA6498E5A255EDB6576913DE5CD40E4AB679F89291AC678B13919B07A5B3BA49E2D072001827C86836EC71E7773A485D60DBA760EF0C2E39F9657C888CF88AE39D1448FE00FA0021FA5A281E25AAA426AADFCAA0B92412747A0697E9213AA04048FA6D1C305B07C0456E28F355F13844318E4050B07509C3DDB4C26E5BF3AB19E6E7512000002B2;
// synopsys translate_on

// Location: LCCOMB_X49_Y59_N14
cycloneive_lcell_comb \inst|dataStorage[0]~16 (
// Equation(s):
// \inst|dataStorage[0]~16_combout  = (\SW17~input_o  & (((\inst|dataStorage [0])))) # (!\SW17~input_o  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (!\inst|dataStorage[9]~0_combout  & 
// (\inst|dataStorage [0]))))

	.dataa(\SW17~input_o ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [0]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\inst|dataStorage[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[0]~16 .lut_mask = 16'hF4B0;
defparam \inst|dataStorage[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y59_N15
dffeas \inst|dataStorage[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataStorage[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataStorage [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataStorage[0] .is_wysiwyg = "true";
defparam \inst|dataStorage[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y59_N28
cycloneive_lcell_comb \inst|dataToInterface~16 (
// Equation(s):
// \inst|dataToInterface~16_combout  = (\inst|dataStorage[9]~0_combout  & (\inst|rom|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (!\inst|dataStorage[9]~0_combout  & ((\inst|LessThan0~0_combout  & ((\inst|dataStorage [0]))) # 
// (!\inst|LessThan0~0_combout  & (\inst|rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\inst|rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [0]),
	.datad(\inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|dataToInterface~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface~16 .lut_mask = 16'hB8AA;
defparam \inst|dataToInterface~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y59_N29
dffeas \inst|dataToInterface[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataToInterface~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(\inst|dataToInterface[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataToInterface [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataToInterface[0] .is_wysiwyg = "true";
defparam \inst|dataToInterface[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y59_N29
dffeas \inst|codecInt|reg_data[0] (
	.clk(\inst|dataEnable~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|dataToInterface [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|reg_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|reg_data[0] .is_wysiwyg = "true";
defparam \inst|codecInt|reg_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N28
cycloneive_lcell_comb \inst|codecInt|Mux0~8 (
// Equation(s):
// \inst|codecInt|Mux0~8_combout  = (\inst|codecInt|Mux0~7_combout  & (((\inst|codecInt|reg_data [0]) # (!\inst|codecInt|data_index [2])))) # (!\inst|codecInt|Mux0~7_combout  & (\inst|codecInt|reg_data [8] & ((\inst|codecInt|data_index [2]))))

	.dataa(\inst|codecInt|reg_data [8]),
	.datab(\inst|codecInt|Mux0~7_combout ),
	.datac(\inst|codecInt|reg_data [0]),
	.datad(\inst|codecInt|data_index [2]),
	.cin(gnd),
	.combout(\inst|codecInt|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|Mux0~8 .lut_mask = 16'hE2CC;
defparam \inst|codecInt|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \inst|rom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(gnd),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|addrOut [12],\inst|memoInt|addrOut [11],\inst|memoInt|addrOut [10],\inst|memoInt|addrOut [9],\inst|memoInt|addrOut [8],\inst|memoInt|addrOut [7],\inst|memoInt|addrOut [6],\inst|memoInt|addrOut [5],\inst|memoInt|addrOut [4],\inst|memoInt|addrOut [3],\inst|memoInt|addrOut [2],
\inst|memoInt|addrOut [1],\inst|memoInt|addrOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .init_file = "initialization.hex";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "audioProcessor:inst|romMemory:rom|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h187AE11648AD0A001EA7968659825CBAA87F8699EB24E5E17C0036B986CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C603339979AD2E7D2E5654B8AF3EB5B1F447A93B66018E13EDED721737C0979EB88FE138458442F0BC6271D00C2D299B1B2C3DFF91BE0CD0D98EBA808484597AF5E143FC9BEAC62D90C26344F0D5CF6B3E0B60E97F8AF7470C65E656CC883821E3C0F7C1659E4AF816E6E8FB37826;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hC1408C5282990D30FF2B00DB2437D17C39E6E737F64713E54E20024C0A4CEAC10B0C1A3AC9C8C125CD27A24C13EEA15AA07C0E060CC078A4BA8D43EA1192BAF0BE2C71C5C23CE97CD707779578377C95EAE49C4696B8FDF1F0516DC868779DF2F769E528D954F5F6B590DC45B64878C3F0F8C934F136D99669F26D8387CA11254274DDE03DA2F9CBF702D166A020C69ABE3DBCA9AB98D2529CD521591EBF04F9E72CEA0F2F250E1BF9931BF73F69CD5E6C62F2C3B1784BB334D6073DF36945631141BA9531519F8A6864CE5EA8690F716463B5A6F8593EC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C6787965B08E4AD77485A37347B59429D4487A6B601C9F2CDF1441C28FADA5624BDB6ADCDCB9CB69FB9C2D8A9A0188F7D73435FE13700F535C345AED55254708367DEFF44A92ED7E5BA82A0A4E72B6B1202A2BD4F2B9846546A9D1F612853DF95D24A6F91529BD4022559D948F7578835E4CA90E57B78A941EA3212B42D2BF3AB050AA1F546892A32646CFD48C9133AFF6240B51040F0C05E5617AAF9A2A396C9267EFC5E1B6428E3E575F3307AE9E750C530DC5F191BECB581B98868A81;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h510AA75391CA03282CDF862CC99EA48099655FA86AFC7A7C2E6B40F64182183890ECDF12F6B4CB9B14D73B67CFB894F750FFF23F2B99F3C775062297EE8A1E7D3F03EA5C4FCF4494972BB1966D9662858FC232608E9D7A9D288C06C0371560388894A43A59FC82509C7F6C66B505C51816D70D95477B12BEA8E53D21A928671279121B5A34753447D8536E3BAFD9649CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C67200000078;
// synopsys translate_on

// Location: LCCOMB_X49_Y60_N0
cycloneive_lcell_comb \inst|dataStorage[6]~5 (
// Equation(s):
// \inst|dataStorage[6]~5_combout  = (\inst|dataStorage[9]~0_combout  & ((\SW17~input_o  & ((\inst|dataStorage [6]))) # (!\SW17~input_o  & (\inst|rom|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # (!\inst|dataStorage[9]~0_combout  & 
// (((\inst|dataStorage [6]))))

	.dataa(\inst|dataStorage[9]~0_combout ),
	.datab(\inst|rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\inst|dataStorage [6]),
	.datad(\SW17~input_o ),
	.cin(gnd),
	.combout(\inst|dataStorage[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[6]~5 .lut_mask = 16'hF0D8;
defparam \inst|dataStorage[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y60_N1
dffeas \inst|dataStorage[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataStorage[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataStorage [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataStorage[6] .is_wysiwyg = "true";
defparam \inst|dataStorage[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y59_N6
cycloneive_lcell_comb \inst|dataToInterface~5 (
// Equation(s):
// \inst|dataToInterface~5_combout  = (\inst|LessThan0~0_combout  & ((\inst|dataStorage[9]~0_combout  & (\inst|rom|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (!\inst|dataStorage[9]~0_combout  & ((\inst|dataStorage [6]))))) # 
// (!\inst|LessThan0~0_combout  & (((\inst|rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\inst|LessThan0~0_combout ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\inst|dataStorage [6]),
	.cin(gnd),
	.combout(\inst|dataToInterface~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface~5 .lut_mask = 16'hF2D0;
defparam \inst|dataToInterface~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y59_N7
dffeas \inst|dataToInterface[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataToInterface~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(\inst|dataToInterface[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataToInterface [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataToInterface[6] .is_wysiwyg = "true";
defparam \inst|dataToInterface[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y59_N30
cycloneive_lcell_comb \inst|codecInt|reg_data[6]~feeder (
// Equation(s):
// \inst|codecInt|reg_data[6]~feeder_combout  = \inst|dataToInterface [6]

	.dataa(gnd),
	.datab(\inst|dataToInterface [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|codecInt|reg_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|reg_data[6]~feeder .lut_mask = 16'hCCCC;
defparam \inst|codecInt|reg_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y59_N31
dffeas \inst|codecInt|reg_data[6] (
	.clk(\inst|dataEnable~clkctrl_outclk ),
	.d(\inst|codecInt|reg_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|reg_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|reg_data[6] .is_wysiwyg = "true";
defparam \inst|codecInt|reg_data[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \inst|rom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(gnd),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|addrOut [12],\inst|memoInt|addrOut [11],\inst|memoInt|addrOut [10],\inst|memoInt|addrOut [9],\inst|memoInt|addrOut [8],\inst|memoInt|addrOut [7],\inst|memoInt|addrOut [6],\inst|memoInt|addrOut [5],\inst|memoInt|addrOut [4],\inst|memoInt|addrOut [3],\inst|memoInt|addrOut [2],
\inst|memoInt|addrOut [1],\inst|memoInt|addrOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .init_file = "initialization.hex";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "audioProcessor:inst|romMemory:rom|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h84B7455927B3C379ED172F43CCFEAA32EEB6B241AA0EEFBD5457CD2C728880D39ECCDC23AF75BFBA8732DE0C504580D09993FC3FF5069E2BE8161772040F3ECB87B7C99302DA45FEE7C670D52799F283AAD105A3E8E0C13BA485ABC21BC7603CCA29807BD315A316688800683067C9F9FE9AAB17BE132D75B001D9193D8D5B09C1908821A387806A8257C4D1D7CDDF40958A08331C6ED3A7DB0BB9CE17ADD61F5532FBE1DB5C9FB049A1C3CE80BF782D3562E5CC0AE257DF928C1AC575CCF493D22075D95A03F554CAFCB9F041D4FA94C11CC2C6970F1651C5A0EA855121ABF9E6919AE480CA8E41A0CA4B03652BB91E6AFA3F6C354FAB7A712B5F8605B9D1D2;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hA85D78B6595FB8DDF5022A39A972CB218A1DDE7F0783582562CAE0B9E1C26C89A2E68CD968432BAECF820CA79A26B4BF235285BCBFEBE121CD8C0963CF83F20647528495F71FEE1CA29DB3E0BCCECDDB714DA3738C8F8D26B4A50419EB0BDBECBBB690AFEF55052F46F8C98AE4EB6785BA45B4FA22E8CEF89A04AEEEF56D44036B5D66661E52F633AB10E14F06AEB35595251FB2E1E10FB4BD268358594BFD2D4F85EECB7BFA8AD1B5716D616EF38186EB653938B82594D7BD82504D4042892423E9CACC36862F73E9E778BA4CA27112CD5699466C99DB9D5B8FE7E4EAE94F6E73C3DE77BCAF988E6869A66E835626EE796C72D17376224BC5F8472266EA2861;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h527B9E41CA05F09468EAD1B2AA5319EBD93D5F44AD2DC8D0F03A216C64710A1CA2AC73E6A269439DC5AE968F99165C13901FBC11B53BE701339828FC4FBE512E9D50E07A9110E4E3F4D4C901EACAEEF40B3D7863A2883D51B2FE6319B8D061581C5E65FA5953DA191C7A263A1BC1103B87EC0F465709B1BB79E09BF81276B0275105F8F8BBCEEE5CA180A5DEAC775E588E42498DE770B0BFC532EE5A0EF9EB5FE2E03E223E7DC25B141FB832515ABAB5885A02A334140A05D463286123F66A525FA244D48D3BA1D1011FEA8D0DDFF580D59000B64DA439BA20C18F00735F6F9CC4AD0DF0BB79D275570290F4DC67B9F6D87CB4779E273608B23E2A2B73B1F4CC;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h2F18C3C2A3969806F49F5216C9FFCD1C1089746D055153E25E394930480E4ACD46F39439682FC47642A7FC0D766BD67B398AD37DD069AB21E812D805DFAAE7F60B660841AB41233FD36EFD46D3224CB8980898F57F4CB726109680D7776ED4C848F5C33C1508AA9FB02BB975D1A541E4421891111FB4E4CD3E01E1E851C2C79825320BAA276F39F0193B027DB428BCC47F7B5830D66D89D76221B2B43013A21F5CECDFBAC46CBF5999F698AECB241612044E208214010734F9C108DF98A3F979D9B534F46318B41C056090B8358CA2C2D4BB07D212D353A860DDDD4C5D77E2CC45DA20AE2A0381C6D8DC7031B401329474A2F84E0A6059BF300A72D2000002DC;
// synopsys translate_on

// Location: LCCOMB_X49_Y59_N10
cycloneive_lcell_comb \inst|dataStorage[2]~8 (
// Equation(s):
// \inst|dataStorage[2]~8_combout  = (\SW17~input_o  & (((\inst|dataStorage [2])))) # (!\SW17~input_o  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (!\inst|dataStorage[9]~0_combout  & 
// (\inst|dataStorage [2]))))

	.dataa(\SW17~input_o ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [2]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\inst|dataStorage[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[2]~8 .lut_mask = 16'hF4B0;
defparam \inst|dataStorage[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y59_N11
dffeas \inst|dataStorage[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataStorage[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataStorage [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataStorage[2] .is_wysiwyg = "true";
defparam \inst|dataStorage[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y59_N24
cycloneive_lcell_comb \inst|dataToInterface~8 (
// Equation(s):
// \inst|dataToInterface~8_combout  = (\inst|LessThan0~0_combout  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (!\inst|dataStorage[9]~0_combout  & (\inst|dataStorage [2])))) # 
// (!\inst|LessThan0~0_combout  & (((\inst|rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\inst|LessThan0~0_combout ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [2]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\inst|dataToInterface~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface~8 .lut_mask = 16'hFD20;
defparam \inst|dataToInterface~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y59_N25
dffeas \inst|dataToInterface[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataToInterface~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(\inst|dataToInterface[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataToInterface [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataToInterface[2] .is_wysiwyg = "true";
defparam \inst|dataToInterface[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y59_N15
dffeas \inst|codecInt|reg_data[2] (
	.clk(\inst|dataEnable~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|dataToInterface [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|reg_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|reg_data[2] .is_wysiwyg = "true";
defparam \inst|codecInt|reg_data[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \inst|rom|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(gnd),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|addrOut [12],\inst|memoInt|addrOut [11],\inst|memoInt|addrOut [10],\inst|memoInt|addrOut [9],\inst|memoInt|addrOut [8],\inst|memoInt|addrOut [7],\inst|memoInt|addrOut [6],\inst|memoInt|addrOut [5],\inst|memoInt|addrOut [4],\inst|memoInt|addrOut [3],\inst|memoInt|addrOut [2],
\inst|memoInt|addrOut [1],\inst|memoInt|addrOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .init_file = "initialization.hex";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "audioProcessor:inst|romMemory:rom|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hE6F2855C5E1589B63ED3EBCDAFA82C4631FE7BA3909F2CE6131A8006E6CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333FF0000F81E3FE38038FFC70071FF1C01C7FF38038FF8E00E3FF9C01C7FC30031FFC600E3FF1801CFFE30031FF8E00E7DF1C01CFFC70071FF8E00E3FE38038F7C70071FF1C01C7BF38038FF8E00E3CF9C01C7FC70031E7CE00E3FF18018F3E30031FF8C00E79F1801CFFC700;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h73C78E00E7FE38038F3C70071FF1C01C79F38038FF8E1063039C30CE0E73E3380CC7C670311F9980363F1300C9FE6CF993FC98C64C3367E49C66CF1260DB7F34C1B4FCD2025B0CAC04A772939A903567B560D5BE55BCAA7CAA02A91AABF2D33553DA586958D4B0D2BF56995A93253AB50CB5F6DBEB2BE9912998ACD1B3115CBECEBACECCF2F4E714FB28F42F8CCFD7602480777FBA00867F1872EF19DF7C393BCD6894F69692233CB9549A223968A25CCE962A44A59C24C4C1B1FD26457626CA660A5659E4D58978F4313E08735FE52AD1316C9E03F09CC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801FFFF83FF0E003C7FF0E00387FF87001C3FF87001C3FFC7801E3FF87801E3FFE3800F1FFC3800F1FFF1C0078FFE1C0070FFF1E0038FFF1E0038FDF8F003C7FF0E003C7EFC7001E3FF87001E3EFE3800E1FFC3800E1F7E3C0071FFE3C0071F3F1C0078FFE1C0078F9F8E003C7FF0E003878F87001C7FF8F001C7C7C7000E3FFC7000E3E3E3800F1FFC380073C0F183831E0F18FE318039C7F19C039CFF19870CC7F8CC00CCF3CCCFE6679E6C7C66E0E6CFF32707267F3260324C1CB6;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h0196739B67896C06523C5A606D6FE5ADF92A7F294736AC1A95CE9560D54FCAAC85558135666AAC3555F9AA81A5D8D5A8CA9506B69E59502B6BF532FD36A15B2FD334CB3B02C7314F1451FAE30CBD87D2BC75D99E8BDBDE126B423285ADFA7D755DC39F88F5E1ED3B67471354CE04D68BCA86D3EFA6E6A5DD356E8890C4326D468FD1B1A73DED591EEA673221BFDD319CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C67200000066;
// synopsys translate_on

// Location: LCCOMB_X48_Y60_N2
cycloneive_lcell_comb \inst|dataStorage[10]~6 (
// Equation(s):
// \inst|dataStorage[10]~6_combout  = (\SW17~input_o  & (((\inst|dataStorage [10])))) # (!\SW17~input_o  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (!\inst|dataStorage[9]~0_combout  
// & (\inst|dataStorage [10]))))

	.dataa(\SW17~input_o ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [10]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\inst|dataStorage[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[10]~6 .lut_mask = 16'hF4B0;
defparam \inst|dataStorage[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y60_N3
dffeas \inst|dataStorage[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataStorage[10]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataStorage [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataStorage[10] .is_wysiwyg = "true";
defparam \inst|dataStorage[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y59_N28
cycloneive_lcell_comb \inst|dataToInterface~6 (
// Equation(s):
// \inst|dataToInterface~6_combout  = (\inst|LessThan0~0_combout  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (!\inst|dataStorage[9]~0_combout  & (\inst|dataStorage [10])))) # 
// (!\inst|LessThan0~0_combout  & (((\inst|rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\inst|LessThan0~0_combout ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [10]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\inst|dataToInterface~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface~6 .lut_mask = 16'hFD20;
defparam \inst|dataToInterface~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y59_N29
dffeas \inst|dataToInterface[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataToInterface~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(\inst|dataToInterface[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataToInterface [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataToInterface[10] .is_wysiwyg = "true";
defparam \inst|dataToInterface[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y59_N8
cycloneive_lcell_comb \inst|codecInt|reg_data[10]~feeder (
// Equation(s):
// \inst|codecInt|reg_data[10]~feeder_combout  = \inst|dataToInterface [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|dataToInterface [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|codecInt|reg_data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|reg_data[10]~feeder .lut_mask = 16'hF0F0;
defparam \inst|codecInt|reg_data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y59_N9
dffeas \inst|codecInt|reg_data[10] (
	.clk(\inst|dataEnable~clkctrl_outclk ),
	.d(\inst|codecInt|reg_data[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|reg_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|reg_data[10] .is_wysiwyg = "true";
defparam \inst|codecInt|reg_data[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \inst|rom|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(gnd),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|addrOut [12],\inst|memoInt|addrOut [11],\inst|memoInt|addrOut [10],\inst|memoInt|addrOut [9],\inst|memoInt|addrOut [8],\inst|memoInt|addrOut [7],\inst|memoInt|addrOut [6],\inst|memoInt|addrOut [5],\inst|memoInt|addrOut [4],\inst|memoInt|addrOut [3],\inst|memoInt|addrOut [2],
\inst|memoInt|addrOut [1],\inst|memoInt|addrOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .init_file = "initialization.hex";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "audioProcessor:inst|romMemory:rom|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h71C71C71C70C31E38038E00F7803FE00FF803FE007F803FE007F8007E6CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333FF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0003FFF00007FFE0001FFFC0003FFF0000FFFE0001FFFC0007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0001FFF80003FFF0000FFFE0001FFFC0007FF;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0001FFF80007FFF0000FFFE0001FFF80007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0003FFF80007FFF0000FFFC0001FFF80007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0003FFFC0007FFF8001FFFE0003FFF8000FFFE0003FFFC0007FFF0001FFFE0003F9FC0C07C1F07E1F01E1FE3C03C7FC70078FF0C00E1FE3803C3FC70060FF0E01C1F83C0701E07FFE0001FFF80001FFE08003FF9CC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801FFFF80000FFFFC0000FFFF800007FFFC00007FFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF80001FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFE00003FFFE00003FFFF00003FFFF00001FFFF80001FFFF80000FFFFC0000FFFF800007FFFC0000FFFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF00001FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFE00003FFFE00003F;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFF00003FFFF00001FFFF80001FFFF80000FFFF80000FFFF800007FFFC0000FFFFC00007FFFE00007FFFE00007FFFF00003FFFF00003FFFF00003FFFF00003FFFF00003FFFF00003FFFF80001FFFF80001FFFF80001FE1FC0780FC07E0FF0F803E1FF87C00F0FFC380070FFE3800707FF1C00707FF1C00787FE0E00781FC0F00F803C0FFFF800007FFF030003FFF319CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C672000001E6;
// synopsys translate_on

// Location: LCCOMB_X48_Y60_N12
cycloneive_lcell_comb \inst|dataStorage[14]~7 (
// Equation(s):
// \inst|dataStorage[14]~7_combout  = (\SW17~input_o  & (((\inst|dataStorage [14])))) # (!\SW17~input_o  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (!\inst|dataStorage[9]~0_combout  
// & (\inst|dataStorage [14]))))

	.dataa(\SW17~input_o ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [14]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\inst|dataStorage[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[14]~7 .lut_mask = 16'hF4B0;
defparam \inst|dataStorage[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y60_N13
dffeas \inst|dataStorage[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataStorage[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataStorage [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataStorage[14] .is_wysiwyg = "true";
defparam \inst|dataStorage[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y59_N14
cycloneive_lcell_comb \inst|dataToInterface~7 (
// Equation(s):
// \inst|dataToInterface~7_combout  = (\inst|LessThan0~0_combout  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # (!\inst|dataStorage[9]~0_combout  & (\inst|dataStorage [14])))) # 
// (!\inst|LessThan0~0_combout  & (((\inst|rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\inst|LessThan0~0_combout ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [14]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\inst|dataToInterface~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface~7 .lut_mask = 16'hFD20;
defparam \inst|dataToInterface~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y59_N15
dffeas \inst|dataToInterface[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataToInterface~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(\inst|dataToInterface[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataToInterface [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataToInterface[14] .is_wysiwyg = "true";
defparam \inst|dataToInterface[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y59_N1
dffeas \inst|codecInt|reg_data[14] (
	.clk(\inst|dataEnable~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|dataToInterface [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|reg_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|reg_data[14] .is_wysiwyg = "true";
defparam \inst|codecInt|reg_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N0
cycloneive_lcell_comb \inst|codecInt|Mux0~2 (
// Equation(s):
// \inst|codecInt|Mux0~2_combout  = (\inst|codecInt|data_index [3] & (((\inst|codecInt|data_index [2])))) # (!\inst|codecInt|data_index [3] & ((\inst|codecInt|data_index [2] & (\inst|codecInt|reg_data [10])) # (!\inst|codecInt|data_index [2] & 
// ((\inst|codecInt|reg_data [14])))))

	.dataa(\inst|codecInt|data_index [3]),
	.datab(\inst|codecInt|reg_data [10]),
	.datac(\inst|codecInt|reg_data [14]),
	.datad(\inst|codecInt|data_index [2]),
	.cin(gnd),
	.combout(\inst|codecInt|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|Mux0~2 .lut_mask = 16'hEE50;
defparam \inst|codecInt|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N14
cycloneive_lcell_comb \inst|codecInt|Mux0~3 (
// Equation(s):
// \inst|codecInt|Mux0~3_combout  = (\inst|codecInt|data_index [3] & ((\inst|codecInt|Mux0~2_combout  & ((\inst|codecInt|reg_data [2]))) # (!\inst|codecInt|Mux0~2_combout  & (\inst|codecInt|reg_data [6])))) # (!\inst|codecInt|data_index [3] & 
// (((\inst|codecInt|Mux0~2_combout ))))

	.dataa(\inst|codecInt|data_index [3]),
	.datab(\inst|codecInt|reg_data [6]),
	.datac(\inst|codecInt|reg_data [2]),
	.datad(\inst|codecInt|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst|codecInt|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|Mux0~3 .lut_mask = 16'hF588;
defparam \inst|codecInt|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \inst|rom|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(gnd),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|addrOut [12],\inst|memoInt|addrOut [11],\inst|memoInt|addrOut [10],\inst|memoInt|addrOut [9],\inst|memoInt|addrOut [8],\inst|memoInt|addrOut [7],\inst|memoInt|addrOut [6],\inst|memoInt|addrOut [5],\inst|memoInt|addrOut [4],\inst|memoInt|addrOut [3],\inst|memoInt|addrOut [2],
\inst|memoInt|addrOut [1],\inst|memoInt|addrOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .init_file = "initialization.hex";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audioProcessor:inst|romMemory:rom|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h87E7649B883A37462C82A15B3856A6A57F14E0716F9F87871A58972526CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333E72BB4E42377248515BD2B626BBB942097F0AF114DDEB136BB85740D6FB2EDD4DD91A02978D76ED6EEAD0C63C25B5A857508F51E1ADA5A3ED447ACD652E35162A2A6AEBB470A4B09B515F7EA3B6A4857A0D69B59DD5E58BC12B48D4EEB72EAE5D4A42BFDAB9F566E55292FC;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h5484D815A89657E25122A2E6647A976A890D16152A6DD4B7489BB174E2C6C308B7ED8DDF19DE80EFB6AB26EAE4DC69511218A330AE65595BB046598992A34FC14841C2BAE7FF945ABCBD60D125749BEBC33FEB70A7C40D318C2DF0B3E0235005B216A3C54B801838DB90807E2BE2582FF1D6F8ACA7FA3DDE03D42FED5D4A94D1B7E534705C5C34230E75A7F2131CB424D48B19185DF7D5C82723F2C13F9DEF1FABAB05A9992ED9B356EE54FBE5D3B5B9B086611A39F165EF56844702FBA91BB9439F9C7AE1CA884344131E5B45C645A03A205BB5E859F4C631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801B60ACCCDE722FC4FCC7D9B8F73E7D179F7A0628F1CBAE628818BDDC46A387D0CC86383E78F747BDE8CF45FBDE018B3F3EF7D8A2F32D43818E31D99821070FBF3DD4666A1BD4C676DF3AE8E7AD1BEA3E7B6030F7CE76F3095EE338637B8C133365A0CD97E7B81CE9427AD8CE8BC63D3998A6466F99C40C1EF1845E497B98470CEF733A264EB413A1F9807B4D2B573BD5AEE51BB568EF33C38C89499054F38F010C20380C26C41EBD04B626038F9C20E884EA2426AE0D282B5243477;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hADB3F3E85333F5D6338581A966F7F45C00AFD1A2C06121E2B7C1419DF1DD1DCDBB1ECC9834BDAE5FB9AF1083609D7FC9946D5BB6B30A581E49F279BE0E325BDC38081D8C5BD0E8A86C44DC350E0B53A5C92457294955D701B442DC5DFD21B358B4BC4F20352F84949ADEAE52D01371CC383077C25EAC3DBF8142B5F7F4185F4D2AFD234308FDCD1E6B993A452B43119CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C672000003E0;
// synopsys translate_on

// Location: LCCOMB_X48_Y60_N30
cycloneive_lcell_comb \inst|dataStorage[7]~9 (
// Equation(s):
// \inst|dataStorage[7]~9_combout  = (\SW17~input_o  & (((\inst|dataStorage [7])))) # (!\SW17~input_o  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (!\inst|dataStorage[9]~0_combout  & 
// (\inst|dataStorage [7]))))

	.dataa(\SW17~input_o ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [7]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\inst|dataStorage[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[7]~9 .lut_mask = 16'hF4B0;
defparam \inst|dataStorage[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y60_N31
dffeas \inst|dataStorage[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataStorage[7]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataStorage [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataStorage[7] .is_wysiwyg = "true";
defparam \inst|dataStorage[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y59_N22
cycloneive_lcell_comb \inst|dataToInterface~9 (
// Equation(s):
// \inst|dataToInterface~9_combout  = (\inst|LessThan0~0_combout  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (!\inst|dataStorage[9]~0_combout  & (\inst|dataStorage [7])))) # 
// (!\inst|LessThan0~0_combout  & (((\inst|rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\inst|LessThan0~0_combout ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [7]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\inst|dataToInterface~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface~9 .lut_mask = 16'hFD20;
defparam \inst|dataToInterface~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y59_N23
dffeas \inst|dataToInterface[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataToInterface~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(\inst|dataToInterface[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataToInterface [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataToInterface[7] .is_wysiwyg = "true";
defparam \inst|dataToInterface[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y59_N18
cycloneive_lcell_comb \inst|codecInt|reg_data[7]~feeder (
// Equation(s):
// \inst|codecInt|reg_data[7]~feeder_combout  = \inst|dataToInterface [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|dataToInterface [7]),
	.cin(gnd),
	.combout(\inst|codecInt|reg_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|reg_data[7]~feeder .lut_mask = 16'hFF00;
defparam \inst|codecInt|reg_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y59_N19
dffeas \inst|codecInt|reg_data[7] (
	.clk(\inst|dataEnable~clkctrl_outclk ),
	.d(\inst|codecInt|reg_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|reg_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|reg_data[7] .is_wysiwyg = "true";
defparam \inst|codecInt|reg_data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \inst|rom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(gnd),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|addrOut [12],\inst|memoInt|addrOut [11],\inst|memoInt|addrOut [10],\inst|memoInt|addrOut [9],\inst|memoInt|addrOut [8],\inst|memoInt|addrOut [7],\inst|memoInt|addrOut [6],\inst|memoInt|addrOut [5],\inst|memoInt|addrOut [4],\inst|memoInt|addrOut [3],\inst|memoInt|addrOut [2],
\inst|memoInt|addrOut [1],\inst|memoInt|addrOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .init_file = "initialization.hex";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audioProcessor:inst|romMemory:rom|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h1D65EA488C3467241C4CE721EA93FBBF260C1A3331641D08B9937416E6CD60C842161C238C67342EDDE8DE0C70475A1D5998A6E94466355E55ABA1C4DAD538CE3187CC3303B529E55A1D06275142AA32E5AB018E4E5601E3A13438B44216D35A14F98078A84AE076B988D6B82AD6632F7B6A02C788D5E1C43001C2AC5C21F302ACC635818D53800E03C71A1D277AA9F63C2560332190E07953AD2C26776224CA61C687FB0B010BD1B39F0F686742CE21527AA5560DEB4234804DA3E6969A3573A397791FDA7345B7548A0E5508BC351559393BC3113F1F9835039A3FA12EFF520EBC214B08979AA09B2E49D86192E583105AC58AC2DCE378AEB62B8D01B84C5B;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hC744828C8FFEE32AE402E4EFB6A632BB3B73172D6D2404CB228AAC2C69409BAF069F17A758B262A140F64C8E4E407F131B4322310D2245A84AA8C540DBEB13F01E1EA0710E18C0E718D59693AD31E3EFD80A2C2B626DB15DDB112514A3435E1EF6952693B1EFE63B846C2A82D8F894B5AFEC5806F4EAA893DBBC38955CA7031A20B0B49740974F88157C046336880CBCC36DC1BA1C637824F4D28819819E875CB08A54E013FD85BBEC967B06A2942988DD10EAB1DBD20C60BCFBF6941FC660AFACC16697EF74D6D6377F2ABE440E7E5FBB3E11315B750190B159FA0B8E0F19D668422604015BE8413B398D6635DD66559706B3BAA6DEE54E6A98C1D7B37FB6B1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h154E3E01C3A9C524638E119D99CF4C63198AA9F2213B7BC82D54E1D6B1AC0FDF6858B5DA5BCE74C7018CC0EF4C6B1C18F004EA0C1F65E9AC653588CAB954A43B6A0AD6782E830DA167BC0367C54FE7768A54C79FEAAC4355195B2191F28FBC49923B5B43FE3275BF4A5D9EFF1E361EDDD21AA25374B67F9BC0A197A416C22E1E67BF83DC1B66D2A63465D704BDA1F23C69F1063D3FBF281E4B7473874FF6A16E843264AFC18D5205093A8F91CE36706DFFCB942533AD335E92F242BA150C44A0F92FD2D930E6F150D479910B7F51C1982DA17503112DB58275407E8F671C87ACEAE801B0B1C89A79AB5D72838E62071AB5701AF1700619BCAA3EDF5FB74E8AB4;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hF9A4E98FC267AB884F115E97A7C9CFF8117198FF20C0679B3A2DEA751FACE1B2677FBD13B45FDB1C46D36DB80519512D7522BCE00921A0DC02F12EB87FAB3EFE24B9A68876EB110D574F196E80297B3DDA00464EBB32082A616C09E2E19E161B076586A4CA13A1A62F7EF9A2AA20B22A5F5A685673A2B902F7FFF0973E08A7A806F5A62357BB962A8CEF864EA1771D47E80B1980C662E4ADD8E186303018E4D2B7B0A4236AA153199AA6330F4FF1A61E0718D6341C01DDEA21C0634216232F16A9845D446318E6C40C60288E318CF958DF89EF6BB21318E060C74696A9C7E21729C38D238E0381C618C71DB1876C694AC8FF42FB79EF6CE68588C672000002E6;
// synopsys translate_on

// Location: LCCOMB_X49_Y59_N18
cycloneive_lcell_comb \inst|dataStorage[3]~12 (
// Equation(s):
// \inst|dataStorage[3]~12_combout  = (\SW17~input_o  & (((\inst|dataStorage [3])))) # (!\SW17~input_o  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (!\inst|dataStorage[9]~0_combout  & 
// (\inst|dataStorage [3]))))

	.dataa(\SW17~input_o ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [3]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\inst|dataStorage[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[3]~12 .lut_mask = 16'hF4B0;
defparam \inst|dataStorage[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y59_N19
dffeas \inst|dataStorage[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataStorage[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataStorage [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataStorage[3] .is_wysiwyg = "true";
defparam \inst|dataStorage[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y59_N16
cycloneive_lcell_comb \inst|dataToInterface~12 (
// Equation(s):
// \inst|dataToInterface~12_combout  = (\inst|dataStorage[9]~0_combout  & (\inst|rom|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (!\inst|dataStorage[9]~0_combout  & ((\inst|LessThan0~0_combout  & ((\inst|dataStorage [3]))) # 
// (!\inst|LessThan0~0_combout  & (\inst|rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\inst|rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|LessThan0~0_combout ),
	.datad(\inst|dataStorage [3]),
	.cin(gnd),
	.combout(\inst|dataToInterface~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface~12 .lut_mask = 16'hBA8A;
defparam \inst|dataToInterface~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y59_N17
dffeas \inst|dataToInterface[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataToInterface~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(\inst|dataToInterface[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataToInterface [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataToInterface[3] .is_wysiwyg = "true";
defparam \inst|dataToInterface[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y59_N23
dffeas \inst|codecInt|reg_data[3] (
	.clk(\inst|dataEnable~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|dataToInterface [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|reg_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|reg_data[3] .is_wysiwyg = "true";
defparam \inst|codecInt|reg_data[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \inst|rom|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(gnd),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|addrOut [12],\inst|memoInt|addrOut [11],\inst|memoInt|addrOut [10],\inst|memoInt|addrOut [9],\inst|memoInt|addrOut [8],\inst|memoInt|addrOut [7],\inst|memoInt|addrOut [6],\inst|memoInt|addrOut [5],\inst|memoInt|addrOut [4],\inst|memoInt|addrOut [3],\inst|memoInt|addrOut [2],
\inst|memoInt|addrOut [1],\inst|memoInt|addrOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .init_file = "initialization.hex";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audioProcessor:inst|romMemory:rom|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h4BA82AB4AB97CB1E8D1DADECA742539FF0D44C18315A82C70D598007E6CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333FF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0003FFF00007FFE0001FFFC0003FFF0000FFFE0201FFFC0007FFF0000FFFE0003FFF80807FFF0001FFFC0403FFF8000FFFE0301FFFC0007FFF0180FFFE0001FFF80C03FFF0000FFFE0601FFFC0007FF;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hF0380FFFE0003FFF80C07FFF0001FFFC0603FFF8000FEFE0FC1FCFC1F07C1F07F0F83E0FC1E0787FC7C0F0FF0E01E3FE1C0387F8700F1FF8E01E3FE38038FFC70073FF1C01C70F30039F7CE3867039878CE0E63E3380CC7C660331F9980363F3301C9FE4C7193FC98064E7367C49C66CF1260DB7F24C1B4FCD2065B1DA60CA7F6B39A5CEA4F2531953E5AC352FDAB04ABBAAC9AAC6AA7B2A0559F54DCA542B6C564733A6273360A2C1B99EBBC60CC173C1E0B943983EAD86793AE81FCBB3B78C5AED611E8DE27F5212C81F59B52038E75CB7208003FF9CC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801FFFF80000FFFFC0000FFFF800007FFFC00007FFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF80001FFFF00001FFFF80001FFFF80200FFFFC0000FFFFC01007FFFE00007FFFE01003FFFE00003FFFE00803FFFF00003FFFF00C01FFFF80001FFFF80600FFFFC0000FFFF807007FFFC0000FFFFC03807FFFE00007FFFE01C03FFFF00003FFFF03F01FC7F01F01F01F07FC1F80F83FC1F00F87FF0F807C3FF0F003C3FF87801E3FF87001E3FFC3800E1FFC3800E3C1F38;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0071F3E387871C079C3C39E0718FE39C01CC7F18C038CFF98C30E67FCCC00CCF7CCC7E2679E663C66607667E36E03367F32601927F92601927F9A4FC9261924FC96C0DADFE528E6A5834A9FA593CAAB0D526352A72B69EA4B869EB09317CFCD89E0817FA49FE5E83D31D229B6EA037BE9E14D5B1723635BE31D8FFFFEE86DEB90D4C0A9739DCC39599D031C03FE3319CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C6720000019E;
// synopsys translate_on

// Location: LCCOMB_X48_Y60_N18
cycloneive_lcell_comb \inst|dataStorage[11]~10 (
// Equation(s):
// \inst|dataStorage[11]~10_combout  = (\SW17~input_o  & (((\inst|dataStorage [11])))) # (!\SW17~input_o  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (!\inst|dataStorage[9]~0_combout  
// & (\inst|dataStorage [11]))))

	.dataa(\SW17~input_o ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [11]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\inst|dataStorage[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[11]~10 .lut_mask = 16'hF4B0;
defparam \inst|dataStorage[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y60_N19
dffeas \inst|dataStorage[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataStorage[11]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataStorage [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataStorage[11] .is_wysiwyg = "true";
defparam \inst|dataStorage[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y59_N0
cycloneive_lcell_comb \inst|dataToInterface~10 (
// Equation(s):
// \inst|dataToInterface~10_combout  = (\inst|LessThan0~0_combout  & ((\inst|dataStorage[9]~0_combout  & (\inst|rom|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (!\inst|dataStorage[9]~0_combout  & ((\inst|dataStorage [11]))))) # 
// (!\inst|LessThan0~0_combout  & (((\inst|rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\inst|LessThan0~0_combout ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\inst|dataStorage [11]),
	.cin(gnd),
	.combout(\inst|dataToInterface~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface~10 .lut_mask = 16'hF2D0;
defparam \inst|dataToInterface~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y59_N1
dffeas \inst|dataToInterface[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataToInterface~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(\inst|dataToInterface[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataToInterface [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataToInterface[11] .is_wysiwyg = "true";
defparam \inst|dataToInterface[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y59_N12
cycloneive_lcell_comb \inst|codecInt|reg_data[11]~feeder (
// Equation(s):
// \inst|codecInt|reg_data[11]~feeder_combout  = \inst|dataToInterface [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|dataToInterface [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|codecInt|reg_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|reg_data[11]~feeder .lut_mask = 16'hF0F0;
defparam \inst|codecInt|reg_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y59_N13
dffeas \inst|codecInt|reg_data[11] (
	.clk(\inst|dataEnable~clkctrl_outclk ),
	.d(\inst|codecInt|reg_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|reg_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|reg_data[11] .is_wysiwyg = "true";
defparam \inst|codecInt|reg_data[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \inst|rom|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(gnd),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|addrOut [12],\inst|memoInt|addrOut [11],\inst|memoInt|addrOut [10],\inst|memoInt|addrOut [9],\inst|memoInt|addrOut [8],\inst|memoInt|addrOut [7],\inst|memoInt|addrOut [6],\inst|memoInt|addrOut [5],\inst|memoInt|addrOut [4],\inst|memoInt|addrOut [3],\inst|memoInt|addrOut [2],
\inst|memoInt|addrOut [1],\inst|memoInt|addrOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .init_file = "initialization.hex";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audioProcessor:inst|romMemory:rom|altsyncram:altsyncram_component|altsyncram_pkb1:auto_generated|ALTSYNCRAM";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h7FC01FF007FC01FF803FE00FF803FE00FF803FE007F803FE007F8007E6CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333FF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0003FFF00007FFE0001FFFC0003FFF0000FFFE0001FFFC0007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0001FFF80003FFF0000FFFE0001FFFC0007FF;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0001FFF80007FFF0000FFFE0001FFF80007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0003FFF80007FFF0000FFFC0001FFF80007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0003FFFC0007FFF8001FFFE0003FFF8000FFFE0003FFFC0007FFF0001FFFE0003FFFC0007FFF0001FFFE0003FFFC0007FFF8000FFFE0003FFFC0007FFE0000FFFC0003FFF00007FFE0001FFF80001FFE08003FF9CC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801FFFF80000FFFFC0000FFFF800007FFFC00007FFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF80001FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFE00003FFFE00003FFFF00003FFFF00001FFFF80001FFFF80000FFFFC0000FFFF800007FFFC0000FFFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF00001FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFE00003FFFE00003F;
defparam \inst|rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFF00003FFFF00001FFFF80001FFFF80000FFFF80000FFFF800007FFFC0000FFFFC00007FFFE00007FFFE00007FFFF00003FFFF00003FFFF00003FFFF00003FFFF00003FFFF00003FFFF80001FFFF80001FFFF80001FFFFC0000FFFFE0000FFFFE00007FFFF00003FFFF00003FFFF00001FFFF00001FFFF80000FFFF80000FFFF80000FFFF800007FFF030003FFF319CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C672000001F8;
// synopsys translate_on

// Location: LCCOMB_X49_Y59_N4
cycloneive_lcell_comb \inst|dataStorage[15]~11 (
// Equation(s):
// \inst|dataStorage[15]~11_combout  = (\SW17~input_o  & (((\inst|dataStorage [15])))) # (!\SW17~input_o  & ((\inst|dataStorage[9]~0_combout  & ((\inst|rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (!\inst|dataStorage[9]~0_combout  
// & (\inst|dataStorage [15]))))

	.dataa(\SW17~input_o ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [15]),
	.datad(\inst|rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\inst|dataStorage[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataStorage[15]~11 .lut_mask = 16'hF4B0;
defparam \inst|dataStorage[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y59_N5
dffeas \inst|dataStorage[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataStorage[15]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataStorage [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataStorage[15] .is_wysiwyg = "true";
defparam \inst|dataStorage[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y59_N26
cycloneive_lcell_comb \inst|dataToInterface~11 (
// Equation(s):
// \inst|dataToInterface~11_combout  = (\inst|dataStorage[9]~0_combout  & (\inst|rom|altsyncram_component|auto_generated|ram_block1a15~portadataout )) # (!\inst|dataStorage[9]~0_combout  & ((\inst|LessThan0~0_combout  & ((\inst|dataStorage [15]))) # 
// (!\inst|LessThan0~0_combout  & (\inst|rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\inst|rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\inst|dataStorage[9]~0_combout ),
	.datac(\inst|dataStorage [15]),
	.datad(\inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst|dataToInterface~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|dataToInterface~11 .lut_mask = 16'hB8AA;
defparam \inst|dataToInterface~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y59_N27
dffeas \inst|dataToInterface[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|dataToInterface~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW17~input_o ),
	.sload(gnd),
	.ena(\inst|dataToInterface[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|dataToInterface [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|dataToInterface[15] .is_wysiwyg = "true";
defparam \inst|dataToInterface[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y59_N21
dffeas \inst|codecInt|reg_data[15] (
	.clk(\inst|dataEnable~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|dataToInterface [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|reg_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|reg_data[15] .is_wysiwyg = "true";
defparam \inst|codecInt|reg_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N20
cycloneive_lcell_comb \inst|codecInt|Mux0~4 (
// Equation(s):
// \inst|codecInt|Mux0~4_combout  = (\inst|codecInt|data_index [3] & (((\inst|codecInt|data_index [2])))) # (!\inst|codecInt|data_index [3] & ((\inst|codecInt|data_index [2] & (\inst|codecInt|reg_data [11])) # (!\inst|codecInt|data_index [2] & 
// ((\inst|codecInt|reg_data [15])))))

	.dataa(\inst|codecInt|data_index [3]),
	.datab(\inst|codecInt|reg_data [11]),
	.datac(\inst|codecInt|reg_data [15]),
	.datad(\inst|codecInt|data_index [2]),
	.cin(gnd),
	.combout(\inst|codecInt|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|Mux0~4 .lut_mask = 16'hEE50;
defparam \inst|codecInt|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N22
cycloneive_lcell_comb \inst|codecInt|Mux0~5 (
// Equation(s):
// \inst|codecInt|Mux0~5_combout  = (\inst|codecInt|data_index [3] & ((\inst|codecInt|Mux0~4_combout  & ((\inst|codecInt|reg_data [3]))) # (!\inst|codecInt|Mux0~4_combout  & (\inst|codecInt|reg_data [7])))) # (!\inst|codecInt|data_index [3] & 
// (((\inst|codecInt|Mux0~4_combout ))))

	.dataa(\inst|codecInt|data_index [3]),
	.datab(\inst|codecInt|reg_data [7]),
	.datac(\inst|codecInt|reg_data [3]),
	.datad(\inst|codecInt|Mux0~4_combout ),
	.cin(gnd),
	.combout(\inst|codecInt|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|Mux0~5 .lut_mask = 16'hF588;
defparam \inst|codecInt|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N4
cycloneive_lcell_comb \inst|codecInt|Mux0~6 (
// Equation(s):
// \inst|codecInt|Mux0~6_combout  = (\inst|codecInt|data_index [0] & ((\inst|codecInt|Mux0~3_combout ) # ((\inst|codecInt|data_index [1])))) # (!\inst|codecInt|data_index [0] & (((\inst|codecInt|Mux0~5_combout  & !\inst|codecInt|data_index [1]))))

	.dataa(\inst|codecInt|data_index [0]),
	.datab(\inst|codecInt|Mux0~3_combout ),
	.datac(\inst|codecInt|Mux0~5_combout ),
	.datad(\inst|codecInt|data_index [1]),
	.cin(gnd),
	.combout(\inst|codecInt|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|Mux0~6 .lut_mask = 16'hAAD8;
defparam \inst|codecInt|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y59_N10
cycloneive_lcell_comb \inst|codecInt|Mux0~9 (
// Equation(s):
// \inst|codecInt|Mux0~9_combout  = (\inst|codecInt|Mux0~6_combout  & (((\inst|codecInt|Mux0~8_combout ) # (!\inst|codecInt|data_index [1])))) # (!\inst|codecInt|Mux0~6_combout  & (\inst|codecInt|Mux0~1_combout  & ((\inst|codecInt|data_index [1]))))

	.dataa(\inst|codecInt|Mux0~1_combout ),
	.datab(\inst|codecInt|Mux0~8_combout ),
	.datac(\inst|codecInt|Mux0~6_combout ),
	.datad(\inst|codecInt|data_index [1]),
	.cin(gnd),
	.combout(\inst|codecInt|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|Mux0~9 .lut_mask = 16'hCAF0;
defparam \inst|codecInt|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \KEY3~input (
	.i(KEY3),
	.ibar(gnd),
	.o(\KEY3~input_o ));
// synopsys translate_off
defparam \KEY3~input .bus_hold = "false";
defparam \KEY3~input .simulate_z_as = "z";
// synopsys translate_on

assign AUD_BCLK = \AUD_BCLK~output_o ;

assign AUD_DACLRCK = \AUD_DACLRCK~output_o ;

assign AUD_ADCDAT = \AUD_ADCDAT~output_o ;

assign readdata[31] = \readdata[31]~output_o ;

assign readdata[30] = \readdata[30]~output_o ;

assign readdata[29] = \readdata[29]~output_o ;

assign readdata[28] = \readdata[28]~output_o ;

assign readdata[27] = \readdata[27]~output_o ;

assign readdata[26] = \readdata[26]~output_o ;

assign readdata[25] = \readdata[25]~output_o ;

assign readdata[24] = \readdata[24]~output_o ;

assign readdata[23] = \readdata[23]~output_o ;

assign readdata[22] = \readdata[22]~output_o ;

assign readdata[21] = \readdata[21]~output_o ;

assign readdata[20] = \readdata[20]~output_o ;

assign readdata[19] = \readdata[19]~output_o ;

assign readdata[18] = \readdata[18]~output_o ;

assign readdata[17] = \readdata[17]~output_o ;

assign readdata[16] = \readdata[16]~output_o ;

assign readdata[15] = \readdata[15]~output_o ;

assign readdata[14] = \readdata[14]~output_o ;

assign readdata[13] = \readdata[13]~output_o ;

assign readdata[12] = \readdata[12]~output_o ;

assign readdata[11] = \readdata[11]~output_o ;

assign readdata[10] = \readdata[10]~output_o ;

assign readdata[9] = \readdata[9]~output_o ;

assign readdata[8] = \readdata[8]~output_o ;

assign readdata[7] = \readdata[7]~output_o ;

assign readdata[6] = \readdata[6]~output_o ;

assign readdata[5] = \readdata[5]~output_o ;

assign readdata[4] = \readdata[4]~output_o ;

assign readdata[3] = \readdata[3]~output_o ;

assign readdata[2] = \readdata[2]~output_o ;

assign readdata[1] = \readdata[1]~output_o ;

assign readdata[0] = \readdata[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
