Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Jun 10 01:22:43 2018
| Host         : AmuroPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.938        0.000                      0                 1685        0.046        0.000                      0                 1685        4.020        0.000                       0                   851  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.938        0.000                      0                 1579        0.046        0.000                      0                 1579        4.020        0.000                       0                   851  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.194        0.000                      0                  106        0.277        0.000                      0                  106  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 0.580ns (11.220%)  route 4.589ns (88.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.040     5.634    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.758 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=167, routed)         2.550     8.307    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/p_0_in
    SLICE_X27Y95         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.521    12.700    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X27Y95         FDRE (Setup_fdre_C_R)       -0.429    12.246    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 0.580ns (11.220%)  route 4.589ns (88.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.040     5.634    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.758 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=167, routed)         2.550     8.307    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/p_0_in
    SLICE_X27Y95         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.521    12.700    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X27Y95         FDRE (Setup_fdre_C_R)       -0.429    12.246    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 0.580ns (11.220%)  route 4.589ns (88.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.040     5.634    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.758 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=167, routed)         2.550     8.307    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/p_0_in
    SLICE_X27Y95         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.521    12.700    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg2_reg[17]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X27Y95         FDRE (Setup_fdre_C_R)       -0.429    12.246    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg2_reg[17]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 0.580ns (11.220%)  route 4.589ns (88.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.040     5.634    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.758 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=167, routed)         2.550     8.307    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/p_0_in
    SLICE_X27Y95         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.521    12.700    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X27Y95         FDRE (Setup_fdre_C_R)       -0.429    12.246    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[15]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg0_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.580ns (11.666%)  route 4.392ns (88.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.040     5.634    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.758 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=167, routed)         2.352     8.110    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/p_0_in
    SLICE_X26Y96         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg0_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.521    12.700    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y96         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X26Y96         FDRE (Setup_fdre_C_R)       -0.524    12.151    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg0_reg[19]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg0_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.580ns (11.666%)  route 4.392ns (88.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.040     5.634    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.758 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=167, routed)         2.352     8.110    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/p_0_in
    SLICE_X26Y96         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg0_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.521    12.700    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y96         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X26Y96         FDRE (Setup_fdre_C_R)       -0.524    12.151    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg0_reg[22]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.580ns (11.666%)  route 4.392ns (88.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.040     5.634    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.758 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=167, routed)         2.352     8.110    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/p_0_in
    SLICE_X26Y96         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.521    12.700    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y96         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X26Y96         FDRE (Setup_fdre_C_R)       -0.524    12.151    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[22]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.580ns (11.666%)  route 4.392ns (88.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.040     5.634    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.758 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=167, routed)         2.352     8.110    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/p_0_in
    SLICE_X26Y96         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.521    12.700    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y96         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[22]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X26Y96         FDRE (Setup_fdre_C_R)       -0.524    12.151    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[22]
  -------------------------------------------------------------------
                         required time                         12.151    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.580ns (11.666%)  route 4.392ns (88.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.040     5.634    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.758 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=167, routed)         2.352     8.110    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/p_0_in
    SLICE_X27Y96         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.521    12.700    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y96         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X27Y96         FDRE (Setup_fdre_C_R)       -0.429    12.246    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[19]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  4.136    

Slack (MET) :             4.136ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.580ns (11.666%)  route 4.392ns (88.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.040     5.634    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X34Y91         LUT1 (Prop_lut1_I0_O)        0.124     5.758 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=167, routed)         2.352     8.110    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/p_0_in
    SLICE_X27Y96         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.521    12.700    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y96         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X27Y96         FDRE (Setup_fdre_C_R)       -0.429    12.246    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg2_reg[19]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  4.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.262    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.572     0.908    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.842     1.208    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.038    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.370%)  route 0.183ns (46.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.659     0.995    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y101        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=2, routed)           0.183     1.342    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg1[26]
    SLICE_X30Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.387 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X30Y98         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.845     1.211    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y98         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121     1.297    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.502%)  route 0.182ns (46.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.659     0.995    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y101        FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3_reg[24]/Q
                         net (fo=2, routed)           0.182     1.341    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/slv_reg3[24]
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.386 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.386    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X30Y98         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.845     1.211    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y98         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.120     1.296    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.787%)  route 0.160ns (53.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.572     0.908    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y84         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.160     1.209    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.840     1.206    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.924    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.359%)  route 0.177ns (55.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.573     0.909    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y87         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.177     1.226    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.839     1.205    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.572     0.908    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y84         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.054     1.103    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[2]
    SLICE_X30Y84         LUT5 (Prop_lut5_I2_O)        0.045     1.148 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.148    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0_n_0
    SLICE_X30Y84         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.838     1.204    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y84         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.283     0.921    
    SLICE_X30Y84         FDRE (Hold_fdre_C_D)         0.121     1.042    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.714%)  route 0.189ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.656     0.992    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.574     0.910    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y89         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[11]/Q
                         net (fo=1, routed)           0.119     1.170    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.841     1.207    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.060    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.573     0.909    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y87         FDRE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.119     1.169    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.839     1.205    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.058    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y86    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y86    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y86    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y98    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y98    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y98    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y102   design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y91    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y87    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y104   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y95    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.456ns (11.707%)  route 3.439ns (88.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         3.439     7.033    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X48Y99         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.478    12.657    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X48Y99         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[12]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X48Y99         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[12]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.456ns (11.707%)  route 3.439ns (88.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         3.439     7.033    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X48Y99         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.478    12.657    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X48Y99         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[14]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X48Y99         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[14]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.456ns (11.707%)  route 3.439ns (88.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         3.439     7.033    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X48Y99         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.478    12.657    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X48Y99         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[15]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X48Y99         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[15]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.456ns (11.707%)  route 3.439ns (88.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         3.439     7.033    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X48Y99         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.478    12.657    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X48Y99         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[16]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X48Y99         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[16]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.456ns (12.619%)  route 3.157ns (87.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         3.157     6.751    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X48Y96         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.477    12.656    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[0]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X48Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.226    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[0]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.456ns (12.619%)  route 3.157ns (87.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         3.157     6.751    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X48Y96         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.477    12.656    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[1]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X48Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.226    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[1]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.456ns (12.619%)  route 3.157ns (87.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         3.157     6.751    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X48Y96         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.477    12.656    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[2]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X48Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.226    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[2]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.456ns (12.619%)  route 3.157ns (87.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         3.157     6.751    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X48Y96         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.477    12.656    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[3]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X48Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.226    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[3]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt1_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.456ns (13.744%)  route 2.862ns (86.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.862     6.456    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X49Y93         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.477    12.656    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X49Y93         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt1_reg[10]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X49Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.226    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt1_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.456ns (13.744%)  route 2.862ns (86.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.844     3.138    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         2.862     6.456    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X49Y93         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.477    12.656    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X49Y93         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt1_reg[11]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X49Y93         FDCE (Recov_fdce_C_CLR)     -0.405    12.226    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  5.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.037%)  route 0.250ns (63.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.639     0.975    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         0.250     1.366    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X46Y99         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.825     1.191    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X46Y99         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[13]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.037%)  route 0.250ns (63.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.639     0.975    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         0.250     1.366    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X46Y99         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.825     1.191    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X46Y99         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[17]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.037%)  route 0.250ns (63.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.639     0.975    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         0.250     1.366    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X46Y99         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.825     1.191    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X46Y99         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[21]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.037%)  route 0.250ns (63.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.639     0.975    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         0.250     1.366    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X47Y99         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.825     1.191    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X47Y99         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[18]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.037%)  route 0.250ns (63.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.639     0.975    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         0.250     1.366    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X47Y99         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.825     1.191    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X47Y99         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[19]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.037%)  route 0.250ns (63.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.639     0.975    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         0.250     1.366    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X47Y99         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.825     1.191    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X47Y99         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[20]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt2_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.829%)  route 0.316ns (69.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.639     0.975    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         0.316     1.432    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X43Y99         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.825     1.191    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X43Y99         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt2_reg[17]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt2_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.829%)  route 0.316ns (69.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.639     0.975    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         0.316     1.432    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X43Y99         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.825     1.191    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X43Y99         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt2_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.105%)  route 0.379ns (72.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.639     0.975    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         0.379     1.495    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X46Y98         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.825     1.191    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X46Y98         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[10]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.744%)  route 0.386ns (73.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.639     0.975    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X45Y102        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=116, routed)         0.386     1.502    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aresetn
    SLICE_X46Y97         FDCE                                         f  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.825     1.191    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/s00_axi_aclk
    SLICE_X46Y97         FDCE                                         r  design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y97         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    design_1_i/IR_v1_0_0/inst/IR_v1_0_S00_AXI_inst/u0/cnt5_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.413    





