// Seed: 2036676925
module module_0;
  supply1 id_2 = -1'b0;
  assign module_2.type_1 = 0;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    output tri id_2,
    id_7,
    output supply0 id_3,
    output wand id_4,
    output wire id_5
);
  module_0 modCall_1 ();
endmodule
module module_2;
  uwire id_1 = 1, id_2;
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    input supply0 id_3,
    output supply1 id_4
);
  supply0 id_6;
  assign id_4 = -1'b0 / id_0;
  supply1 id_7 = (id_6);
  supply1 id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_9;
  assign id_8 = 1;
  id_10(
      id_6, -1
  );
endmodule
