Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr  7 21:42:36 2025
| Host         : LAPTOP-G38HQLEP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topmodule_control_sets_placed.rpt
| Design       : topmodule
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    95 |
|    Minimum number of control sets                        |    95 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    95 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    72 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     6 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            6 |
| No           | No                    | Yes                    |              12 |            5 |
| No           | Yes                   | No                     |              29 |            9 |
| Yes          | No                    | No                     |             127 |           33 |
| Yes          | No                    | Yes                    |            1120 |          252 |
| Yes          | Yes                   | No                     |              16 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |                       Enable Signal                       |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                           | uut2/TxD_i_1_n_0                 |                1 |              1 |
|  clk_IBUF_BUFG | uut1/ImRxComplete_i_1_n_0                                 |                                  |                1 |              1 |
|  clk_IBUF_BUFG | dct_inst/dct_process/mult2/k[3]_i_1__0_n_0                | dct_inst/dct_process/mult1/AR[0] |                1 |              4 |
|  clk_IBUF_BUFG | dct_inst/dct_process/mult1/k[3]_i_1_n_0                   | dct_inst/dct_process/mult1/AR[0] |                1 |              4 |
|  clk_IBUF_BUFG | uut1/bitcounter                                           | uut1/bitcounter[3]_i_1_n_0       |                1 |              4 |
|  clk_IBUF_BUFG | uut2/bitcounter                                           | uut2/bitcounter[3]_i_1__0_n_0    |                1 |              4 |
|  clk_IBUF_BUFG | dct_inst/dct_process/mult1/FSM_onehot_state[3]_i_1_n_0    | dct_inst/dct_process/mult1/AR[0] |                2 |              6 |
|  clk_IBUF_BUFG | dct_inst/dct_process/mult2/FSM_onehot_state[3]_i_1__0_n_0 | dct_inst/dct_process/mult1/AR[0] |                1 |              6 |
|  clk_IBUF_BUFG | ena_processed_reg_n_0                                     |                                  |                2 |              6 |
|  clk_IBUF_BUFG | ena_top                                                   |                                  |                2 |              6 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[15]_i_1_n_0                         | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[175]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[31]_i_1_n_0                         | dct_inst/dct_process/mult1/AR[0] |                3 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[191]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                3 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[207]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[223]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[239]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[127]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                4 |              8 |
|  clk_IBUF_BUFG | dct_inst/block_count                                      | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[479]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[863]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                3 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[943]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[47]_i_1_n_0                         | dct_inst/dct_process/mult1/AR[0] |                3 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[383]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                3 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[511]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                3 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[463]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[63]_i_1_n_0                         | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[767]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[655]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[559]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[815]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[623]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[911]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[879]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[335]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                3 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[607]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                3 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[95]_i_1_n_0                         | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[959]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[975]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[895]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[367]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[303]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[351]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[575]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                4 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[639]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[687]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[719]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[735]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[415]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[431]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                3 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[543]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[671]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[703]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[799]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                3 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[495]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[79]_i_1_n_0                         | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[319]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[847]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[287]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[399]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[783]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[271]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[255]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[447]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[527]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[591]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[831]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[927]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[751]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[991]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | uut1/din[7]_i_1_n_0                                       |                                  |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/state1                                           | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[1007]_i_1_n_0                       | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[143]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[159]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                4 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[111]_i_1_n_0                        | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | dout_imtx[7]_i_1_n_0                                      |                                  |                3 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_block_in[1023]_i_1_n_0                       | dct_inst/dct_process/mult1/AR[0] |                2 |              8 |
|  clk_IBUF_BUFG | ena_processed_i_1_n_0                                     | din_processed[7]_i_1_n_0         |                1 |              8 |
|  clk_IBUF_BUFG | dct_inst/dct_process/dct_start_reg                        | dct_inst/dct_process/mult1/AR[0] |                3 |              9 |
|  clk_IBUF_BUFG | uut1/rxshiftreg[9]_i_1_n_0                                |                                  |                3 |              9 |
|  clk_IBUF_BUFG | dout_dct_orig[7]_i_1_n_0                                  |                                  |                2 |              9 |
|  clk_IBUF_BUFG | uut2/rightshiftreg                                        |                                  |                2 |             10 |
|  clk_IBUF_BUFG |                                                           | dct_inst/dct_process/mult1/AR[0] |                5 |             12 |
|  clk_IBUF_BUFG | uut1/addr1[13]_i_1_n_0                                    |                                  |                4 |             14 |
|  clk_IBUF_BUFG | dct_inst/overall_pixel                                    | dct_inst/dct_process/mult1/AR[0] |                2 |             14 |
|  clk_IBUF_BUFG | dct_inst/orig_addr[13]_i_1_n_0                            | dct_inst/dct_process/mult1/AR[0] |                3 |             14 |
|  clk_IBUF_BUFG |                                                           | uut2/counter[0]_i_1__0_n_0       |                4 |             14 |
|  clk_IBUF_BUFG |                                                           | uut1/counter[0]_i_1_n_0          |                4 |             14 |
|  clk_IBUF_BUFG | uut2/address                                              |                                  |                4 |             15 |
|  clk_IBUF_BUFG |                                                           |                                  |                6 |             17 |
|  clk_IBUF_BUFG | ena_processed_i_1_n_0                                     |                                  |                4 |             17 |
|  clk_IBUF_BUFG | dct_inst/proc1_addr[14]_i_1_n_0                           | dct_inst/dct_process/mult1/AR[0] |                5 |             23 |
|  clk_IBUF_BUFG | wea_top                                                   |                                  |                5 |             24 |
|  clk_IBUF_BUFG | dct_inst/dct_process/E[0]                                 | dct_inst/dct_process/mult1/AR[0] |              107 |            512 |
+----------------+-----------------------------------------------------------+----------------------------------+------------------+----------------+


