*** Start analyzing build configuration ***
Auto-config - Scanning: C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release
Auto-config - VLOG: C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release
Auto-config - Wrote:
    C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\.dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\.dvt\default.build
    -f C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [95 ms] ***
*** Start SystemVerilog build ***
*** Loading top files ***
Loading (1) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\decode.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\decode.sv [48 ms, 37 lines, SystemVerilog_2012] ...
Loading (2) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\decode_tb.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\decode_tb.sv [2 ms, 46 lines, SystemVerilog_2012] ...
Loading (3) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\defines.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\defines.sv [7 ms, 155 lines, SystemVerilog_2012] ...
Loading (4) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\dm.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\dm.sv [1 ms, 31 lines, SystemVerilog_2012] ...
Loading (5) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\hilo.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\hilo.sv [1 ms, 28 lines, SystemVerilog_2012] ...
Loading (6) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\im.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\im.sv [15 ms, 152 lines, SystemVerilog_2012] ...
Loading (7) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\minimips.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\minimips.sv [13 ms, 367 lines, SystemVerilog_2012] ...
Loading (8) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\minimips_tb.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\minimips_tb.sv [1 ms, 37 lines, SystemVerilog_2012] ...
Loading (9) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\regfile.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\regfile.sv [3 ms, 49 lines, SystemVerilog_2012] ...
Loading (10) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\regs_exemem.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\regs_exemem.sv [2 ms, 51 lines, SystemVerilog_2012] ...
Loading (11) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\regs_idexe.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\regs_idexe.sv [2 ms, 61 lines, SystemVerilog_2012] ...
Loading (12) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\regs_ifid.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\regs_ifid.sv [1 ms, 15 lines, SystemVerilog_2012] ...
Loading (13) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\regs_memwb.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\regs_memwb.sv [3 ms, 52 lines, SystemVerilog_2012] ...
Loading (14) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\stage_exe.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\stage_exe.sv [5 ms, 84 lines, SystemVerilog_2012] ...
Loading (15) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\stage_id.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\stage_id.sv [19 ms, 390 lines, SystemVerilog_2012] ...
Loading (16) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\stage_if.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\stage_if.sv [1 ms, 31 lines, SystemVerilog_2012] ...
Loading (17) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\stage_mem.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\stage_mem.sv [4 ms, 74 lines, SystemVerilog_2012] ...
Loading (18) C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\stage_wb.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\Lab2\Src_release\stage_wb.sv [3 ms, 43 lines, SystemVerilog_2012] ...
*** Done parsing [LT 35.0 ms, PT 127.0 ms, SGT 13%, UGT 8%] ***
*** Total number of lines [1 703] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [1 ms] ...
*** Done SystemVerilog build [136 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [18 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [0 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [62 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [62 ms] ...
Performing mixed post full build step 7 (Verilog - US) [63 ms] ...
*** Done mixed mode extension build [402 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [1 ms] ***
*** Total build time [634 ms] ***
