$date
	Tue Nov 04 23:19:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module q_tb $end
$var wire 1 ! B $end
$var wire 1 " A $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$scope module q_ins $end
$var wire 1 & Ta $end
$var wire 1 ' Tb $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var wire 1 ! B $end
$var wire 1 " A $end
$scope module TFFa $end
$var wire 1 & T $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 " Q $end
$upscope $end
$scope module TFFb $end
$var wire 1 ' T $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
0&
x%
1$
0#
0"
0!
$end
#2
1&
1!
0'
0%
0$
1#
#4
1'
1%
0#
#6
0&
1"
0!
1'
0%
1#
#8
0'
1%
0#
#10
1'
0%
1#
#12
0'
1%
0#
#14
1'
0%
1#
#16
0'
1%
0#
#18
1'
0%
1#
#20
0'
1%
0#
#22
1#
