Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Aug 19 19:00:46 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file bmeMultibyte2_wrapper_timing_summary_routed.rpt -rpx bmeMultibyte2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bmeMultibyte2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.170        0.000                      0                 9644        0.023        0.000                      0                 9644        3.750        0.000                       0                  3924  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.170        0.000                      0                 9644        0.023        0.000                      0                 9644        3.750        0.000                       0                  3924  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.817ns  (logic 1.651ns (21.121%)  route 6.166ns (78.879%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.828     3.122    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y111        FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.456     3.578 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.820     4.398    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X51Y111        LUT4 (Prop_lut4_I0_O)        0.124     4.522 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.454     4.976    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.100 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.677     5.777    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.124     5.901 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.469    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y108        LUT2 (Prop_lut2_I1_O)        0.119     6.588 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.604     7.193    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X40Y111        LUT5 (Prop_lut5_I1_O)        0.332     7.525 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.763     8.288    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X40Y105        LUT4 (Prop_lut4_I1_O)        0.124     8.412 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          1.066     9.478    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X39Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.602 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_20/O
                         net (fo=2, routed)           0.423    10.025    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_20_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.124    10.149 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_1/O
                         net (fo=2, routed)           0.790    10.939    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/rnext[7]
    RAMB18_X2Y36         RAMB18E1                                     r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.521    12.700    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y36         RAMB18E1                                     r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.109    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.806ns  (logic 1.651ns (21.151%)  route 6.155ns (78.849%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.828     3.122    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y111        FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.456     3.578 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.820     4.398    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X51Y111        LUT4 (Prop_lut4_I0_O)        0.124     4.522 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.454     4.976    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.100 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.677     5.777    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.124     5.901 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.469    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y108        LUT2 (Prop_lut2_I1_O)        0.119     6.588 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.604     7.193    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X40Y111        LUT5 (Prop_lut5_I1_O)        0.332     7.525 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.763     8.288    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X40Y105        LUT4 (Prop_lut4_I1_O)        0.124     8.412 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          1.066     9.478    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X39Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.602 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_20/O
                         net (fo=2, routed)           0.408    10.010    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_20_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.124    10.134 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_2/O
                         net (fo=2, routed)           0.794    10.928    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/rnext[6]
    RAMB18_X2Y36         RAMB18E1                                     r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.521    12.700    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y36         RAMB18E1                                     r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.109    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.010ns  (logic 2.517ns (31.422%)  route 5.493ns (68.578%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.828     3.122    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y111        FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.456     3.578 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.820     4.398    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X51Y111        LUT4 (Prop_lut4_I0_O)        0.124     4.522 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.454     4.976    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.100 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.677     5.777    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.124     5.901 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.469    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y108        LUT2 (Prop_lut2_I1_O)        0.119     6.588 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.604     7.193    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X40Y111        LUT5 (Prop_lut5_I1_O)        0.332     7.525 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.763     8.288    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X40Y105        LUT4 (Prop_lut4_I1_O)        0.124     8.412 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.984     9.396    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X40Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.520 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/p_0_out_carry_i_5/O
                         net (fo=1, routed)           0.623    10.142    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write_n_162
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.798 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.798    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/p_0_out_carry_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.132 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/p_0_out_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.132    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]_0[5]
    SLICE_X41Y91         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.478    12.657    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X41Y91         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.062    12.694    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[6]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 2.422ns (30.599%)  route 5.493ns (69.401%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.828     3.122    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y111        FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.456     3.578 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.820     4.398    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X51Y111        LUT4 (Prop_lut4_I0_O)        0.124     4.522 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.454     4.976    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.100 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.677     5.777    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.124     5.901 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.469    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y108        LUT2 (Prop_lut2_I1_O)        0.119     6.588 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.604     7.193    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X40Y111        LUT5 (Prop_lut5_I1_O)        0.332     7.525 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.763     8.288    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X40Y105        LUT4 (Prop_lut4_I1_O)        0.124     8.412 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.984     9.396    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X40Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.520 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/p_0_out_carry_i_5/O
                         net (fo=1, routed)           0.623    10.142    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write_n_162
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.798 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.798    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/p_0_out_carry_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.037 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/p_0_out_carry__0/O[2]
                         net (fo=1, routed)           0.000    11.037    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]_0[6]
    SLICE_X41Y91         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.478    12.657    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X41Y91         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[7]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.062    12.694    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[7]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -11.037    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 2.406ns (30.458%)  route 5.493ns (69.542%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.828     3.122    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y111        FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.456     3.578 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.820     4.398    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X51Y111        LUT4 (Prop_lut4_I0_O)        0.124     4.522 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.454     4.976    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.100 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.677     5.777    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.124     5.901 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.469    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y108        LUT2 (Prop_lut2_I1_O)        0.119     6.588 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.604     7.193    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X40Y111        LUT5 (Prop_lut5_I1_O)        0.332     7.525 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.763     8.288    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X40Y105        LUT4 (Prop_lut4_I1_O)        0.124     8.412 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.984     9.396    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X40Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.520 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/p_0_out_carry_i_5/O
                         net (fo=1, routed)           0.623    10.142    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write_n_162
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.798 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.798    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/p_0_out_carry_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.021 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/p_0_out_carry__0/O[0]
                         net (fo=1, routed)           0.000    11.021    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]_0[4]
    SLICE_X41Y91         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.478    12.657    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X41Y91         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)        0.062    12.694    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 1.527ns (21.153%)  route 5.692ns (78.847%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.828     3.122    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y111        FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.456     3.578 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.820     4.398    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X51Y111        LUT4 (Prop_lut4_I0_O)        0.124     4.522 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.454     4.976    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.100 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.677     5.777    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.124     5.901 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.469    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y108        LUT2 (Prop_lut2_I1_O)        0.119     6.588 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.604     7.193    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X40Y111        LUT5 (Prop_lut5_I1_O)        0.332     7.525 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.763     8.288    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X40Y105        LUT4 (Prop_lut4_I1_O)        0.124     8.412 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          1.021     9.433    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X39Y90         LUT5 (Prop_lut5_I2_O)        0.124     9.557 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_7/O
                         net (fo=2, routed)           0.784    10.341    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/rnext[1]
    RAMB18_X2Y36         RAMB18E1                                     r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.521    12.700    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y36         RAMB18E1                                     r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.109    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 2.257ns (29.121%)  route 5.493ns (70.879%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.828     3.122    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y111        FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.456     3.578 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.820     4.398    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X51Y111        LUT4 (Prop_lut4_I0_O)        0.124     4.522 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.454     4.976    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.100 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.677     5.777    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.124     5.901 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.469    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y108        LUT2 (Prop_lut2_I1_O)        0.119     6.588 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.604     7.193    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X40Y111        LUT5 (Prop_lut5_I1_O)        0.332     7.525 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.763     8.288    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X40Y105        LUT4 (Prop_lut4_I1_O)        0.124     8.412 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.984     9.396    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X40Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.520 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/p_0_out_carry_i_5/O
                         net (fo=1, routed)           0.623    10.142    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write_n_162
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.872 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/p_0_out_carry/O[3]
                         net (fo=1, routed)           0.000    10.872    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]_0[3]
    SLICE_X41Y90         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.477    12.656    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X41Y90         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[4]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)        0.062    12.693    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[4]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/raddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 1.651ns (21.745%)  route 5.942ns (78.255%))
  Logic Levels:           8  (LUT2=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.828     3.122    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y111        FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.456     3.578 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.820     4.398    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X51Y111        LUT4 (Prop_lut4_I0_O)        0.124     4.522 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.454     4.976    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.100 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.677     5.777    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.124     5.901 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.469    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y108        LUT2 (Prop_lut2_I1_O)        0.119     6.588 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.604     7.193    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X40Y111        LUT5 (Prop_lut5_I1_O)        0.332     7.525 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.763     8.288    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X40Y105        LUT4 (Prop_lut4_I1_O)        0.124     8.412 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          1.066     9.478    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X39Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.602 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_20/O
                         net (fo=2, routed)           0.408    10.010    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_20_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.124    10.134 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_2/O
                         net (fo=2, routed)           0.581    10.715    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/rnext[6]
    SLICE_X37Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/raddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.477    12.656    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X37Y89         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/raddr_reg[6]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X37Y89         FDRE (Setup_fdre_C_D)       -0.058    12.573    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/raddr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 2.198ns (28.578%)  route 5.493ns (71.422%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.828     3.122    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y111        FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.456     3.578 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.820     4.398    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X51Y111        LUT4 (Prop_lut4_I0_O)        0.124     4.522 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.454     4.976    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.100 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.677     5.777    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.124     5.901 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.469    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y108        LUT2 (Prop_lut2_I1_O)        0.119     6.588 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.604     7.193    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X40Y111        LUT5 (Prop_lut5_I1_O)        0.332     7.525 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.763     8.288    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X40Y105        LUT4 (Prop_lut4_I1_O)        0.124     8.412 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.984     9.396    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X40Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.520 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/p_0_out_carry_i_5/O
                         net (fo=1, routed)           0.623    10.142    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write_n_162
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    10.813 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/p_0_out_carry/O[2]
                         net (fo=1, routed)           0.000    10.813    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[5]_0[2]
    SLICE_X41Y90         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.477    12.656    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X41Y90         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[3]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)        0.062    12.693    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/usedw_reg[3]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 1.527ns (21.577%)  route 5.550ns (78.423%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.828     3.122    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y111        FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.456     3.578 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.820     4.398    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X51Y111        LUT4 (Prop_lut4_I0_O)        0.124     4.522 f  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.454     4.976    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I2_O)        0.124     5.100 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.677     5.777    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.124     5.901 f  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.569     6.469    bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X39Y108        LUT2 (Prop_lut2_I1_O)        0.119     6.588 r  bmeMultibyte2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.604     7.193    bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X40Y111        LUT5 (Prop_lut5_I1_O)        0.332     7.525 r  bmeMultibyte2_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.763     8.288    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/m_axi_CTRL_WREADY
    SLICE_X40Y105        LUT4 (Prop_lut4_I1_O)        0.124     8.412 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          1.016     9.428    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X39Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.552 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg_i_6/O
                         net (fo=2, routed)           0.647    10.199    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/rnext[2]
    RAMB18_X2Y36         RAMB18E1                                     r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        1.521    12.700    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y36         RAMB18E1                                     r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.829    
                         clock uncertainty           -0.154    12.675    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.109    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  1.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_reg_2262_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_pressure_msb_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.208%)  route 0.159ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.633     0.969    bmeMultibyte2_i/multibyte2_0/inst/ap_clk
    SLICE_X50Y107        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_reg_2262_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.148     1.117 r  bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_reg_2262_reg[20]/Q
                         net (fo=1, routed)           0.159     1.276    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/sensorData_load_reg_2262_reg[31][20]
    SLICE_X49Y107        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_pressure_msb_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.909     1.275    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/ap_clk
    SLICE_X49Y107        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_pressure_msb_reg[20]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X49Y107        FDRE (Hold_fdre_C_D)         0.017     1.253    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_pressure_msb_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/waddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/waddr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.231ns (45.684%)  route 0.275ns (54.316%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.559     0.895    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X33Y99         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/waddr_reg[5]/Q
                         net (fo=5, routed)           0.186     1.221    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/waddr[5]
    SLICE_X32Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.266 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/waddr[7]_i_3__0/O
                         net (fo=1, routed)           0.089     1.355    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/waddr[7]_i_3__0_n_0
    SLICE_X32Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.400 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/waddr[7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.400    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/waddr[7]_i_2__0_n_0
    SLICE_X32Y100        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/waddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.912     1.278    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X32Y100        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/waddr_reg[7]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.121     1.364    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/waddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.653     0.989    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X61Y119        FDRE                                         r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.115     1.245    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X58Y119        SRL16E                                       r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.923     1.289    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X58Y119        SRL16E                                       r  bmeMultibyte2_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.268     1.021    
    SLICE_X58Y119        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.204    bmeMultibyte2_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/q1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_2_reg_2284_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (46.023%)  route 0.174ns (53.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.634     0.970    bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ap_clk
    SLICE_X50Y104        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/q1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.148     1.118 r  bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/q1_reg[19]/Q
                         net (fo=5, routed)           0.174     1.292    bmeMultibyte2_i/multibyte2_0/inst/sensorData_q1[19]
    SLICE_X49Y104        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_2_reg_2284_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.910     1.276    bmeMultibyte2_i/multibyte2_0/inst/ap_clk
    SLICE_X49Y104        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_2_reg_2284_reg[19]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y104        FDRE (Hold_fdre_C_D)         0.013     1.250    bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_2_reg_2284_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.575     0.911    bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.171    bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y91         SRLC32E                                      r  bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.842     1.208    bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.577%)  route 0.160ns (49.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.656     0.992    bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.160     1.316    bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X30Y99         SRL16E                                       r  bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.845     1.211    bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_reg_2262_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_pressure_msb_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.303%)  route 0.182ns (58.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.634     0.970    bmeMultibyte2_i/multibyte2_0/inst/ap_clk
    SLICE_X51Y103        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_reg_2262_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  bmeMultibyte2_i/multibyte2_0/inst/sensorData_load_reg_2262_reg[23]/Q
                         net (fo=1, routed)           0.182     1.280    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/sensorData_load_reg_2262_reg[31][23]
    SLICE_X48Y102        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_pressure_msb_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.911     1.277    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/ap_clk
    SLICE_X48Y102        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_pressure_msb_reg[23]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)        -0.006     1.232    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_s_axi_U/int_pressure_msb_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.913%)  route 0.273ns (68.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.574     0.910    bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/Q
                         net (fo=4, routed)           0.273     1.311    bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[46][7]
    SLICE_X26Y103        FDRE                                         r  bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.929     1.295    bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X26Y103        FDRE                                         r  bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X26Y103        FDRE (Hold_fdre_C_D)        -0.001     1.259    bmeMultibyte2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/rs_rdata/data_p1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/CTRL_addr_86_read_reg_2239_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.337%)  route 0.247ns (63.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.557     0.893    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X44Y97         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/rs_rdata/data_p1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/rs_rdata/data_p1_reg[16]/Q
                         net (fo=2, routed)           0.247     1.281    bmeMultibyte2_i/multibyte2_0/inst/CTRL_RDATA[16]
    SLICE_X52Y99         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/CTRL_addr_86_read_reg_2239_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.821     1.187    bmeMultibyte2_i/multibyte2_0/inst/ap_clk
    SLICE_X52Y99         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/CTRL_addr_86_read_reg_2239_reg[16]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.075     1.227    bmeMultibyte2_i/multibyte2_0/inst/CTRL_addr_86_read_reg_2239_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bmeMultibyte2_i/multibyte2_0/inst/p_014_0_i7_reg_1339_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeMultibyte2_i/multibyte2_0/inst/p_014_0_i7_reg_1339_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.556     0.892    bmeMultibyte2_i/multibyte2_0/inst/ap_clk
    SLICE_X49Y99         FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/p_014_0_i7_reg_1339_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  bmeMultibyte2_i/multibyte2_0/inst/p_014_0_i7_reg_1339_reg[12]/Q
                         net (fo=2, routed)           0.117     1.150    bmeMultibyte2_i/multibyte2_0/inst/p_014_0_i7_reg_1339_reg[12]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.347 r  bmeMultibyte2_i/multibyte2_0/inst/p_014_0_i7_reg_1339_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.348    bmeMultibyte2_i/multibyte2_0/inst/p_014_0_i7_reg_1339_reg[12]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.402 r  bmeMultibyte2_i/multibyte2_0/inst/p_014_0_i7_reg_1339_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.402    bmeMultibyte2_i/multibyte2_0/inst/p_014_0_i7_reg_1339_reg[16]_i_1_n_7
    SLICE_X49Y100        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/p_014_0_i7_reg_1339_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeMultibyte2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3927, routed)        0.911     1.277    bmeMultibyte2_i/multibyte2_0/inst/ap_clk
    SLICE_X49Y100        FDRE                                         r  bmeMultibyte2_i/multibyte2_0/inst/p_014_0_i7_reg_1339_reg[16]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    bmeMultibyte2_i/multibyte2_0/inst/p_014_0_i7_reg_1339_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bmeMultibyte2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y40    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y40    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y36    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y36    bmeMultibyte2_i/multibyte2_0/inst/multibyte2_CTRL_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  bmeMultibyte2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y117   bmeMultibyte2_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y117   bmeMultibyte2_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y116   bmeMultibyte2_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y117   bmeMultibyte2_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y116   bmeMultibyte2_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y104   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y104   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y104   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y104   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y104   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_11_11/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y104   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_11_11/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y104   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_12_12/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y104   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_12_12/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y101   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_13_13/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y101   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_13_13/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y102   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_6_6/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y102   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_6_6/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y102   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_7_7/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y102   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_7_7/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y102   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_8_8/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y102   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_8_8/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y102   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_9_9/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y102   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_9_9/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y101   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_13_13/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y101   bmeMultibyte2_i/multibyte2_0/inst/sensorData_U/multibyte2_sensorcud_ram_U/ram_reg_0_7_13_13/SP/CLK



