// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vtop.h for the primary calling header

#ifndef VERILATED_VTOP___024ROOT_H_
#define VERILATED_VTOP___024ROOT_H_  // guard

#include "verilated.h"
class Vtop_ammod__N10;
class Vtop_elementconn__pi3;
class Vtop_elementmixacc__Ec_F9_FB80_ECz3;
class Vtop_fproc_iface;
class Vtop_ifdsp;
class Vtop_ifelement__E8_EB200_F9_FB200;
class Vtop_ifelement__Ec_F9_FB200;
class Vtop_ifelement__Ec_F9_FB80;
class Vtop_ifsd;
class Vtop_ifxma__N10;
class Vtop_panzoomtrigif__N4_D100;
class Vtop_panzoomtrigif__Na_Ac;
class Vtop_proc_core__Qz1_Rz2_RBz3;
class Vtop_state_disc;


class Vtop__Syms;

class alignas(VL_CACHE_LINE_BYTES) Vtop___024root final : public VerilatedModule {
  public:
    // CELLS
    Vtop_ifdsp* __PVT__dsp_sim_toplevel__DOT__dspif;
    Vtop_ifelement__E8_EB200_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__;
    Vtop_ifelement__Ec_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__;
    Vtop_ifelement__Ec_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__;
    Vtop_ifelement__Ec_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__;
    Vtop_ifelement__Ec_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__;
    Vtop_ifelement__Ec_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__;
    Vtop_ifelement__Ec_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__;
    Vtop_ifelement__Ec_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__;
    Vtop_ifelement__Ec_F9_FB200* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__;
    Vtop_ifelement__Ec_F9_FB80* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__7__KET__;
    Vtop_ifelement__Ec_F9_FB80* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__6__KET__;
    Vtop_ifelement__Ec_F9_FB80* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__5__KET__;
    Vtop_ifelement__Ec_F9_FB80* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__4__KET__;
    Vtop_ifelement__Ec_F9_FB80* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__3__KET__;
    Vtop_ifelement__Ec_F9_FB80* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__2__KET__;
    Vtop_ifelement__Ec_F9_FB80* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__1__KET__;
    Vtop_ifelement__Ec_F9_FB80* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__0__KET__;
    Vtop_fproc_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__7__KET__;
    Vtop_fproc_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__6__KET__;
    Vtop_fproc_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__5__KET__;
    Vtop_fproc_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__4__KET__;
    Vtop_fproc_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__3__KET__;
    Vtop_fproc_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__2__KET__;
    Vtop_fproc_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__1__KET__;
    Vtop_fproc_iface* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__0__KET__;
    Vtop_ifxma__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif;
    Vtop_ifsd* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__7__KET__;
    Vtop_ifsd* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__6__KET__;
    Vtop_ifsd* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__5__KET__;
    Vtop_ifsd* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__4__KET__;
    Vtop_ifsd* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__3__KET__;
    Vtop_ifsd* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__2__KET__;
    Vtop_ifsd* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__1__KET__;
    Vtop_ifsd* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__0__KET__;
    Vtop_panzoomtrigif__Na_Ac* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__1__KET__;
    Vtop_panzoomtrigif__Na_Ac* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__0__KET__;
    Vtop_panzoomtrigif__N4_D100* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__4__KET__;
    Vtop_panzoomtrigif__N4_D100* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__3__KET__;
    Vtop_panzoomtrigif__N4_D100* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__2__KET__;
    Vtop_panzoomtrigif__N4_D100* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__1__KET__;
    Vtop_panzoomtrigif__N4_D100* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__0__KET__;
    Vtop_proc_core__Qz1_Rz2_RBz3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core;
    Vtop_elementconn__pi3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdloelemconn;
    Vtop_proc_core__Qz1_Rz2_RBz3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core;
    Vtop_elementconn__pi3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdloelemconn;
    Vtop_proc_core__Qz1_Rz2_RBz3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core;
    Vtop_elementconn__pi3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdloelemconn;
    Vtop_proc_core__Qz1_Rz2_RBz3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__proc_core;
    Vtop_elementconn__pi3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdloelemconn;
    Vtop_proc_core__Qz1_Rz2_RBz3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__proc_core;
    Vtop_elementconn__pi3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdloelemconn;
    Vtop_proc_core__Qz1_Rz2_RBz3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__proc_core;
    Vtop_elementconn__pi3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdloelemconn;
    Vtop_proc_core__Qz1_Rz2_RBz3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__proc_core;
    Vtop_elementconn__pi3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdloelemconn;
    Vtop_proc_core__Qz1_Rz2_RBz3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__proc_core;
    Vtop_elementconn__pi3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdloelemconn;
    Vtop_elementmixacc__Ec_F9_FB80_ECz3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1;
    Vtop_elementmixacc__Ec_F9_FB80_ECz3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1;
    Vtop_elementmixacc__Ec_F9_FB80_ECz3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1;
    Vtop_elementmixacc__Ec_F9_FB80_ECz3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__3__KET____DOT__genblk1__DOT__rdlo0mixacc1;
    Vtop_elementmixacc__Ec_F9_FB80_ECz3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__4__KET____DOT__genblk1__DOT__rdlo0mixacc1;
    Vtop_elementmixacc__Ec_F9_FB80_ECz3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__5__KET____DOT__genblk1__DOT__rdlo0mixacc1;
    Vtop_elementmixacc__Ec_F9_FB80_ECz3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__6__KET____DOT__genblk1__DOT__rdlo0mixacc1;
    Vtop_elementmixacc__Ec_F9_FB80_ECz3* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__7__KET____DOT__genblk1__DOT__rdlo0mixacc1;
    Vtop_state_disc* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__0__KET____DOT__state_disc;
    Vtop_state_disc* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__1__KET____DOT__state_disc;
    Vtop_state_disc* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__2__KET____DOT__state_disc;
    Vtop_state_disc* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__3__KET____DOT__state_disc;
    Vtop_state_disc* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__4__KET____DOT__state_disc;
    Vtop_state_disc* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__5__KET____DOT__state_disc;
    Vtop_state_disc* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__6__KET____DOT__state_disc;
    Vtop_state_disc* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__7__KET____DOT__state_disc;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_ammod__N10* __PVT__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod;

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(clk,0,0);
        VL_IN8(reset,0,0);
        VL_IN8(stb_start,0,0);
        VL_IN8(proc_write_sel,2,0);
        VL_IN8(mem_write_sel,2,0);
        VL_IN8(mem_write_en,0,0);
        CData/*0:0*/ dsp_sim_toplevel__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__stb_start;
        CData/*2:0*/ dsp_sim_toplevel__DOT__proc_write_sel;
        CData/*2:0*/ dsp_sim_toplevel__DOT__mem_write_sel;
        CData/*0:0*/ dsp_sim_toplevel__DOT__mem_write_en;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_qdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_qdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_rdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_rdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_rdlo_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_rdlo_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_qdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_qdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_rdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_rdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_rdlo_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_rdlo_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_qdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_qdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_rdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_rdrv_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_rdlo_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_rdlo_wen;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procreset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procreset_d;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__lastshotdone;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__done;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__stbprocend;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procdone;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procdone_r;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__nobusy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__nobusy_r;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__proccorereset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__update_lastshotdone;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__lastshotdone_true;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc_meas_input;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc_meas_valid;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__resetacc;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__shotadd;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__accvalid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__accvalid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__accvalid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__3__KET____DOT__accvalid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__4__KET____DOT__accvalid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__5__KET____DOT__accvalid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__6__KET____DOT__accvalid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__7__KET____DOT__accvalid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__acqpztifwire__BRA__0__KET____DOT__stb_start_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__acqpztifwire__BRA__1__KET____DOT__stb_start_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztifwire__BRA__0__KET____DOT__stb_start_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztifwire__BRA__1__KET____DOT__stb_start_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztifwire__BRA__2__KET____DOT__stb_start_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztifwire__BRA__3__KET____DOT__stb_start_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__clk;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__valid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__gout;
    };
    struct {
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__gin;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__gout;
        CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__valid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__gsr;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__gout;
    };
    struct {
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__gin;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__gin;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__gout;
        CData/*2:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__gsr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__gout_r;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__reset;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__meas;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__meas_valid;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__core_arm_ready;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__meas_reg;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddr;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddr_cnt;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__dummybusy;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddr_r;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddr_r2;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddr_r3;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__din;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__dout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__dummybusy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddr;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddr_cnt;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__dummybusy;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddr_r;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddr_r2;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddr_r3;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__din;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__dout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__dummybusy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddr;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddr_cnt;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__dummybusy;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddr_r;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddr_r2;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddr_r3;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__din;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__dout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__dummybusy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__clk;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envaddr;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envaddr_cnt;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__dummybusy;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envaddr_r;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envaddr_r2;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envaddr_r3;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__din;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__dout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__dummybusy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envaddr;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envaddr_cnt;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__dummybusy;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envaddr_r;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envaddr_r2;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envaddr_r3;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__din;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__dout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__dummybusy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envaddr;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envaddr_cnt;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__dummybusy;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envaddr_r;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envaddr_r2;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envaddr_r3;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__din;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__dout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__dummybusy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envaddr;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envaddr_cnt;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__dummybusy;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envaddr_r;
    };
    struct {
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envaddr_r2;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envaddr_r3;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__din;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__dout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__dummybusy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envaddr;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envaddr_cnt;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__dummybusy;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envaddr_r;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envaddr_r2;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envaddr_r3;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__din;
        CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__dout;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__busy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__dummybusy;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__lastenv;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__gate;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__reset;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__valid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__valid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__valid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__valid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__valid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__valid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__valid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__valid;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__write_enable;
        CData/*7:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__read_addr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__write_enable;
        CData/*7:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__read_addr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__clk;
    };
    struct {
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__write_enable;
        CData/*7:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__read_addr;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__write_enable;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__clk;
        CData/*0:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__write_enable;
        CData/*0:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__we_accbuf__v0;
        CData/*0:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__we_accbuf__v1;
        CData/*0:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__we_accbuf__v2;
        CData/*0:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__we_accbuf__v3;
        CData/*0:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__we_accbuf__v4;
        CData/*0:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__we_accbuf__v5;
        CData/*0:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__we_accbuf__v6;
        CData/*0:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__we_accbuf__v7;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspif__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__0__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__1__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__2__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__3__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__4__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__5__KET____clk__0;
    };
    struct {
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__6__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__7__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__1__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__0__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__4__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__3__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__2__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__1__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__0__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__proc_core__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__proc_core__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__proc_core__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__proc_core__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__proc_core__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__0__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__1__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__2__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__3__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__4__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__5__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__6__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__7__KET____clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod__clk__0;
        CData/*0:0*/ __VactDidInit;
        CData/*0:0*/ __VactContinue;
        VL_IN16(mem_write_addr,15,0);
        VL_IN16(buf_read_addr,12,0);
        SData/*15:0*/ dsp_sim_toplevel__DOT__mem_write_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__buf_read_addr;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xoutslice;
    };
    struct {
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__xoutslice;
    };
    struct {
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__xoutslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__youtslice;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vout;
        SData/*15:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vout;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqaddr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddr_cnt;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddr_r;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddr_r2;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddr_r3;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__din;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__dout;
    };
    struct {
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqaddr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddr_cnt;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddr_r;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddr_r2;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddr_r3;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__din;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__dout;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqaddr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddr_cnt;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddr_r;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddr_r2;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddr_r3;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__din;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__dout;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__freqaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__freqaddr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envaddr_cnt;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envaddr_r;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envaddr_r2;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envaddr_r3;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__din;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__dout;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__freqaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__freqaddr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envaddr_cnt;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envaddr_r;
    };
    struct {
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envaddr_r2;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envaddr_r3;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__din;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__dout;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__freqaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__freqaddr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envaddr_cnt;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envaddr_r;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envaddr_r2;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envaddr_r3;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__din;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__dout;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__freqaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__freqaddr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envaddr_cnt;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envaddr_r;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envaddr_r2;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envaddr_r3;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__din;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__dout;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__freqaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envaddr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__freqaddr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envaddr_cnt;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__freqaddr_r;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__freqaddr_r2;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__freqaddr_r3;
        SData/*8:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__freqaddr_r4;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envaddr_r;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envaddr_r2;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envaddr_r3;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__din;
        SData/*11:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__dout;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__write_addr;
        SData/*10:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__write_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__write_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__read_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__read_addr;
    };
    struct {
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__write_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__read_addr;
        SData/*10:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__read_addr;
        SData/*9:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__write_addr;
        SData/*9:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__read_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__write_addr;
        SData/*10:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__write_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__write_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__read_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__write_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__read_addr;
        SData/*10:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__read_addr;
        SData/*9:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__write_addr;
        SData/*9:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__read_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__write_addr;
        SData/*10:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__write_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__write_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__read_addr;
        SData/*12:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__write_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__read_addr;
        SData/*10:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__write_addr;
        SData/*8:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__read_addr;
        SData/*9:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__write_addr;
        SData/*9:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__write_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__read_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__write_addr;
        SData/*11:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__read_addr;
        SData/*9:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__addr_accbuf__v0;
        SData/*9:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__addr_accbuf__v1;
        SData/*9:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__addr_accbuf__v2;
        SData/*9:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__addr_accbuf__v3;
        SData/*9:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__addr_accbuf__v4;
        SData/*9:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__addr_accbuf__v5;
        SData/*9:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__addr_accbuf__v6;
        SData/*9:0*/ __Vdlyvval__dsp_sim_toplevel__DOT__dspmod__DOT__addr_accbuf__v7;
        VL_IN(nshot,31,0);
        VL_IN(mem_write_data,31,0);
        IData/*31:0*/ dsp_sim_toplevel__DOT__nshot;
        IData/*31:0*/ dsp_sim_toplevel__DOT__mem_write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__nshot;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__shotcnt;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__nextshotcnt;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__currentshotcnt;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__state;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__nextstate;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xout;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yout;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__xout;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__yout;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqdata;
    };
    struct {
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqdata_r2;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__freqdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envdata_r2;
        VlWide<8>/*239:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqdata_r2;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__freqdata_r3;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envdata_r2;
        VlWide<12>/*359:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqdata_r2;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__freqdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envdata_r2;
        VlWide<8>/*239:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqdata_r2;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__freqdata_r3;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envdata_r2;
        VlWide<12>/*359:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqdata_r2;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__freqdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envdata_r2;
        VlWide<8>/*239:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqdata_r2;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__freqdata_r3;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envdata_r2;
        VlWide<12>/*359:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__freqdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__freqdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__freqdata_r2;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__freqdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envdata_r2;
        VlWide<8>/*239:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__freqdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__freqdata_r;
    };
    struct {
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__freqdata_r2;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__freqdata_r3;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envdata_r2;
        VlWide<12>/*359:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__freqdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__freqdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__freqdata_r2;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__freqdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envdata_r2;
        VlWide<8>/*239:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__freqdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__freqdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__freqdata_r2;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__freqdata_r3;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envdata_r2;
        VlWide<12>/*359:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__freqdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__freqdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__freqdata_r2;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__freqdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envdata_r2;
        VlWide<8>/*239:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__freqdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__freqdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__freqdata_r2;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__freqdata_r3;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envdata_r2;
        VlWide<12>/*359:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__freqdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__freqdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__freqdata_r2;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__freqdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envdata_r2;
        VlWide<8>/*239:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__freqdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__freqdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__freqdata_r2;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__freqdata_r3;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envdata_r2;
        VlWide<12>/*359:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__freqdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__freqdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__freqdata_r2;
    };
    struct {
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__freqdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envdata_r2;
        VlWide<8>/*239:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__freqdata;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__freqdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__freqdata_r2;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__freqdata_r3;
        IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envdata_r;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envdata_r3;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envdata_r2;
        VlWide<12>/*359:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__usual__DOT__shifter;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multix;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__multiy;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multix;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__multiy;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multix;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__multiy;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multix;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__multiy;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multix;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__multiy;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multix;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__multiy;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multix;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__multiy;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multix;
        VlWide<8>/*255:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__multiy;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__write_data;
        VlWide<4>/*127:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__write_data;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__write_data;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__write_data;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__write_data;
        VlWide<4>/*127:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__write_data;
        VlWide<4>/*127:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__write_data;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__write_data;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__write_data;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__write_data;
        VlWide<4>/*127:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__write_data;
        VlWide<4>/*127:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__write_data;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__write_data;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__read_data;
    };
    struct {
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__write_data;
        VlWide<16>/*511:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__write_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__read_data;
        IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__write_data;
        VlWide<4>/*127:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__read_data;
        IData/*31:0*/ __VstlIterCount;
        IData/*31:0*/ __VicoIterCount;
        IData/*31:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__1__KET____state__0;
        IData/*31:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__0__KET____state__0;
        IData/*31:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__4__KET____state__0;
        IData/*31:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__3__KET____state__0;
        IData/*31:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__2__KET____state__0;
        IData/*31:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__1__KET____state__0;
        IData/*31:0*/ __Vtrigprevexpr___TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__0__KET____state__0;
        IData/*31:0*/ __VactIterCount;
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__mixbb1;
        QData/*63:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__mixbb2;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__busy_sr;
        QData/*41:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__busy_sr;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__write_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__read_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__write_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__read_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__write_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__read_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__write_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__read_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__write_data;
        QData/*63:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__read_data;
        VL_IN64(adc[2],63,0);
        VL_OUTW(dac[16],255,0,8);
        VL_OUT64(acc_read_data[8],63,0);
        VL_OUT64(acq_read_data[2],63,0);
        VlUnpacked<QData/*63:0*/, 2> dsp_sim_toplevel__DOT__adc;
        VlUnpacked<VlWide<8>/*255:0*/, 16> dsp_sim_toplevel__DOT__dac;
        VlUnpacked<QData/*63:0*/, 8> dsp_sim_toplevel__DOT__acc_read_data;
        VlUnpacked<QData/*63:0*/, 2> dsp_sim_toplevel__DOT__acq_read_data;
        VlUnpacked<CData/*3:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__state_dbg;
        VlUnpacked<CData/*3:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__nextstate_dbg;
        VlUnpacked<VlWide<8>/*255:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin1;
        VlUnpacked<VlWide<8>/*255:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin1;
        VlUnpacked<VlWide<8>/*255:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__yin;
        VlUnpacked<VlWide<8>/*255:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout1__xin;
        VlUnpacked<VlWide<8>/*255:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvxin2;
        VlUnpacked<VlWide<8>/*255:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvyin2;
        VlUnpacked<VlWide<8>/*255:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout2__yin;
        VlUnpacked<VlWide<8>/*255:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT____Vcellinp__rdrvelemout2__xin;
    };
    struct {
        VlUnpacked<QData/*63:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__adc;
        VlUnpacked<QData/*63:0*/, 16> dsp_sim_toplevel__DOT__dspmod__DOT__dacundersample;
        VlUnpacked<QData/*63:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__data_accbuf;
        VlUnpacked<SData/*9:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__addr_accbuf;
        VlUnpacked<SData/*9:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__addr_sdbuf;
        VlUnpacked<CData/*0:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__locklast_accbuf;
        VlUnpacked<CData/*0:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__locklast_sdbuf;
        VlUnpacked<CData/*0:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__we_accbuf;
        VlUnpacked<CData/*0:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__we_sdbuf;
        VlUnpacked<CData/*0:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__nn_idle;
        VlUnpacked<CData/*0:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__nn_ready;
        VlUnpacked<CData/*0:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__nn_done;
        VlUnpacked<IData/*17:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__inference_prob;
        VlUnpacked<CData/*0:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__inference_state;
        VlUnpacked<VlWide<8>/*255:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__dac;
        VlUnpacked<VlWide<8>/*255:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__xin;
        VlUnpacked<VlWide<8>/*255:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__yin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin;
    };
    struct {
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w;
    };
    struct {
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vtemp;
    };
    struct {
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin;
    };
    struct {
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 4>, 3> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__l1__BRA__0__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__l1__BRA__1__KET____DOT__vtemp_w;
        VlUnpacked<SData/*15:0*/, 4> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__l1__BRA__2__KET____DOT__vtemp_w;
        VlUnpacked<VlWide<8>/*255:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__xin;
        VlUnpacked<VlWide<8>/*255:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__yin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__0__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__1__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__2__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__3__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__4__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__5__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__6__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__7__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__8__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__9__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__10__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__xinslice;
    };
    struct {
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__11__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__12__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__13__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__14__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__xinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__yinslice;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumx__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT____Vcellinp__stepslice__BRA__15__KET____DOT__sumy__vin;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__vtemp;
    };
    struct {
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__vtemp;
        VlUnpacked<SData/*15:0*/, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin;
        VlUnpacked<SData/*15:0*/, 1> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vin_w;
        VlUnpacked<VlUnpacked<SData/*15:0*/, 2>, 2> dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__vtemp;
        VlUnpacked<CData/*2:0*/, 8> dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__meas_read_addr;
        VlUnpacked<IData/*31:0*/, 8192> dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__data;
        VlUnpacked<SData/*10:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 4096> dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__data;
        VlUnpacked<CData/*7:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 8192> dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__data;
        VlUnpacked<SData/*8:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 4096> dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__data;
        VlUnpacked<SData/*11:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 8192> dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__data;
        VlUnpacked<SData/*8:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 4096> dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__data;
        VlUnpacked<SData/*11:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__cur_read_addr;
    };
    struct {
        VlUnpacked<IData/*31:0*/, 2048> dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__data;
        VlUnpacked<SData/*8:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__cur_read_addr;
        VlUnpacked<QData/*63:0*/, 1024> dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__data;
        VlUnpacked<SData/*9:0*/, 1> dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 8192> dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__data;
        VlUnpacked<SData/*10:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 4096> dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__data;
        VlUnpacked<CData/*7:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 8192> dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__data;
        VlUnpacked<SData/*8:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 4096> dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__data;
        VlUnpacked<SData/*11:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 8192> dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__data;
        VlUnpacked<SData/*8:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 4096> dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__data;
        VlUnpacked<SData/*11:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 2048> dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__data;
        VlUnpacked<SData/*8:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__cur_read_addr;
        VlUnpacked<QData/*63:0*/, 1024> dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__data;
        VlUnpacked<SData/*9:0*/, 1> dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 8192> dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__data;
        VlUnpacked<SData/*10:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 4096> dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__data;
        VlUnpacked<CData/*7:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 8192> dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__data;
        VlUnpacked<SData/*8:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 4096> dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__data;
        VlUnpacked<SData/*11:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 8192> dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__data;
        VlUnpacked<SData/*8:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 4096> dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__data;
        VlUnpacked<SData/*11:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__cur_read_addr;
        VlUnpacked<IData/*31:0*/, 2048> dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__data;
        VlUnpacked<SData/*8:0*/, 2> dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__cur_read_addr;
        VlUnpacked<QData/*63:0*/, 1024> dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__data;
        VlUnpacked<SData/*9:0*/, 1> dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__cur_read_addr;
        VlUnpacked<QData/*63:0*/, 4096> dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__data;
        VlUnpacked<SData/*11:0*/, 1> dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__cur_read_addr;
        VlUnpacked<QData/*63:0*/, 4096> dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__data;
        VlUnpacked<SData/*11:0*/, 1> dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__cur_read_addr;
    };
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<72> __VactTriggered;
    VlTriggerVec<72> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vtop__Syms* const vlSymsp;

    // PARAMETERS
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_acqbuf0 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_acqbuf1 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_command0 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_command1 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_command2 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_command3 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_command4 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_command5 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_command6 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_command7 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvfreq0 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvfreq1 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvfreq2 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvfreq3 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvfreq4 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvfreq5 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvfreq6 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvfreq7 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvfreq0 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvfreq1 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvfreq2 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvfreq3 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvfreq4 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvfreq5 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvfreq6 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvfreq7 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_dacmon0 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_dacmon1 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_dacmon2 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_dacmon3 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvenv0 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvenv1 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvenv2 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvenv3 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvenv4 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvenv5 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvenv6 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_qdrvenv7 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdloenv0 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdloenv1 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdloenv2 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdloenv3 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdloenv4 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdloenv5 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdloenv6 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdloenv7 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvenv0 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvenv1 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvenv2 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvenv3 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvenv4 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvenv5 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvenv6 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdrvenv7 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_accbuf0 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_accbuf1 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_accbuf2 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_accbuf3 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_accbuf4 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_accbuf5 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_accbuf6 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_accbuf7 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdlofreq0 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdlofreq1 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdlofreq2 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdlofreq3 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdlofreq4 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdlofreq5 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdlofreq6 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_rdlofreq7 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_sdbuf0 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_sdbuf1 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_sdbuf2 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_sdbuf3 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_sdbuf4 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_sdbuf5 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_sdbuf6 = 0U;
    static constexpr CData/*7:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__INIT_sdbuf7 = 0U;
    static constexpr CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__IDLE = 0U;
    static constexpr CData/*1:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__READY = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__DEBUG = 0x74727565U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__LB1_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__LB1_ADDRWIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__LB2_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__LB2_ADDRWIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__LB3_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__LB3_ADDRWIDTH = 0x00000014U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__LB4_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__LB4_ADDRWIDTH = 0x00000014U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__DAC_AXIS_DATAWIDTH = 0x00000100U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__ADC_AXIS_DATAWIDTH = 0x00000040U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__BRAMADDRWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__NPROC = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__NADC = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__NDLO1 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__NDLO2 = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__NDAC = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__NDACMON = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__NACQ = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDLOINTPRATIO = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDRVINTPRATIO = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__NCFGRESETN = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__NDSPRESETN = 0x0000002aU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__NPSRESETN = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__NADC3RESETN = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__ACCBUF_R_ADDRWIDTH = 0x0000000bU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__ACCBUF_R_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__ACCBUF_R_DEPTH = 0x00000800U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__ACCBUF_W_ADDRWIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__ACCBUF_W_DATAWIDTH = 0x00000040U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__ACCBUF_W_DEPTH = 0x00000400U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__ACQBUF_R_ADDRWIDTH = 0x0000000dU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__ACQBUF_R_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__ACQBUF_R_DEPTH = 0x00002000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__ACQBUF_W_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__ACQBUF_W_DATAWIDTH = 0x00000040U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__ACQBUF_W_DEPTH = 0x00001000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__COMMAND_R_ADDRWIDTH = 0x0000000bU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__COMMAND_R_DATAWIDTH = 0x00000080U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__COMMAND_R_DEPTH = 0x00000800U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__COMMAND_W_ADDRWIDTH = 0x0000000dU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__COMMAND_W_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__COMMAND_W_DEPTH = 0x00002000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__DACMON_R_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__DACMON_R_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__DACMON_R_DEPTH = 0x00001000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__DACMON_W_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__DACMON_W_DATAWIDTH = 0x00000100U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__DACMON_W_DEPTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__QDRVENV_R_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__QDRVENV_R_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__QDRVENV_R_DEPTH = 0x00000100U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__QDRVENV_W_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__QDRVENV_W_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__QDRVENV_W_DEPTH = 0x00001000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__QDRVFREQ_R_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__QDRVFREQ_R_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__QDRVFREQ_R_DEPTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__QDRVFREQ_W_ADDRWIDTH = 0x0000000dU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__QDRVFREQ_W_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__QDRVFREQ_W_DEPTH = 0x00002000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDLOENV_R_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDLOENV_R_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDLOENV_R_DEPTH = 0x00001000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDLOENV_W_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDLOENV_W_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDLOENV_W_DEPTH = 0x00001000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDLOFREQ_R_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDLOFREQ_R_DATAWIDTH = 0x00000080U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDLOFREQ_R_DEPTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDLOFREQ_W_ADDRWIDTH = 0x0000000bU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDLOFREQ_W_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDLOFREQ_W_DEPTH = 0x00000800U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDRVENV_R_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDRVENV_R_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDRVENV_R_DEPTH = 0x00001000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDRVENV_W_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDRVENV_W_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDRVENV_W_DEPTH = 0x00001000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDRVFREQ_R_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDRVFREQ_R_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDRVFREQ_R_DEPTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDRVFREQ_W_ADDRWIDTH = 0x0000000dU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDRVFREQ_W_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__RDRVFREQ_W_DEPTH = 0x00002000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__SDBUF_R_ADDRWIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__SDBUF_R_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__SDBUF_R_DEPTH = 0x00000400U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__SDBUF_W_ADDRWIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__SDBUF_W_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__SDBUF_W_DEPTH = 0x00000400U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__DEBUG = 0x74727565U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__LB1_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__LB1_ADDRWIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__LB2_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__LB2_ADDRWIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__LB3_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__LB3_ADDRWIDTH = 0x00000014U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__LB4_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__LB4_ADDRWIDTH = 0x00000014U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__DAC_AXIS_DATAWIDTH = 0x00000100U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__ADC_AXIS_DATAWIDTH = 0x00000040U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__BRAMADDRWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__NPROC = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__NADC = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__NDLO1 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__NDLO2 = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__NDAC = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__NDACMON = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__NACQ = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDLOINTPRATIO = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDRVINTPRATIO = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__NCFGRESETN = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__NDSPRESETN = 0x0000002aU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__NPSRESETN = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__NADC3RESETN = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__ACCBUF_R_ADDRWIDTH = 0x0000000bU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__ACCBUF_R_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__ACCBUF_R_DEPTH = 0x00000800U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__ACCBUF_W_ADDRWIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__ACCBUF_W_DATAWIDTH = 0x00000040U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__ACCBUF_W_DEPTH = 0x00000400U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__ACQBUF_R_ADDRWIDTH = 0x0000000dU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__ACQBUF_R_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__ACQBUF_R_DEPTH = 0x00002000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__ACQBUF_W_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__ACQBUF_W_DATAWIDTH = 0x00000040U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__ACQBUF_W_DEPTH = 0x00001000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__COMMAND_R_ADDRWIDTH = 0x0000000bU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__COMMAND_R_DATAWIDTH = 0x00000080U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__COMMAND_R_DEPTH = 0x00000800U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__COMMAND_W_ADDRWIDTH = 0x0000000dU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__COMMAND_W_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__COMMAND_W_DEPTH = 0x00002000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__DACMON_R_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__DACMON_R_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__DACMON_R_DEPTH = 0x00001000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__DACMON_W_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__DACMON_W_DATAWIDTH = 0x00000100U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__DACMON_W_DEPTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__QDRVENV_R_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__QDRVENV_R_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__QDRVENV_R_DEPTH = 0x00000100U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__QDRVENV_W_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__QDRVENV_W_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__QDRVENV_W_DEPTH = 0x00001000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__QDRVFREQ_R_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__QDRVFREQ_R_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__QDRVFREQ_R_DEPTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__QDRVFREQ_W_ADDRWIDTH = 0x0000000dU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__QDRVFREQ_W_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__QDRVFREQ_W_DEPTH = 0x00002000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDLOENV_R_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDLOENV_R_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDLOENV_R_DEPTH = 0x00001000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDLOENV_W_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDLOENV_W_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDLOENV_W_DEPTH = 0x00001000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDLOFREQ_R_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDLOFREQ_R_DATAWIDTH = 0x00000080U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDLOFREQ_R_DEPTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDLOFREQ_W_ADDRWIDTH = 0x0000000bU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDLOFREQ_W_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDLOFREQ_W_DEPTH = 0x00000800U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDRVENV_R_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDRVENV_R_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDRVENV_R_DEPTH = 0x00001000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDRVENV_W_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDRVENV_W_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDRVENV_W_DEPTH = 0x00001000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDRVFREQ_R_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDRVFREQ_R_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDRVFREQ_R_DEPTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDRVFREQ_W_ADDRWIDTH = 0x0000000dU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDRVFREQ_W_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__RDRVFREQ_W_DEPTH = 0x00002000U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__SDBUF_R_ADDRWIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__SDBUF_R_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__SDBUF_R_DEPTH = 0x00000400U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__SDBUF_W_ADDRWIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__SDBUF_W_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__SDBUF_W_DEPTH = 0x00000400U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__TCNTWIDTH = 0x0000001bU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__NDLO = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__STATEDISC_IN_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__STATEDISC_OUT_DATAWIDTH = 0x00000012U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__DATAWIDTH = 0x00000100U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__SLICEWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__NITEM = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__NITEMLOG = 3U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout1__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__NITEM2 = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__DATAWIDTH = 0x00000100U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__SLICEWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumx__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__0__KET____DOT__sumy__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumx__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__1__KET____DOT__sumy__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumx__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__2__KET____DOT__sumy__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumx__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__3__KET____DOT__sumy__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumx__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__4__KET____DOT__sumy__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumx__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__5__KET____DOT__sumy__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumx__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__6__KET____DOT__sumy__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumx__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__7__KET____DOT__sumy__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumx__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__8__KET____DOT__sumy__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumx__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__9__KET____DOT__sumy__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumx__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__10__KET____DOT__sumy__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumx__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__11__KET____DOT__sumy__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumx__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__12__KET____DOT__sumy__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumx__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__13__KET____DOT__sumy__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumx__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__14__KET____DOT__sumy__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumx__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__DWIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__NITEM = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__NITEMLOG = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelemout2__DOT__stepslice__BRA__15__KET____DOT__sumy__DOT__NITEM2 = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__N_CORES = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__fproc__DOT__N_MEAS = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ENV_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ENV_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__INTPRATIO = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__DW = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__LEN = 0x0000001eU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ENV_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ENV_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__INTPRATIO = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__DW = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__LEN = 0x0000001eU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ENV_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ENV_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__INTPRATIO = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__DW = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__LEN = 0x0000001eU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ENV_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ENV_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__INTPRATIO = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__DW = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__LEN = 0x0000001eU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ENV_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ENV_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__INTPRATIO = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__DW = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__LEN = 0x0000001eU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ENV_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ENV_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__INTPRATIO = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__DW = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__LEN = 0x0000001eU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ENV_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ENV_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__INTPRATIO = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__DW = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__LEN = 0x0000001eU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ENV_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ENV_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__INTPRATIO = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__DW = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__LEN = 0x0000001eU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ENV_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ENV_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__INTPRATIO = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__DW = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__LEN = 0x0000001eU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ENV_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ENV_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__INTPRATIO = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__DW = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__LEN = 0x0000001eU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ENV_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ENV_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__INTPRATIO = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__DW = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__LEN = 0x0000001eU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ENV_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ENV_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__INTPRATIO = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__DW = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__LEN = 0x0000001eU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ENV_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ENV_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__INTPRATIO = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__DW = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__LEN = 0x0000001eU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ENV_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ENV_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__INTPRATIO = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__DW = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__LEN = 0x0000001eU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ENV_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ENV_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__INTPRATIO = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__DW = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__envaddrdelay__DOT__LEN = 0x0000001eU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ENV_ADDRWIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ENV_DATAWIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__INTPRATIO = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__DW = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__envaddrdelay__DOT__LEN = 0x0000001eU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__ENV_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__ENV_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__0__KET____DOT__qdrvout__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__ENV_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__ENV_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__1__KET____DOT__qdrvout__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__ENV_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__ENV_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__2__KET____DOT__qdrvout__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__ENV_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__ENV_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__3__KET____DOT__qdrvout__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__ENV_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__ENV_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__4__KET____DOT__qdrvout__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__ENV_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__ENV_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__5__KET____DOT__qdrvout__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__ENV_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__ENV_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__6__KET____DOT__qdrvout__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__ENV_ADDRWIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__ENV_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__FREQ_ADDRWIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__FREQ_DATAWIDTH = 0x00000200U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__dspmod__DOT__qdrvouts__BRA__7__KET____DOT__qdrvout__DOT__NSLICE = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__N_DIN_TO_DOUT = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__DOUT_ADDR_WIDTH = 0x0000000bU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__cmd_mem__DOT__LOG_DIN_TO_DOUT = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__N_DIN_TO_DOUT = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__DOUT_ADDR_WIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_qdrv__DOT__LOG_DIN_TO_DOUT = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__N_DIN_TO_DOUT = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__DOUT_ADDR_WIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_qdrv__DOT__LOG_DIN_TO_DOUT = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__N_DIN_TO_DOUT = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__DOUT_ADDR_WIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdrv__DOT__LOG_DIN_TO_DOUT = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__N_DIN_TO_DOUT = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__DOUT_ADDR_WIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdrv__DOT__LOG_DIN_TO_DOUT = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__N_DIN_TO_DOUT = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__DOUT_ADDR_WIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__env_mem_rdlo__DOT__LOG_DIN_TO_DOUT = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__N_DIN_TO_DOUT = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__DOUT_ADDR_WIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__freq_mem_rdlo__DOT__LOG_DIN_TO_DOUT = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__DIN_WIDTH = 0x00000040U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__N_DIN_TO_DOUT = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__DOUT_ADDR_WIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__READ_LATENCY = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__0__KET____DOT__acc_buf__DOT__LOG_DIN_TO_DOUT = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__N_DIN_TO_DOUT = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__DOUT_ADDR_WIDTH = 0x0000000bU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__cmd_mem__DOT__LOG_DIN_TO_DOUT = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__N_DIN_TO_DOUT = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__DOUT_ADDR_WIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_qdrv__DOT__LOG_DIN_TO_DOUT = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__N_DIN_TO_DOUT = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__DOUT_ADDR_WIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_qdrv__DOT__LOG_DIN_TO_DOUT = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__N_DIN_TO_DOUT = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__DOUT_ADDR_WIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdrv__DOT__LOG_DIN_TO_DOUT = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__N_DIN_TO_DOUT = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__DOUT_ADDR_WIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdrv__DOT__LOG_DIN_TO_DOUT = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__N_DIN_TO_DOUT = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__DOUT_ADDR_WIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__env_mem_rdlo__DOT__LOG_DIN_TO_DOUT = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__N_DIN_TO_DOUT = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__DOUT_ADDR_WIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__freq_mem_rdlo__DOT__LOG_DIN_TO_DOUT = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__DIN_WIDTH = 0x00000040U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__N_DIN_TO_DOUT = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__DOUT_ADDR_WIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__READ_LATENCY = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__1__KET____DOT__acc_buf__DOT__LOG_DIN_TO_DOUT = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__N_DIN_TO_DOUT = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__DOUT_ADDR_WIDTH = 0x0000000bU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__cmd_mem__DOT__LOG_DIN_TO_DOUT = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__N_DIN_TO_DOUT = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__DOUT_ADDR_WIDTH = 8U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_qdrv__DOT__LOG_DIN_TO_DOUT = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__N_DIN_TO_DOUT = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__DOUT_ADDR_WIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_qdrv__DOT__LOG_DIN_TO_DOUT = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__N_DIN_TO_DOUT = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__DOUT_ADDR_WIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdrv__DOT__LOG_DIN_TO_DOUT = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__N_DIN_TO_DOUT = 0x00000010U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__DOUT_ADDR_WIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdrv__DOT__LOG_DIN_TO_DOUT = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__N_DIN_TO_DOUT = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__DOUT_ADDR_WIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__env_mem_rdlo__DOT__LOG_DIN_TO_DOUT = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__DIN_WIDTH = 0x00000020U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__N_DIN_TO_DOUT = 4U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__DOUT_ADDR_WIDTH = 9U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__READ_LATENCY = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__freq_mem_rdlo__DOT__LOG_DIN_TO_DOUT = 2U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__DIN_WIDTH = 0x00000040U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__N_DIN_TO_DOUT = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__DOUT_ADDR_WIDTH = 0x0000000aU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__READ_LATENCY = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk1__BRA__2__KET____DOT__acc_buf__DOT__LOG_DIN_TO_DOUT = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__DIN_WIDTH = 0x00000040U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__N_DIN_TO_DOUT = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__DOUT_ADDR_WIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__READ_LATENCY = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__0__KET____DOT__acq_buf__DOT__LOG_DIN_TO_DOUT = 0U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__DIN_WIDTH = 0x00000040U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__N_DIN_TO_DOUT = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__DOUT_ADDR_WIDTH = 0x0000000cU;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__READ_LATENCY = 1U;
    static constexpr IData/*31:0*/ dsp_sim_toplevel__DOT__genblk2__BRA__1__KET____DOT__acq_buf__DOT__LOG_DIN_TO_DOUT = 0U;

    // CONSTRUCTORS
    Vtop___024root(Vtop__Syms* symsp, const char* v__name);
    ~Vtop___024root();
    VL_UNCOPYABLE(Vtop___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
