// Seed: 1298767758
module module_0 (
    input wire id_0
    , id_10,
    output tri0 id_1,
    output wor id_2,
    input supply1 id_3,
    input uwire id_4,
    output wor id_5,
    input supply0 id_6,
    output supply0 id_7,
    input supply1 id_8
);
  wire id_11;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wire id_2,
    output supply0 id_3
);
  assign id_2 = id_1;
  wor id_5 = 1'd0 - 1, id_6;
  assign id_6 = id_0 + ~1;
  assign id_5 = (id_5 & "");
  generate
  endgenerate
  wire id_7;
  rtran (id_6, 1);
  wire id_8;
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_1,
      id_1,
      id_2,
      id_1,
      id_3,
      id_1
  );
  wire id_11;
endmodule
