{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633283893587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633283893588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  3 20:58:13 2021 " "Processing started: Sun Oct  3 20:58:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633283893588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633283893588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lesson_5f_1 -c lesson_5f_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lesson_5f_1 -c lesson_5f_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633283893588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633283893734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633283893734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loader/synthesis/loader.v 1 1 " "Found 1 design units, including 1 entities, in source file loader/synthesis/loader.v" { { "Info" "ISGN_ENTITY_NAME" "1 loader " "Found entity 1: loader" {  } { { "loader/synthesis/loader.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_1/loader/synthesis/loader.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633283902298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633283902298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loader/synthesis/submodules/altera_serial_flash_loader.v 1 1 " "Found 1 design units, including 1 entities, in source file loader/synthesis/submodules/altera_serial_flash_loader.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_serial_flash_loader " "Found entity 1: altera_serial_flash_loader" {  } { { "loader/synthesis/submodules/altera_serial_flash_loader.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_1/loader/synthesis/submodules/altera_serial_flash_loader.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633283902299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633283902299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_5f_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lesson_5f_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lesson_5f_1 " "Found entity 1: lesson_5f_1" {  } { { "lesson_5f_1.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_1/lesson_5f_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633283902300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633283902300 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lesson_5f_1 " "Elaborating entity \"lesson_5f_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633283902351 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633283902800 ""}
{ "Warning" "WFTM_FTM_IGNORED_MAX_FANOUT_HDR" "" "Ignored Maximum Fan-Out assignment" { { "Warning" "WFTM_FTM_IGNORED_MAX_FANOUT" "clk~buf0 " "Ignored Maximum Fan-Out logic option for node \"clk~buf0\"" {  } { { "lesson_5f_1.v" "" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_1/lesson_5f_1.v" 9 -1 0 } }  } 0 18060 "Ignored Maximum Fan-Out logic option for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633283903123 ""}  } {  } 0 18059 "Ignored Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1633283903123 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "clk~buf0 " "Logic cell \"clk~buf0\"" {  } { { "lesson_5f_1.v" "clk~buf0" { Text "/home/yauheni/intelFPGA_lite/18.1/lesson_5f_1/lesson_5f_1.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1633283903128 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1633283903128 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_serial_flash_loader 16 " "Ignored 16 assignments for entity \"altera_serial_flash_loader\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1633283903131 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "loader 16 " "Ignored 16 assignments for entity \"loader\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1633283903131 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633283903199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633283903199 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633283903228 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633283903228 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633283903228 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633283903228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "982 " "Peak virtual memory: 982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633283903233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  3 20:58:23 2021 " "Processing ended: Sun Oct  3 20:58:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633283903233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633283903233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633283903233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633283903233 ""}
