warning: for p.o. reduction to be valid the never claim must be stutter-invariant
(never claims generated from LTL formulae are stutter-invariant)

(Spin Version 6.4.5 -- 1 January 2016)
	+ Partial Order Reduction
	+ Compression

Full statespace search for:
	never claim         	+ (never_0)
	assertion violations	+ (if within scope of claim)
	acceptance   cycles 	+ (fairness disabled)
	invalid end states	- (disabled by never claim)

State-vector 108 byte, depth reached 163, errors: 0
      149 states, stored
      188 states, matched
      337 transitions (= stored+matched)
      882 atomic steps
hash conflicts:         0 (resolved)

Stats on memory usage (in Megabytes):
    0.020	equivalent memory usage for states (stored*(State-vector + overhead))
    0.487	actual memory usage for states
  128.000	memory used for hash table (-w24)
    0.534	memory used for DFS stack (-m10000)
  128.925	total actual memory usage


nr of templates: [ 0:globals 1:chans 2:procs ]
collapse counts: [ 0:82 2:11 3:1 ]
unreached in init
	output.pml:243, state 136, "(1)"
	output.pml:262, state 181, "(1)"
	output.pml:301, state 248, "running[2] = 1"
	output.pml:302, state 249, "T2_X0 = T0_X0"
	output.pml:303, state 250, "T2_X0_1 = T0_X0_1"
	output.pml:304, state 251, "T2_X0_2 = T0_X0_2"
	output.pml:305, state 252, "T2_X0_3 = T0_X0_3"
	output.pml:306, state 253, "T2_X0_4 = T0_X0_4"
	output.pml:307, state 254, "T2_X0_5 = T0_X0_5"
	output.pml:308, state 255, "T2_X0_5_1 = T0_X0_5_1"
	output.pml:309, state 256, "T2_X0_5_2 = T0_X0_5_2"
	output.pml:310, state 257, "T2_X1 = T0_X1"
	output.pml:311, state 258, "T2_X2 = T0_X2"
	output.pml:312, state 259, "T2_X3 = T0_X3"
	output.pml:313, state 260, "T2_X4 = 0"
	output.pml:314, state 261, "T2_X5 = 0"
	output.pml:315, state 262, "T2_X5_1 = 0"
	output.pml:316, state 263, "T2_X5_2 = 0"
	output.pml:317, state 264, "T2_X6 = 0"
	output.pml:338, state 285, "running[1] = 0"
	output.pml:339, state 286, "T0_X5 = T1_X0"
	output.pml:340, state 287, "T0_X5_1 = T1_X0_1"
	output.pml:341, state 288, "T0_X5_2 = T1_X0_2"
	output.pml:342, state 289, "T0_X5_3 = T1_X0_3"
	output.pml:343, state 290, "T0_X5_3_1 = T1_X0_3_1"
	output.pml:344, state 291, "T0_X5_4 = T1_X0_4"
	output.pml:345, state 292, "T0_X5_4_1 = T1_X0_4_1"
	output.pml:349, state 296, "running[2] = 0"
	output.pml:350, state 297, "T0_X6 = T2_X6"
	output.pml:354, state 301, "running[3] = 0"
	output.pml:355, state 302, "T0_X6 = T3_X4"
	output.pml:364, state 311, "T1_X0 = CONST_NULL"
	output.pml:365, state 314, "T1_X0_1 = 13"
	output.pml:366, state 317, "T1_X0_2 = 13"
	output.pml:367, state 320, "T1_X0_3 = CONST_NULL"
	output.pml:368, state 323, "T1_X0_3_1 = 13"
	output.pml:369, state 326, "T1_X0_4 = CONST_NULL"
	output.pml:370, state 329, "T1_X0_4_1 = 13"
	output.pml:371, state 332, "T1_X1 = CONST_NULL"
	output.pml:372, state 335, "T1_X1_1 = 13"
	output.pml:373, state 338, "T1_X1_2 = 13"
	output.pml:374, state 341, "T1_X1_3 = 13"
	output.pml:375, state 344, "T1_X1_3_1 = 13"
	output.pml:376, state 347, "T1_X1_4 = 13"
	output.pml:377, state 350, "T1_X1_4_1 = 13"
	output.pml:380, state 353, "(1)"
	output.pml:380, state 354, "(((T1_X0!=CONST_NULL)&&1))"
	output.pml:385, state 360, "T1_X0 = CONST_NULL"
	output.pml:386, state 363, "T1_X0_1 = 13"
	output.pml:387, state 366, "T1_X0_2 = 13"
	output.pml:388, state 369, "T1_X0_3 = CONST_NULL"
	output.pml:389, state 372, "T1_X0_3_1 = 13"
	output.pml:390, state 375, "T1_X0_4 = CONST_NULL"
	output.pml:391, state 378, "T1_X0_4_1 = 13"
	output.pml:392, state 381, "T1_X1 = CONST_NULL"
	output.pml:393, state 384, "T1_X1_1 = 13"
	output.pml:394, state 387, "T1_X1_2 = 13"
	output.pml:395, state 390, "T1_X1_3 = 13"
	output.pml:396, state 393, "T1_X1_3_1 = 13"
	output.pml:397, state 396, "T1_X1_4 = 13"
	output.pml:398, state 399, "T1_X1_4_1 = 13"
	output.pml:401, state 402, "(1)"
	output.pml:401, state 403, "((T1_X0!=CONST_NULL))"
	output.pml:422, state 451, "(1)"
	output.pml:428, state 460, "ready[1] = 1"
	output.pml:437, state 478, "T2_X6 = S9"
	output.pml:437, state 478, "T2_X6 = S8"
	output.pml:437, state 478, "T2_X6 = S7"
	output.pml:437, state 478, "T2_X6 = S5"
	output.pml:437, state 478, "T2_X6 = S3"
	output.pml:437, state 478, "T2_X6 = S2"
	output.pml:437, state 478, "T2_X6 = S1"
	output.pml:437, state 478, "T2_X6 = S6"
	output.pml:437, state 478, "T2_X6 = S4"
	output.pml:437, state 478, "T2_X6 = S0"
	output.pml:440, state 481, "(1)"
	output.pml:440, state 482, "((((T2_X6!=S6)&&(T2_X5!=CONST_NULL))&&(T2_X4!=S0)))"
	output.pml:445, state 488, "T2_X4 = S0"
	output.pml:446, state 491, "T2_X5 = CONST_NULL"
	output.pml:447, state 494, "T2_X5_1 = S0"
	output.pml:448, state 497, "T2_X5_2 = S0"
	output.pml:449, state 509, "T2_X6 = S9"
	output.pml:449, state 509, "T2_X6 = S8"
	output.pml:449, state 509, "T2_X6 = S7"
	output.pml:449, state 509, "T2_X6 = S5"
	output.pml:449, state 509, "T2_X6 = S3"
	output.pml:449, state 509, "T2_X6 = S2"
	output.pml:449, state 509, "T2_X6 = S1"
	output.pml:449, state 509, "T2_X6 = S6"
	output.pml:449, state 509, "T2_X6 = S4"
	output.pml:449, state 509, "T2_X6 = S0"
	output.pml:452, state 512, "(1)"
	output.pml:452, state 513, "((((((T2_X5_1==T2_X1)&&((T2_X5_1!=CONST_NULL)&&(T2_X1!=CONST_NULL)))&&((T2_X5_2==T2_X4)&&((T2_X5_2!=CONST_NULL)&&(T2_X4!=CONST_NULL))))||((T2_X0==CONST_NULL)||(((((T2_X0_4==T2_X4)&&((T2_X0_4!=CONST_NULL)&&(T2_X4!=CONST_NULL)))&&((T2_X0_5==T2_X5)&&((((T2_X0_5!=CONST_NULL)&&(T2_X5!=CONST_NULL))&&((T2_X0_5_1==T2_X5_1)&&((T2_X0_5_1!=CONST_NULL)&&(T2_X5_1!=CONST_NULL))))&&((T2_X0_5_2==T2_X5_2)&&((T2_X0_5_2!=CONST_NULL)&&(T2_X5_2!=CONST_NULL))))))&&((T2_X5_1==T2_X1)&&((T2_X5_1!=CONST_NULL)&&(T2_X1!=CONST_NULL))))&&((T2_X5_2==T2_X4)&&((T2_X5_2!=CONST_NULL)&&(T2_X4!=CONST_NULL))))))&&(T2_X6==S7)))"
	output.pml:457, state 528, "T2_X6 = S9"
	output.pml:457, state 528, "T2_X6 = S8"
	output.pml:457, state 528, "T2_X6 = S7"
	output.pml:457, state 528, "T2_X6 = S5"
	output.pml:457, state 528, "T2_X6 = S3"
	output.pml:457, state 528, "T2_X6 = S2"
	output.pml:457, state 528, "T2_X6 = S1"
	output.pml:457, state 528, "T2_X6 = S6"
	output.pml:457, state 528, "T2_X6 = S4"
	output.pml:457, state 528, "T2_X6 = S0"
	output.pml:460, state 531, "(1)"
	output.pml:460, state 532, "((T2_X6==S5))"
	output.pml:435, state 535, "((((T2_X6!=S4)&&(T2_X6!=S2))&&(T2_X6!=S5)))"
	output.pml:435, state 535, "(((T2_X5==CONST_NULL)&&(T2_X6==S6)))"
	output.pml:435, state 535, "((T2_X6==S6))"
	output.pml:466, state 540, "ready[2] = 1"
	output.pml:488, state 568, "(1)"
	output.pml:494, state 577, "running[4] = 1"
	output.pml:495, state 578, "T4_X0 = T3_X0"
	output.pml:496, state 579, "T4_X0_1 = T3_X0_1"
	output.pml:497, state 580, "T4_X0_2 = T3_X0_2"
	output.pml:498, state 581, "T4_X0_3 = T3_X0_3"
	output.pml:499, state 582, "T4_X0_3_1 = T3_X0_3_1"
	output.pml:500, state 583, "T4_X0_4 = T3_X0_4"
	output.pml:501, state 584, "T4_X0_4_1 = T3_X0_4_1"
	output.pml:502, state 585, "T4_X1 = T3_X1"
	output.pml:503, state 586, "T4_X2 = T3_X2"
	output.pml:504, state 587, "T4_X3 = T3_X3"
	output.pml:505, state 588, "T4_X4 = 0"
	output.pml:506, state 589, "T4_X5 = T3_X5"
	output.pml:507, state 590, "T4_X5_1 = T3_X5_1"
	output.pml:508, state 591, "T4_X6 = 0"
	output.pml:509, state 592, "T4_X6_1 = 0"
	output.pml:510, state 593, "T4_X6_2 = 0"
	output.pml:511, state 594, "T4_X6_2_1 = 0"
	output.pml:512, state 595, "T4_X6_3 = 0"
	output.pml:513, state 596, "T4_X6_3_1 = 0"
	output.pml:514, state 597, "T4_X6_4 = 0"
	output.pml:515, state 598, "T4_X6_4_1 = 0"
	output.pml:516, state 599, "T4_X7 = 0"
	output.pml:517, state 600, "T4_X7_1 = 0"
	output.pml:518, state 601, "T4_X7_2 = 0"
	output.pml:519, state 602, "T4_X7_2_1 = 0"
	output.pml:520, state 603, "T4_X7_3 = 0"
	output.pml:521, state 604, "T4_X7_3_1 = 0"
	output.pml:522, state 605, "T4_X7_4 = 0"
	output.pml:523, state 606, "T4_X7_4_1 = 0"
	output.pml:527, state 610, "running[4] = 0"
	output.pml:528, state 611, "T3_X4 = T4_X4"
	output.pml:532, state 615, "ready[3] = 1"
	output.pml:541, state 633, "T4_X4 = S9"
	output.pml:541, state 633, "T4_X4 = S8"
	output.pml:541, state 633, "T4_X4 = S7"
	output.pml:541, state 633, "T4_X4 = S5"
	output.pml:541, state 633, "T4_X4 = S3"
	output.pml:541, state 633, "T4_X4 = S2"
	output.pml:541, state 633, "T4_X4 = S1"
	output.pml:541, state 633, "T4_X4 = S6"
	output.pml:541, state 633, "T4_X4 = S4"
	output.pml:541, state 633, "T4_X4 = S0"
	output.pml:542, state 636, "T4_X6 = CONST_NULL"
	output.pml:543, state 639, "T4_X6_1 = 13"
	output.pml:544, state 642, "T4_X6_2 = CONST_NULL"
	output.pml:545, state 645, "T4_X6_2_1 = 13"
	output.pml:546, state 648, "T4_X6_3 = CONST_NULL"
	output.pml:547, state 651, "T4_X6_3_1 = 13"
	output.pml:548, state 654, "T4_X6_4 = CONST_NULL"
	output.pml:549, state 657, "T4_X6_4_1 = 13"
	output.pml:550, state 660, "T4_X7 = CONST_NULL"
	output.pml:551, state 663, "T4_X7_1 = 13"
	output.pml:552, state 666, "T4_X7_2 = 13"
	output.pml:553, state 669, "T4_X7_2_1 = 13"
	output.pml:554, state 672, "T4_X7_3 = 13"
	output.pml:555, state 675, "T4_X7_3_1 = 13"
	output.pml:556, state 678, "T4_X7_4 = 13"
	output.pml:557, state 681, "T4_X7_4_1 = 13"
	output.pml:560, state 684, "(1)"
	output.pml:560, state 685, "((1&&(T4_X4==S8)))"
	output.pml:565, state 700, "T4_X4 = S9"
	output.pml:565, state 700, "T4_X4 = S8"
	output.pml:565, state 700, "T4_X4 = S7"
	output.pml:565, state 700, "T4_X4 = S5"
	output.pml:565, state 700, "T4_X4 = S3"
	output.pml:565, state 700, "T4_X4 = S2"
	output.pml:565, state 700, "T4_X4 = S1"
	output.pml:565, state 700, "T4_X4 = S6"
	output.pml:565, state 700, "T4_X4 = S4"
	output.pml:565, state 700, "T4_X4 = S0"
	output.pml:566, state 703, "T4_X6 = CONST_NULL"
	output.pml:567, state 706, "T4_X6_1 = 13"
	output.pml:568, state 709, "T4_X6_2 = CONST_NULL"
	output.pml:569, state 712, "T4_X6_2_1 = 13"
	output.pml:570, state 715, "T4_X6_3 = CONST_NULL"
	output.pml:571, state 718, "T4_X6_3_1 = 13"
	output.pml:572, state 721, "T4_X6_4 = CONST_NULL"
	output.pml:573, state 724, "T4_X6_4_1 = 13"
	output.pml:574, state 727, "T4_X7 = CONST_NULL"
	output.pml:575, state 730, "T4_X7_1 = 13"
	output.pml:576, state 733, "T4_X7_2 = 13"
	output.pml:577, state 736, "T4_X7_2_1 = 13"
	output.pml:578, state 739, "T4_X7_3 = 13"
	output.pml:579, state 742, "T4_X7_3_1 = 13"
	output.pml:580, state 745, "T4_X7_4 = 13"
	output.pml:581, state 748, "T4_X7_4_1 = 13"
	output.pml:584, state 751, "(1)"
	output.pml:584, state 752, "(((T4_X6==CONST_NULL)&&(T4_X4==S8)))"
	output.pml:589, state 767, "T4_X4 = S9"
	output.pml:589, state 767, "T4_X4 = S8"
	output.pml:589, state 767, "T4_X4 = S7"
	output.pml:589, state 767, "T4_X4 = S5"
	output.pml:589, state 767, "T4_X4 = S3"
	output.pml:589, state 767, "T4_X4 = S2"
	output.pml:589, state 767, "T4_X4 = S1"
	output.pml:589, state 767, "T4_X4 = S6"
	output.pml:589, state 767, "T4_X4 = S4"
	output.pml:589, state 767, "T4_X4 = S0"
	output.pml:590, state 770, "T4_X6 = CONST_NULL"
	output.pml:591, state 773, "T4_X6_1 = 13"
	output.pml:592, state 776, "T4_X6_2 = CONST_NULL"
	output.pml:593, state 779, "T4_X6_2_1 = 13"
	output.pml:594, state 782, "T4_X6_3 = CONST_NULL"
	output.pml:595, state 785, "T4_X6_3_1 = 13"
	output.pml:596, state 788, "T4_X6_4 = CONST_NULL"
	output.pml:597, state 791, "T4_X6_4_1 = 13"
	output.pml:598, state 794, "T4_X7 = CONST_NULL"
	output.pml:599, state 797, "T4_X7_1 = 13"
	output.pml:600, state 800, "T4_X7_2 = 13"
	output.pml:601, state 803, "T4_X7_2_1 = 13"
	output.pml:602, state 806, "T4_X7_3 = 13"
	output.pml:603, state 809, "T4_X7_3_1 = 13"
	output.pml:604, state 812, "T4_X7_4 = 13"
	output.pml:605, state 815, "T4_X7_4_1 = 13"
	output.pml:608, state 818, "(1)"
	output.pml:608, state 819, "((((T4_X6!=CONST_NULL)&&((((T4_X6_2==T4_X5)&&(((T4_X6_2!=CONST_NULL)&&(T4_X5!=CONST_NULL))&&((T4_X6_2_1==T4_X5_1)&&((T4_X6_2_1!=CONST_NULL)&&(T4_X5_1!=CONST_NULL)))))||((T4_X6_3==T4_X5)&&(((T4_X6_3!=CONST_NULL)&&(T4_X5!=CONST_NULL))&&((T4_X6_3_1==T4_X5_1)&&((T4_X6_3_1!=CONST_NULL)&&(T4_X5_1!=CONST_NULL))))))||((T4_X6_4==T4_X5)&&(((T4_X6_4!=CONST_NULL)&&(T4_X5!=CONST_NULL))&&((T4_X6_4_1==T4_X5_1)&&((T4_X6_4_1!=CONST_NULL)&&(T4_X5_1!=CONST_NULL)))))))&&(T4_X4==S9)))"
	output.pml:613, state 834, "T4_X4 = S9"
	output.pml:613, state 834, "T4_X4 = S8"
	output.pml:613, state 834, "T4_X4 = S7"
	output.pml:613, state 834, "T4_X4 = S5"
	output.pml:613, state 834, "T4_X4 = S3"
	output.pml:613, state 834, "T4_X4 = S2"
	output.pml:613, state 834, "T4_X4 = S1"
	output.pml:613, state 834, "T4_X4 = S6"
	output.pml:613, state 834, "T4_X4 = S4"
	output.pml:613, state 834, "T4_X4 = S0"
	output.pml:614, state 837, "T4_X7 = CONST_NULL"
	output.pml:615, state 840, "T4_X7_1 = 13"
	output.pml:616, state 843, "T4_X7_2 = 13"
	output.pml:617, state 846, "T4_X7_2_1 = 13"
	output.pml:618, state 849, "T4_X7_3 = 13"
	output.pml:619, state 852, "T4_X7_3_1 = 13"
	output.pml:620, state 855, "T4_X7_4 = 13"
	output.pml:621, state 858, "T4_X7_4_1 = 13"
	output.pml:624, state 861, "(1)"
	output.pml:624, state 862, "((T4_X4==S2))"
	output.pml:539, state 865, "((T4_X6==CONST_NULL))"
	output.pml:539, state 865, "(((T4_X6!=CONST_NULL)&&((((T4_X6_2==T4_X5)&&(((T4_X6_2!=CONST_NULL)&&(T4_X5!=CONST_NULL))&&((T4_X6_2_1==T4_X5_1)&&((T4_X6_2_1!=CONST_NULL)&&(T4_X5_1!=CONST_NULL)))))||((T4_X6_3==T4_X5)&&(((T4_X6_3!=CONST_NULL)&&(T4_X5!=CONST_NULL))&&((T4_X6_3_1==T4_X5_1)&&((T4_X6_3_1!=CONST_NULL)&&(T4_X5_1!=CONST_NULL))))))||((T4_X6_4==T4_X5)&&(((T4_X6_4!=CONST_NULL)&&(T4_X5!=CONST_NULL))&&((T4_X6_4_1==T4_X5_1)&&((T4_X6_4_1!=CONST_NULL)&&(T4_X5_1!=CONST_NULL))))))))"
	output.pml:539, state 865, "((T4_X6==CONST_NULL))"
	output.pml:539, state 865, "((T4_X4==S9))"
	output.pml:630, state 870, "ready[4] = 1"
	output.pml:635, state 878, "-end-"
	(185 of 878 states)
unreached in claim never_0
	output.pml:647, state 13, "-end-"
	(1 of 13 states)

pan: elapsed time 0 seconds
time = 1.941131
