<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mn10300 › include › asm › pio-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>pio-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* MN10300 On-board I/O port module registers</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.</span>
<span class="cm"> * Written by David Howells (dhowells@redhat.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public Licence</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the Licence, or (at your option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_PIO_REGS_H</span>
<span class="cp">#define _ASM_PIO_REGS_H</span>

<span class="cp">#include &lt;asm/cpu-regs.h&gt;</span>
<span class="cp">#include &lt;asm/intctl-regs.h&gt;</span>

<span class="cp">#ifdef __KERNEL__</span>

<span class="cm">/* I/O port 0 */</span>
<span class="cp">#define	P0MD			__SYSREG(0xdb000000, u16)	</span><span class="cm">/* mode reg */</span><span class="cp"></span>
<span class="cp">#define P0MD_0			0x0003	</span><span class="cm">/* mask */</span><span class="cp"></span>
<span class="cp">#define P0MD_0_IN		0x0000	</span><span class="cm">/* input mode */</span><span class="cp"></span>
<span class="cp">#define P0MD_0_OUT		0x0001	</span><span class="cm">/* output mode */</span><span class="cp"></span>
<span class="cp">#define P0MD_0_TM0IO		0x0002	</span><span class="cm">/* timer 0 I/O mode */</span><span class="cp"></span>
<span class="cp">#define P0MD_0_EYECLK		0x0003	</span><span class="cm">/* test signal output (clock) */</span><span class="cp"></span>
<span class="cp">#define P0MD_1			0x000c</span>
<span class="cp">#define P0MD_1_IN		0x0000</span>
<span class="cp">#define P0MD_1_OUT		0x0004</span>
<span class="cp">#define P0MD_1_TM1IO		0x0008	</span><span class="cm">/* timer 1 I/O mode */</span><span class="cp"></span>
<span class="cp">#define P0MD_1_EYED		0x000c	</span><span class="cm">/* test signal output (data) */</span><span class="cp"></span>
<span class="cp">#define P0MD_2			0x0030</span>
<span class="cp">#define P0MD_2_IN		0x0000</span>
<span class="cp">#define P0MD_2_OUT		0x0010</span>
<span class="cp">#define P0MD_2_TM2IO		0x0020	</span><span class="cm">/* timer 2 I/O mode */</span><span class="cp"></span>
<span class="cp">#define P0MD_3			0x00c0</span>
<span class="cp">#define P0MD_3_IN		0x0000</span>
<span class="cp">#define P0MD_3_OUT		0x0040</span>
<span class="cp">#define P0MD_3_TM3IO		0x0080	</span><span class="cm">/* timer 3 I/O mode */</span><span class="cp"></span>
<span class="cp">#define P0MD_4			0x0300</span>
<span class="cp">#define P0MD_4_IN		0x0000</span>
<span class="cp">#define P0MD_4_OUT		0x0100</span>
<span class="cp">#define P0MD_4_TM4IO		0x0200	</span><span class="cm">/* timer 4 I/O mode */</span><span class="cp"></span>
<span class="cp">#define P0MD_4_XCTS		0x0300	</span><span class="cm">/* XCTS input for serial port 2 */</span><span class="cp"></span>
<span class="cp">#define P0MD_5			0x0c00</span>
<span class="cp">#define P0MD_5_IN		0x0000</span>
<span class="cp">#define P0MD_5_OUT		0x0400</span>
<span class="cp">#define P0MD_5_TM5IO		0x0800	</span><span class="cm">/* timer 5 I/O mode */</span><span class="cp"></span>
<span class="cp">#define P0MD_6			0x3000</span>
<span class="cp">#define P0MD_6_IN		0x0000</span>
<span class="cp">#define P0MD_6_OUT		0x1000</span>
<span class="cp">#define P0MD_6_TM6IOA		0x2000	</span><span class="cm">/* timer 6 I/O mode A */</span><span class="cp"></span>
<span class="cp">#define P0MD_7			0xc000</span>
<span class="cp">#define P0MD_7_IN		0x0000</span>
<span class="cp">#define P0MD_7_OUT		0x4000</span>
<span class="cp">#define P0MD_7_TM6IOB		0x8000	</span><span class="cm">/* timer 6 I/O mode B */</span><span class="cp"></span>

<span class="cp">#define	P0IN			__SYSREG(0xdb000004, u8)	</span><span class="cm">/* in reg */</span><span class="cp"></span>
<span class="cp">#define	P0OUT			__SYSREG(0xdb000008, u8)	</span><span class="cm">/* out reg */</span><span class="cp"></span>

<span class="cp">#define	P0TMIO			__SYSREG(0xdb00000c, u8)	</span><span class="cm">/* TM pin I/O control reg */</span><span class="cp"></span>
<span class="cp">#define P0TMIO_TM0_IN		0x00</span>
<span class="cp">#define P0TMIO_TM0_OUT		0x01</span>
<span class="cp">#define P0TMIO_TM1_IN		0x00</span>
<span class="cp">#define P0TMIO_TM1_OUT		0x02</span>
<span class="cp">#define P0TMIO_TM2_IN		0x00</span>
<span class="cp">#define P0TMIO_TM2_OUT		0x04</span>
<span class="cp">#define P0TMIO_TM3_IN		0x00</span>
<span class="cp">#define P0TMIO_TM3_OUT		0x08</span>
<span class="cp">#define P0TMIO_TM4_IN		0x00</span>
<span class="cp">#define P0TMIO_TM4_OUT		0x10</span>
<span class="cp">#define P0TMIO_TM5_IN		0x00</span>
<span class="cp">#define P0TMIO_TM5_OUT		0x20</span>
<span class="cp">#define P0TMIO_TM6A_IN		0x00</span>
<span class="cp">#define P0TMIO_TM6A_OUT		0x40</span>
<span class="cp">#define P0TMIO_TM6B_IN		0x00</span>
<span class="cp">#define P0TMIO_TM6B_OUT		0x80</span>

<span class="cm">/* I/O port 1 */</span>
<span class="cp">#define	P1MD			__SYSREG(0xdb000100, u16)	</span><span class="cm">/* mode reg */</span><span class="cp"></span>
<span class="cp">#define P1MD_0			0x0003	</span><span class="cm">/* mask */</span><span class="cp"></span>
<span class="cp">#define P1MD_0_IN		0x0000	</span><span class="cm">/* input mode */</span><span class="cp"></span>
<span class="cp">#define P1MD_0_OUT		0x0001	</span><span class="cm">/* output mode */</span><span class="cp"></span>
<span class="cp">#define P1MD_0_TM7IO		0x0002	</span><span class="cm">/* timer 7 I/O mode */</span><span class="cp"></span>
<span class="cp">#define P1MD_0_ADTRG		0x0003	</span><span class="cm">/* A/D converter trigger mode */</span><span class="cp"></span>
<span class="cp">#define P1MD_1			0x000c</span>
<span class="cp">#define P1MD_1_IN		0x0000</span>
<span class="cp">#define P1MD_1_OUT		0x0004</span>
<span class="cp">#define P1MD_1_TM8IO		0x0008	</span><span class="cm">/* timer 8 I/O mode */</span><span class="cp"></span>
<span class="cp">#define P1MD_1_XDMR0		0x000c	</span><span class="cm">/* DMA request input 0 mode */</span><span class="cp"></span>
<span class="cp">#define P1MD_2			0x0030</span>
<span class="cp">#define P1MD_2_IN		0x0000</span>
<span class="cp">#define P1MD_2_OUT		0x0010</span>
<span class="cp">#define P1MD_2_TM9IO		0x0020	</span><span class="cm">/* timer 9 I/O mode */</span><span class="cp"></span>
<span class="cp">#define P1MD_2_XDMR1		0x0030	</span><span class="cm">/* DMA request input 1 mode */</span><span class="cp"></span>
<span class="cp">#define P1MD_3			0x00c0</span>
<span class="cp">#define P1MD_3_IN		0x0000</span>
<span class="cp">#define P1MD_3_OUT		0x0040</span>
<span class="cp">#define P1MD_3_TM10IO		0x0080	</span><span class="cm">/* timer 10 I/O mode */</span><span class="cp"></span>
<span class="cp">#define P1MD_3_FRQS0		0x00c0	</span><span class="cm">/* CPU clock multiplier setting input 0 mode */</span><span class="cp"></span>
<span class="cp">#define P1MD_4			0x0300</span>
<span class="cp">#define P1MD_4_IN		0x0000</span>
<span class="cp">#define P1MD_4_OUT		0x0100</span>
<span class="cp">#define P1MD_4_TM11IO		0x0200	</span><span class="cm">/* timer 11 I/O mode */</span><span class="cp"></span>
<span class="cp">#define P1MD_4_FRQS1		0x0300	</span><span class="cm">/* CPU clock multiplier setting input 1 mode */</span><span class="cp"></span>

<span class="cp">#define	P1IN			__SYSREG(0xdb000104, u8)	</span><span class="cm">/* in reg */</span><span class="cp"></span>
<span class="cp">#define	P1OUT			__SYSREG(0xdb000108, u8)	</span><span class="cm">/* out reg */</span><span class="cp"></span>
<span class="cp">#define	P1TMIO			__SYSREG(0xdb00010c, u8)	</span><span class="cm">/* TM pin I/O control reg */</span><span class="cp"></span>
<span class="cp">#define P1TMIO_TM11_IN		0x00</span>
<span class="cp">#define P1TMIO_TM11_OUT		0x01</span>
<span class="cp">#define P1TMIO_TM10_IN		0x00</span>
<span class="cp">#define P1TMIO_TM10_OUT		0x02</span>
<span class="cp">#define P1TMIO_TM9_IN		0x00</span>
<span class="cp">#define P1TMIO_TM9_OUT		0x04</span>
<span class="cp">#define P1TMIO_TM8_IN		0x00</span>
<span class="cp">#define P1TMIO_TM8_OUT		0x08</span>
<span class="cp">#define P1TMIO_TM7_IN		0x00</span>
<span class="cp">#define P1TMIO_TM7_OUT		0x10</span>

<span class="cm">/* I/O port 2 */</span>
<span class="cp">#define	P2MD			__SYSREG(0xdb000200, u16)	</span><span class="cm">/* mode reg */</span><span class="cp"></span>
<span class="cp">#define P2MD_0			0x0003	</span><span class="cm">/* mask */</span><span class="cp"></span>
<span class="cp">#define P2MD_0_IN		0x0000	</span><span class="cm">/* input mode */</span><span class="cp"></span>
<span class="cp">#define P2MD_0_OUT		0x0001	</span><span class="cm">/* output mode */</span><span class="cp"></span>
<span class="cp">#define P2MD_0_BOOTBW		0x0003	</span><span class="cm">/* boot bus width selector mode */</span><span class="cp"></span>
<span class="cp">#define P2MD_1			0x000c</span>
<span class="cp">#define P2MD_1_IN		0x0000</span>
<span class="cp">#define P2MD_1_OUT		0x0004</span>
<span class="cp">#define P2MD_1_BOOTSEL		0x000c	</span><span class="cm">/* boot device selector mode */</span><span class="cp"></span>
<span class="cp">#define P2MD_2			0x0030</span>
<span class="cp">#define P2MD_2_IN		0x0000</span>
<span class="cp">#define P2MD_2_OUT		0x0010</span>
<span class="cp">#define P2MD_3			0x00c0</span>
<span class="cp">#define P2MD_3_IN		0x0000</span>
<span class="cp">#define P2MD_3_OUT		0x0040</span>
<span class="cp">#define P2MD_3_CKIO		0x00c0	</span><span class="cm">/* mode */</span><span class="cp"></span>
<span class="cp">#define P2MD_4			0x0300</span>
<span class="cp">#define P2MD_4_IN		0x0000</span>
<span class="cp">#define P2MD_4_OUT		0x0100</span>
<span class="cp">#define P2MD_4_CMOD		0x0300	</span><span class="cm">/* mode */</span><span class="cp"></span>

<span class="cp">#define	P2IN			__SYSREG(0xdb000204, u8)	</span><span class="cm">/* in reg */</span><span class="cp"></span>
<span class="cp">#define	P2OUT			__SYSREG(0xdb000208, u8)	</span><span class="cm">/* out reg */</span><span class="cp"></span>
<span class="cp">#define	P2TMIO			__SYSREG(0xdb00020c, u8)	</span><span class="cm">/* TM pin I/O control reg */</span><span class="cp"></span>

<span class="cm">/* I/O port 3 */</span>
<span class="cp">#define	P3MD			__SYSREG(0xdb000300, u16)	</span><span class="cm">/* mode reg */</span><span class="cp"></span>
<span class="cp">#define P3MD_0			0x0003	</span><span class="cm">/* mask */</span><span class="cp"></span>
<span class="cp">#define P3MD_0_IN		0x0000	</span><span class="cm">/* input mode */</span><span class="cp"></span>
<span class="cp">#define P3MD_0_OUT		0x0001	</span><span class="cm">/* output mode */</span><span class="cp"></span>
<span class="cp">#define P3MD_0_AFRXD		0x0002	</span><span class="cm">/* AFR interface mode */</span><span class="cp"></span>
<span class="cp">#define P3MD_1			0x000c</span>
<span class="cp">#define P3MD_1_IN		0x0000</span>
<span class="cp">#define P3MD_1_OUT		0x0004</span>
<span class="cp">#define P3MD_1_AFTXD		0x0008	</span><span class="cm">/* AFR interface mode */</span><span class="cp"></span>
<span class="cp">#define P3MD_2			0x0030</span>
<span class="cp">#define P3MD_2_IN		0x0000</span>
<span class="cp">#define P3MD_2_OUT		0x0010</span>
<span class="cp">#define P3MD_2_AFSCLK		0x0020	</span><span class="cm">/* AFR interface mode */</span><span class="cp"></span>
<span class="cp">#define P3MD_3			0x00c0</span>
<span class="cp">#define P3MD_3_IN		0x0000</span>
<span class="cp">#define P3MD_3_OUT		0x0040</span>
<span class="cp">#define P3MD_3_AFFS		0x0080	</span><span class="cm">/* AFR interface mode */</span><span class="cp"></span>
<span class="cp">#define P3MD_4			0x0300</span>
<span class="cp">#define P3MD_4_IN		0x0000</span>
<span class="cp">#define P3MD_4_OUT		0x0100</span>
<span class="cp">#define P3MD_4_AFEHC		0x0200	</span><span class="cm">/* AFR interface mode */</span><span class="cp"></span>

<span class="cp">#define	P3IN			__SYSREG(0xdb000304, u8)	</span><span class="cm">/* in reg */</span><span class="cp"></span>
<span class="cp">#define	P3OUT			__SYSREG(0xdb000308, u8)	</span><span class="cm">/* out reg */</span><span class="cp"></span>

<span class="cm">/* I/O port 4 */</span>
<span class="cp">#define	P4MD			__SYSREG(0xdb000400, u16)	</span><span class="cm">/* mode reg */</span><span class="cp"></span>
<span class="cp">#define P4MD_0			0x0003	</span><span class="cm">/* mask */</span><span class="cp"></span>
<span class="cp">#define P4MD_0_IN		0x0000	</span><span class="cm">/* input mode */</span><span class="cp"></span>
<span class="cp">#define P4MD_0_OUT		0x0001	</span><span class="cm">/* output mode */</span><span class="cp"></span>
<span class="cp">#define P4MD_0_SCL0		0x0002	</span><span class="cm">/* I2C/serial mode */</span><span class="cp"></span>
<span class="cp">#define P4MD_1			0x000c</span>
<span class="cp">#define P4MD_1_IN		0x0000</span>
<span class="cp">#define P4MD_1_OUT		0x0004</span>
<span class="cp">#define P4MD_1_SDA0		0x0008</span>
<span class="cp">#define P4MD_2			0x0030</span>
<span class="cp">#define P4MD_2_IN		0x0000</span>
<span class="cp">#define P4MD_2_OUT		0x0010</span>
<span class="cp">#define P4MD_2_SCL1		0x0020</span>
<span class="cp">#define P4MD_3			0x00c0</span>
<span class="cp">#define P4MD_3_IN		0x0000</span>
<span class="cp">#define P4MD_3_OUT		0x0040</span>
<span class="cp">#define P4MD_3_SDA1		0x0080</span>
<span class="cp">#define P4MD_4			0x0300</span>
<span class="cp">#define P4MD_4_IN		0x0000</span>
<span class="cp">#define P4MD_4_OUT		0x0100</span>
<span class="cp">#define P4MD_4_SBO0		0x0200</span>
<span class="cp">#define P4MD_5			0x0c00</span>
<span class="cp">#define P4MD_5_IN		0x0000</span>
<span class="cp">#define P4MD_5_OUT		0x0400</span>
<span class="cp">#define P4MD_5_SBO1		0x0800</span>
<span class="cp">#define P4MD_6			0x3000</span>
<span class="cp">#define P4MD_6_IN		0x0000</span>
<span class="cp">#define P4MD_6_OUT		0x1000</span>
<span class="cp">#define P4MD_6_SBT0		0x2000</span>
<span class="cp">#define P4MD_7			0xc000</span>
<span class="cp">#define P4MD_7_IN		0x0000</span>
<span class="cp">#define P4MD_7_OUT		0x4000</span>
<span class="cp">#define P4MD_7_SBT1		0x8000</span>

<span class="cp">#define	P4IN			__SYSREG(0xdb000404, u8)	</span><span class="cm">/* in reg */</span><span class="cp"></span>
<span class="cp">#define	P4OUT			__SYSREG(0xdb000408, u8)	</span><span class="cm">/* out reg */</span><span class="cp"></span>

<span class="cm">/* I/O port 5 */</span>
<span class="cp">#define	P5MD			__SYSREG(0xdb000500, u16)	</span><span class="cm">/* mode reg */</span><span class="cp"></span>
<span class="cp">#define P5MD_0			0x0003	</span><span class="cm">/* mask */</span><span class="cp"></span>
<span class="cp">#define P5MD_0_IN		0x0000	</span><span class="cm">/* input mode */</span><span class="cp"></span>
<span class="cp">#define P5MD_0_OUT		0x0001	</span><span class="cm">/* output mode */</span><span class="cp"></span>
<span class="cp">#define P5MD_0_IRTXD		0x0002	</span><span class="cm">/* IrDA mode */</span><span class="cp"></span>
<span class="cp">#define P5MD_0_SOUT		0x0004	</span><span class="cm">/* serial mode */</span><span class="cp"></span>
<span class="cp">#define P5MD_1			0x000c</span>
<span class="cp">#define P5MD_1_IN		0x0000</span>
<span class="cp">#define P5MD_1_OUT		0x0004</span>
<span class="cp">#define P5MD_1_IRRXDS		0x0008	</span><span class="cm">/* IrDA mode */</span><span class="cp"></span>
<span class="cp">#define P5MD_1_SIN		0x000c	</span><span class="cm">/* serial mode */</span><span class="cp"></span>
<span class="cp">#define P5MD_2			0x0030</span>
<span class="cp">#define P5MD_2_IN		0x0000</span>
<span class="cp">#define P5MD_2_OUT		0x0010</span>
<span class="cp">#define P5MD_2_IRRXDF		0x0020	</span><span class="cm">/* IrDA mode */</span><span class="cp"></span>

<span class="cp">#define	P5IN			__SYSREG(0xdb000504, u8)	</span><span class="cm">/* in reg */</span><span class="cp"></span>
<span class="cp">#define	P5OUT			__SYSREG(0xdb000508, u8)	</span><span class="cm">/* out reg */</span><span class="cp"></span>


<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _ASM_PIO_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
