Fitter report for wave_table_sound
Mon Nov 01 22:05:08 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Nov 01 22:05:08 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; wave_table_sound                            ;
; Top-level Entity Name              ; wts_for_cartridge                           ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M04SAE144C8G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,217 / 4,032 ( 55 % )                      ;
;     Total combinational functions  ; 1,878 / 4,032 ( 47 % )                      ;
;     Dedicated logic registers      ; 1,472 / 4,032 ( 37 % )                      ;
; Total registers                    ; 1472                                        ;
; Total pins                         ; 64 / 101 ( 63 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 10,240 / 193,536 ( 5 % )                    ;
; Embedded Multiplier 9-bit elements ; 4 / 40 ( 10 % )                             ;
; Total PLLs                         ; 0 / 1 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 1 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M04SAE144C8G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.53        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.9%      ;
;     Processor 3            ;  17.7%      ;
;     Processor 4            ;  17.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                          ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_envelope[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_envelope[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_envelope[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_envelope[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_envelope[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_envelope[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[0]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[0]     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[0]~_Duplicate_1                          ; Q                ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[1]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[1]     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[1]~_Duplicate_1                          ; Q                ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[2]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[2]     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[2]~_Duplicate_1                          ; Q                ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[3]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[3]     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[3]~_Duplicate_1                          ; Q                ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[4]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[4]     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[4]~_Duplicate_1                          ; Q                ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[5]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[5]     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[5]~_Duplicate_1                          ; Q                ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[6]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[6]     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[6]~_Duplicate_1                          ; Q                ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[7]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[7]     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[7]~_Duplicate_1                          ; Q                ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_envelope[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_envelope[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_envelope[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_envelope[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_envelope[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_envelope[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[0]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[0]     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[0]~_Duplicate_1                          ; Q                ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[1]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[1]     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[1]~_Duplicate_1                          ; Q                ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[2]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[2]     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[2]~_Duplicate_1                          ; Q                ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[3]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[3]     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[3]~_Duplicate_1                          ; Q                ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[4]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[4]     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[4]~_Duplicate_1                          ; Q                ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[5]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[5]     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[5]~_Duplicate_1                          ; Q                ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[6]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[6]     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[6]~_Duplicate_1                          ; Q                ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[7]     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[7]     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[7]~_Duplicate_1                          ; Q                ;                       ;
+---------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3541 ) ; 0.00 % ( 0 / 3541 )        ; 0.00 % ( 0 / 3541 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3541 ) ; 0.00 % ( 0 / 3541 )        ; 0.00 % ( 0 / 3541 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3525 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/hra/Documents/github/wave_table_sound/quartus/output_files/wave_table_sound.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 2,217 / 4,032 ( 55 % )    ;
;     -- Combinational with no register       ; 745                       ;
;     -- Register only                        ; 339                       ;
;     -- Combinational with a register        ; 1133                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1376                      ;
;     -- 3 input functions                    ; 246                       ;
;     -- <=2 input functions                  ; 256                       ;
;     -- Register only                        ; 339                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1700                      ;
;     -- arithmetic mode                      ; 178                       ;
;                                             ;                           ;
; Total registers*                            ; 1,472 / 4,510 ( 33 % )    ;
;     -- Dedicated logic registers            ; 1,472 / 4,032 ( 37 % )    ;
;     -- I/O registers                        ; 0 / 478 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 176 / 252 ( 70 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 64 / 101 ( 63 % )         ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )            ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )           ;
;                                             ;                           ;
; M9Ks                                        ; 2 / 21 ( 10 % )           ;
; UFM blocks                                  ; 0 / 1 ( 0 % )             ;
; ADC blocks                                  ; 0 / 1 ( 0 % )             ;
; Total block memory bits                     ; 10,240 / 193,536 ( 5 % )  ;
; Total block memory implementation bits      ; 18,432 / 193,536 ( 10 % ) ;
; Embedded Multiplier 9-bit elements          ; 4 / 40 ( 10 % )           ;
; PLLs                                        ; 0 / 1 ( 0 % )             ;
; Global signals                              ; 1                         ;
;     -- Global clocks                        ; 1 / 10 ( 10 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Remote update blocks                        ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 8.6% / 7.6% / 10.1%       ;
; Peak interconnect usage (total/H/V)         ; 19.5% / 16.8% / 23.2%     ;
; Maximum fan-out                             ; 1478                      ;
; Highest non-global fan-out                  ; 1466                      ;
; Total fan-out                               ; 12905                     ;
; Average fan-out                             ; 3.56                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 2217 / 4032 ( 55 % ) ; 0 / 4032 ( 0 % )               ;
;     -- Combinational with no register       ; 745                  ; 0                              ;
;     -- Register only                        ; 339                  ; 0                              ;
;     -- Combinational with a register        ; 1133                 ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 1376                 ; 0                              ;
;     -- 3 input functions                    ; 246                  ; 0                              ;
;     -- <=2 input functions                  ; 256                  ; 0                              ;
;     -- Register only                        ; 339                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1700                 ; 0                              ;
;     -- arithmetic mode                      ; 178                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 1472                 ; 0                              ;
;     -- Dedicated logic registers            ; 1472 / 4032 ( 37 % ) ; 0 / 4032 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 176 / 252 ( 70 % )   ; 0 / 252 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 64                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 4 / 40 ( 10 % )      ; 0 / 40 ( 0 % )                 ;
; Total memory bits                           ; 10240                ; 0                              ;
; Total RAM block bits                        ; 18432                ; 0                              ;
; M9K                                         ; 2 / 21 ( 9 % )       ; 0 / 21 ( 0 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )       ; 0 / 12 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 8                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 8                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 13029                ; 8                              ;
;     -- Registered Connections               ; 3024                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 16                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 22                   ; 0                              ;
;     -- Output Ports                         ; 34                   ; 0                              ;
;     -- Bidir Ports                          ; 8                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk         ; 27    ; 2        ; 0            ; 7            ; 21           ; 1478                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_a[0]   ; 119   ; 7        ; 19           ; 25           ; 7            ; 18                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_a[10]  ; 100   ; 6        ; 31           ; 19           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_a[11]  ; 99    ; 6        ; 31           ; 19           ; 21           ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_a[12]  ; 98    ; 6        ; 31           ; 17           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_a[13]  ; 96    ; 6        ; 31           ; 17           ; 21           ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_a[14]  ; 93    ; 6        ; 31           ; 12           ; 14           ; 18                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_a[1]   ; 118   ; 7        ; 19           ; 25           ; 0            ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_a[2]   ; 114   ; 7        ; 24           ; 25           ; 14           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_a[3]   ; 113   ; 7        ; 27           ; 25           ; 28           ; 15                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_a[4]   ; 111   ; 7        ; 29           ; 25           ; 7            ; 19                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_a[5]   ; 110   ; 7        ; 29           ; 25           ; 0            ; 22                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_a[6]   ; 106   ; 6        ; 31           ; 22           ; 14           ; 18                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_a[7]   ; 105   ; 6        ; 31           ; 22           ; 21           ; 25                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_a[8]   ; 102   ; 6        ; 31           ; 19           ; 0            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_a[9]   ; 101   ; 6        ; 31           ; 19           ; 14           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_nmerq  ; 134   ; 8        ; 6            ; 10           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_nrd    ; 132   ; 8        ; 6            ; 10           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_nreset ; 121   ; 8        ; 15           ; 25           ; 21           ; 1466                  ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_nsltsl ; 127   ; 8        ; 11           ; 25           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; slot_nwr    ; 130   ; 8        ; 11           ; 25           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; sw_mono     ; 131   ; 8        ; 6            ; 10           ; 0            ; 24                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; left_out[0]   ; 54    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; left_out[10]  ; 39    ; 3        ; 3            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; left_out[11]  ; 38    ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; left_out[1]   ; 52    ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; left_out[2]   ; 50    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; left_out[3]   ; 48    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; left_out[4]   ; 47    ; 3        ; 11           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; left_out[5]   ; 46    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; left_out[6]   ; 45    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; left_out[7]   ; 44    ; 3        ; 9            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; left_out[8]   ; 43    ; 3        ; 6            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; left_out[9]   ; 41    ; 3        ; 6            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_a[0]      ; 6     ; 1A       ; 10           ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_a[1]      ; 7     ; 1A       ; 10           ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_a[2]      ; 8     ; 1A       ; 10           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_a[3]      ; 10    ; 1A       ; 10           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_a[4]      ; 11    ; 1A       ; 10           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_a[5]      ; 12    ; 1A       ; 10           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_a[6]      ; 13    ; 1A       ; 10           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_a[7]      ; 14    ; 1A       ; 10           ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mem_ncs       ; 21    ; 1B       ; 10           ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; right_out[0]  ; 70    ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; right_out[10] ; 56    ; 3        ; 15           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; right_out[11] ; 55    ; 3        ; 15           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; right_out[1]  ; 69    ; 4        ; 29           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; right_out[2]  ; 66    ; 4        ; 27           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; right_out[3]  ; 65    ; 4        ; 27           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; right_out[4]  ; 64    ; 4        ; 27           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; right_out[5]  ; 62    ; 4        ; 22           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; right_out[6]  ; 60    ; 3        ; 19           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; right_out[7]  ; 59    ; 3        ; 17           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; right_out[8]  ; 58    ; 3        ; 17           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; right_out[9]  ; 57    ; 3        ; 17           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; slot_nint     ; 87    ; 5        ; 31           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group  ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------+
; slot_d[0] ; 84    ; 5        ; 31           ; 6            ; 7            ; 123                   ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; slot_d~16 (inverted) ;
; slot_d[1] ; 81    ; 5        ; 31           ; 4            ; 14           ; 123                   ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; slot_d~16 (inverted) ;
; slot_d[2] ; 79    ; 5        ; 31           ; 4            ; 21           ; 94                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; slot_d~16 (inverted) ;
; slot_d[3] ; 78    ; 5        ; 31           ; 4            ; 7            ; 97                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; slot_d~16 (inverted) ;
; slot_d[4] ; 77    ; 5        ; 31           ; 1            ; 14           ; 79                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; slot_d~16 (inverted) ;
; slot_d[5] ; 76    ; 5        ; 31           ; 1            ; 0            ; 70                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; slot_d~16 (inverted) ;
; slot_d[6] ; 75    ; 5        ; 31           ; 1            ; 21           ; 62                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; slot_d~16 (inverted) ;
; slot_d[7] ; 74    ; 5        ; 31           ; 1            ; 7            ; 71                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; slot_d~16 (inverted) ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; 16       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~        ; Dual Purpose Pin ;
; 18       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~        ; Dual Purpose Pin ;
; 19       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~        ; Dual Purpose Pin ;
; 20       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~        ; Dual Purpose Pin ;
; 121      ; DIFFIO_RX_T16n, DIFFOUT_T16n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; slot_nreset         ; Dual Purpose Pin ;
; 126      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; 129      ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; 134      ; DIFFIO_RX_T22n, DIFFOUT_T22n, CRC_ERROR, Low_Speed ; Use as regular IO              ; slot_nmerq          ; Dual Purpose Pin ;
; 136      ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; 138      ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 8 / 8 ( 100 % )   ; 2.5V          ; --           ;
; 1B       ; 5 / 10 ( 50 % )   ; 2.5V          ; --           ;
; 2        ; 1 / 7 ( 14 % )    ; 2.5V          ; --           ;
; 3        ; 18 / 18 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 6 / 7 ( 86 % )    ; 2.5V          ; --           ;
; 5        ; 9 / 12 ( 75 % )   ; 2.5V          ; --           ;
; 6        ; 9 / 15 ( 60 % )   ; 2.5V          ; --           ;
; 7        ; 6 / 7 ( 86 % )    ; 2.5V          ; --           ;
; 8        ; 10 / 17 ( 59 % )  ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; 1        ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 2        ;            ; --       ; VCCA6                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 3        ;            ;          ; ANAIN1                                         ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; REFGND                                         ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; ADC_VREF                                       ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 6        ; 0          ; 1A       ; mem_a[0]                                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 7        ; 2          ; 1A       ; mem_a[1]                                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 4          ; 1A       ; mem_a[2]                                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 9        ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 10       ; 6          ; 1A       ; mem_a[3]                                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 8          ; 1A       ; mem_a[4]                                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 10         ; 1A       ; mem_a[5]                                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 13       ; 12         ; 1A       ; mem_a[6]                                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 14       ; 14         ; 1A       ; mem_a[7]                                       ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 15       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 16       ; 20         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; 17       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 18       ; 22         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; 19       ; 24         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; 20       ; 26         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; 21       ; 28         ; 1B       ; mem_ncs                                        ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 22       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 23       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 24       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 25       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 26       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 27       ; 38         ; 2        ; clk                                            ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 28       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 29       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 30       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 31       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 32       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 34       ;            ; --       ; VCCA2                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 36       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 37       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 38       ; 60         ; 3        ; left_out[11]                                   ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 62         ; 3        ; left_out[10]                                   ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 41       ; 64         ; 3        ; left_out[9]                                    ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 42       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 43       ; 66         ; 3        ; left_out[8]                                    ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 68         ; 3        ; left_out[7]                                    ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 45       ; 70         ; 3        ; left_out[6]                                    ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 46       ; 72         ; 3        ; left_out[5]                                    ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 47       ; 74         ; 3        ; left_out[4]                                    ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 48       ; 77         ; 3        ; left_out[3]                                    ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 49       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 50       ; 76         ; 3        ; left_out[2]                                    ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 51       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 52       ; 78         ; 3        ; left_out[1]                                    ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 53       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 54       ; 80         ; 3        ; left_out[0]                                    ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 84         ; 3        ; right_out[11]                                  ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 56       ; 86         ; 3        ; right_out[10]                                  ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 57       ; 88         ; 3        ; right_out[9]                                   ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 58       ; 90         ; 3        ; right_out[8]                                   ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 92         ; 3        ; right_out[7]                                   ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 94         ; 3        ; right_out[6]                                   ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 61       ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 62       ; 102        ; 4        ; right_out[5]                                   ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 63       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 64       ; 108        ; 4        ; right_out[4]                                   ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 110        ; 4        ; right_out[3]                                   ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 112        ; 4        ; right_out[2]                                   ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 67       ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 68       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 69       ; 116        ; 4        ; right_out[1]                                   ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 118        ; 4        ; right_out[0]                                   ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 71       ;            ; --       ; VCCA5                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 72       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 73       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 74       ; 121        ; 5        ; slot_d[7]                                      ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 120        ; 5        ; slot_d[6]                                      ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 123        ; 5        ; slot_d[5]                                      ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 122        ; 5        ; slot_d[4]                                      ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ; 133        ; 5        ; slot_d[3]                                      ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 79       ; 132        ; 5        ; slot_d[2]                                      ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 80       ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 81       ; 134        ; 5        ; slot_d[1]                                      ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 82       ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 84       ; 141        ; 5        ; slot_d[0]                                      ; bidir  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 142        ; 5        ; slot_nint                                      ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 148        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 89       ; 150        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 90       ; 152        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 91       ; 154        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 92       ; 156        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 93       ; 158        ; 6        ; slot_a[14]                                     ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 94       ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 96       ; 172        ; 6        ; slot_a[13]                                     ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 97       ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 98       ; 174        ; 6        ; slot_a[12]                                     ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 176        ; 6        ; slot_a[11]                                     ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 177        ; 6        ; slot_a[10]                                     ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 178        ; 6        ; slot_a[9]                                      ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ; 179        ; 6        ; slot_a[8]                                      ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 103      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 104      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 105      ; 188        ; 6        ; slot_a[7]                                      ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 190        ; 6        ; slot_a[6]                                      ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA3                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 108      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 109      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 110      ; 192        ; 7        ; slot_a[5]                                      ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 194        ; 7        ; slot_a[4]                                      ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 113      ; 202        ; 7        ; slot_a[3]                                      ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 204        ; 7        ; slot_a[2]                                      ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 115      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 118      ; 212        ; 7        ; slot_a[1]                                      ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 119      ; 214        ; 7        ; slot_a[0]                                      ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 121      ; 226        ; 8        ; slot_nreset                                    ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 122      ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 123      ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 124      ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 125      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 126      ; 232        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 2.5 V                 ;           ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 235        ; 8        ; slot_nsltsl                                    ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 128      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 129      ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; 130      ; 236        ; 8        ; slot_nwr                                       ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 131      ; 238        ; 8        ; sw_mono                                        ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 132      ; 240        ; 8        ; slot_nrd                                       ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 133      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 134      ; 242        ; 8        ; slot_nmerq                                     ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; 135      ; 243        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 136      ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; 137      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 138      ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; 140      ; 248        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 141      ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 142      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 143      ;            ; --       ; VCCA4                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 144      ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; slot_nint     ; Incomplete set of assignments ;
; mem_ncs       ; Incomplete set of assignments ;
; mem_a[0]      ; Incomplete set of assignments ;
; mem_a[1]      ; Incomplete set of assignments ;
; mem_a[2]      ; Incomplete set of assignments ;
; mem_a[3]      ; Incomplete set of assignments ;
; mem_a[4]      ; Incomplete set of assignments ;
; mem_a[5]      ; Incomplete set of assignments ;
; mem_a[6]      ; Incomplete set of assignments ;
; mem_a[7]      ; Incomplete set of assignments ;
; left_out[0]   ; Incomplete set of assignments ;
; left_out[1]   ; Incomplete set of assignments ;
; left_out[2]   ; Incomplete set of assignments ;
; left_out[3]   ; Incomplete set of assignments ;
; left_out[4]   ; Incomplete set of assignments ;
; left_out[5]   ; Incomplete set of assignments ;
; left_out[6]   ; Incomplete set of assignments ;
; left_out[7]   ; Incomplete set of assignments ;
; left_out[8]   ; Incomplete set of assignments ;
; left_out[9]   ; Incomplete set of assignments ;
; left_out[10]  ; Incomplete set of assignments ;
; left_out[11]  ; Incomplete set of assignments ;
; right_out[0]  ; Incomplete set of assignments ;
; right_out[1]  ; Incomplete set of assignments ;
; right_out[2]  ; Incomplete set of assignments ;
; right_out[3]  ; Incomplete set of assignments ;
; right_out[4]  ; Incomplete set of assignments ;
; right_out[5]  ; Incomplete set of assignments ;
; right_out[6]  ; Incomplete set of assignments ;
; right_out[7]  ; Incomplete set of assignments ;
; right_out[8]  ; Incomplete set of assignments ;
; right_out[9]  ; Incomplete set of assignments ;
; right_out[10] ; Incomplete set of assignments ;
; right_out[11] ; Incomplete set of assignments ;
; slot_d[0]     ; Incomplete set of assignments ;
; slot_d[1]     ; Incomplete set of assignments ;
; slot_d[2]     ; Incomplete set of assignments ;
; slot_d[3]     ; Incomplete set of assignments ;
; slot_d[4]     ; Incomplete set of assignments ;
; slot_d[5]     ; Incomplete set of assignments ;
; slot_d[6]     ; Incomplete set of assignments ;
; slot_d[7]     ; Incomplete set of assignments ;
; slot_nsltsl   ; Incomplete set of assignments ;
; slot_a[13]    ; Incomplete set of assignments ;
; slot_a[14]    ; Incomplete set of assignments ;
; sw_mono       ; Incomplete set of assignments ;
; slot_a[11]    ; Incomplete set of assignments ;
; slot_a[12]    ; Incomplete set of assignments ;
; slot_a[7]     ; Incomplete set of assignments ;
; slot_a[3]     ; Incomplete set of assignments ;
; slot_a[4]     ; Incomplete set of assignments ;
; slot_a[5]     ; Incomplete set of assignments ;
; slot_a[6]     ; Incomplete set of assignments ;
; slot_a[8]     ; Incomplete set of assignments ;
; slot_a[9]     ; Incomplete set of assignments ;
; slot_a[10]    ; Incomplete set of assignments ;
; slot_a[1]     ; Incomplete set of assignments ;
; slot_a[2]     ; Incomplete set of assignments ;
; slot_nmerq    ; Incomplete set of assignments ;
; clk           ; Incomplete set of assignments ;
; slot_nreset   ; Incomplete set of assignments ;
; slot_nrd      ; Incomplete set of assignments ;
; slot_nwr      ; Incomplete set of assignments ;
; slot_a[0]     ; Incomplete set of assignments ;
+---------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                                 ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                ; Entity Name                     ; Library Name ;
+----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |wts_for_cartridge                                                         ; 2217 (20)   ; 1472 (4)                  ; 0 (0)         ; 10240       ; 2    ; 1          ; 4            ; 4       ; 0         ; 64   ; 0            ; 745 (16)     ; 339 (0)           ; 1133 (28)        ; 0          ; |wts_for_cartridge                                                                                                                                                                                 ; wts_for_cartridge               ; work         ;
;    |wts_core:u_wts_core|                                                   ; 2197 (0)    ; 1468 (0)                  ; 0 (0)         ; 10240       ; 2    ; 0          ; 4            ; 4       ; 0         ; 0    ; 0            ; 729 (0)      ; 339 (0)           ; 1129 (0)         ; 0          ; |wts_for_cartridge|wts_core:u_wts_core                                                                                                                                                             ; wts_core                        ; work         ;
;       |wts_channel_mixer:u_wts_channel_mixer|                              ; 1695 (146)  ; 705 (73)                  ; 0 (0)         ; 10240       ; 2    ; 0          ; 4            ; 4       ; 0         ; 0    ; 0            ; 477 (64)     ; 186 (9)           ; 1032 (73)        ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer                                                                                                                       ; wts_channel_mixer               ; work         ;
;          |wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0| ; 364 (149)   ; 150 (150)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (0)      ; 31 (31)           ; 221 (0)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0                                                       ; wts_adsr_envelope_generator_5ch ; work         ;
;             |wts_adsr_envelope_generator:u_adsr_envelope_generator|        ; 193 (193)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (99)      ; 0 (0)             ; 94 (94)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_adsr_envelope_generator:u_adsr_envelope_generator ; wts_adsr_envelope_generator     ; work         ;
;             |wts_selector:u_ar_selector|                                   ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 16 (16)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_ar_selector                            ; wts_selector                    ; work         ;
;             |wts_selector:u_counter_selector|                              ; 60 (60)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 59 (59)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_counter_selector                       ; wts_selector                    ; work         ;
;             |wts_selector:u_key_off_selector|                              ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_key_off_selector                       ; wts_selector                    ; work         ;
;             |wts_selector:u_key_on_selector|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_key_on_selector                        ; wts_selector                    ; work         ;
;             |wts_selector:u_key_release_selector|                          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_key_release_selector                   ; wts_selector                    ; work         ;
;             |wts_selector:u_level_selector|                                ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_level_selector                         ; wts_selector                    ; work         ;
;             |wts_selector:u_sl_selector|                                   ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 18 (18)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_sl_selector                            ; wts_selector                    ; work         ;
;             |wts_selector:u_state_selector|                                ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_state_selector                         ; wts_selector                    ; work         ;
;          |wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1| ; 517 (150)   ; 150 (150)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 156 (0)      ; 34 (34)           ; 327 (0)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1                                                       ; wts_adsr_envelope_generator_5ch ; work         ;
;             |wts_adsr_envelope_generator:u_adsr_envelope_generator|        ; 291 (291)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (134)    ; 0 (0)             ; 157 (157)        ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_adsr_envelope_generator:u_adsr_envelope_generator ; wts_adsr_envelope_generator     ; work         ;
;             |wts_selector:u_ar_selector|                                   ; 48 (48)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 40 (40)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_ar_selector                            ; wts_selector                    ; work         ;
;             |wts_selector:u_counter_selector|                              ; 60 (60)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 60 (60)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_counter_selector                       ; wts_selector                    ; work         ;
;             |wts_selector:u_key_off_selector|                              ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_key_off_selector                       ; wts_selector                    ; work         ;
;             |wts_selector:u_key_on_selector|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_key_on_selector                        ; wts_selector                    ; work         ;
;             |wts_selector:u_key_release_selector|                          ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_key_release_selector                   ; wts_selector                    ; work         ;
;             |wts_selector:u_level_selector|                                ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 19 (19)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_level_selector                         ; wts_selector                    ; work         ;
;             |wts_selector:u_sl_selector|                                   ; 36 (36)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 30 (30)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_sl_selector                            ; wts_selector                    ; work         ;
;             |wts_selector:u_state_selector|                                ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|wts_selector:u_state_selector                         ; wts_selector                    ; work         ;
;          |wts_channel_volume:u_channel_volume0|                            ; 35 (35)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 2       ; 0         ; 0    ; 0            ; 10 (10)      ; 8 (8)             ; 17 (17)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0                                                                                  ; wts_channel_volume              ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0                                                                   ; lpm_mult                        ; work         ;
;                |mult_rds:auto_generated|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated                                           ; mult_rds                        ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult1                                                                   ; lpm_mult                        ; work         ;
;                |mult_nds:auto_generated|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult1|mult_nds:auto_generated                                           ; mult_nds                        ; work         ;
;          |wts_channel_volume:u_channel_volume1|                            ; 35 (35)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 2            ; 2       ; 0         ; 0    ; 0            ; 10 (10)      ; 8 (8)             ; 17 (17)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1                                                                                  ; wts_channel_volume              ; work         ;
;             |lpm_mult:Mult0|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0                                                                   ; lpm_mult                        ; work         ;
;                |mult_rds:auto_generated|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated                                           ; mult_rds                        ; work         ;
;             |lpm_mult:Mult1|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult1                                                                   ; lpm_mult                        ; work         ;
;                |mult_nds:auto_generated|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult1|mult_nds:auto_generated                                           ; mult_nds                        ; work         ;
;          |wts_noise_generator_4ch:u_wts_noise_generator_4ch|               ; 163 (8)     ; 92 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (7)       ; 47 (0)            ; 86 (2)           ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch                                                                     ; wts_noise_generator_4ch         ; work         ;
;             |wts_noise_generator:u_noise_generator0|                       ; 32 (32)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 12 (12)           ; 16 (16)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0                              ; wts_noise_generator             ; work         ;
;             |wts_noise_generator:u_noise_generator1|                       ; 32 (32)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 11 (11)           ; 17 (17)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1                              ; wts_noise_generator             ; work         ;
;             |wts_noise_generator:u_noise_generator2|                       ; 32 (32)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 12 (12)           ; 16 (16)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2                              ; wts_noise_generator             ; work         ;
;             |wts_noise_generator:u_noise_generator3|                       ; 32 (32)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 12 (12)           ; 16 (16)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3                              ; wts_noise_generator             ; work         ;
;             |wts_selector:u_noise_channel_selector0|                       ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_selector:u_noise_channel_selector0                              ; wts_selector                    ; work         ;
;             |wts_selector:u_noise_channel_selector1|                       ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 10 (10)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_selector:u_noise_channel_selector1                              ; wts_selector                    ; work         ;
;             |wts_selector:u_noise_enable_selector0|                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_selector:u_noise_enable_selector0                               ; wts_selector                    ; work         ;
;             |wts_selector:u_noise_enable_selector1|                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_selector:u_noise_enable_selector1                               ; wts_selector                    ; work         ;
;          |wts_ram:u_ram00|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00                                                                                                       ; wts_ram                         ; work         ;
;             |altsyncram:ram_array_rtl_0|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0                                                                            ; altsyncram                      ; work         ;
;                |altsyncram_27d1:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated                                             ; altsyncram_27d1                 ; work         ;
;          |wts_ram:u_ram10|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram10                                                                                                       ; wts_ram                         ; work         ;
;             |altsyncram:ram_array_rtl_0|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram10|altsyncram:ram_array_rtl_0                                                                            ; altsyncram                      ; work         ;
;                |altsyncram_27d1:auto_generated|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram10|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated                                             ; altsyncram_27d1                 ; work         ;
;          |wts_selector:u_enable_selector0|                                 ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (2)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_selector:u_enable_selector0                                                                                       ; wts_selector                    ; work         ;
;          |wts_selector:u_enable_selector1|                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_selector:u_enable_selector1                                                                                       ; wts_selector                    ; work         ;
;          |wts_selector:u_volume_selector0|                                 ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_selector:u_volume_selector0                                                                                       ; wts_selector                    ; work         ;
;          |wts_selector:u_volume_selector1|                                 ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 16 (16)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_selector:u_volume_selector1                                                                                       ; wts_selector                    ; work         ;
;          |wts_tone_generator_5ch:u_tone_generator_5ch_0|                   ; 170 (94)    ; 95 (95)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (0)       ; 25 (25)           ; 98 (0)           ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0                                                                         ; wts_tone_generator_5ch          ; work         ;
;             |wts_selector:u_wave_address_selector|                         ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|wts_selector:u_wave_address_selector                                    ; wts_selector                    ; work         ;
;             |wts_selector:u_wave_frequency_counter_selector|               ; 36 (36)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 36 (36)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|wts_selector:u_wave_frequency_counter_selector                          ; wts_selector                    ; work         ;
;             |wts_selector:u_wave_length_selector|                          ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|wts_selector:u_wave_length_selector                                     ; wts_selector                    ; work         ;
;             |wts_tone_generator:u_tone_generator|                          ; 82 (82)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 37 (37)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|wts_tone_generator:u_tone_generator                                     ; wts_tone_generator              ; work         ;
;          |wts_tone_generator_5ch:u_tone_generator_5ch_1|                   ; 218 (95)    ; 95 (95)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 24 (24)           ; 155 (0)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1                                                                         ; wts_tone_generator_5ch          ; work         ;
;             |wts_selector:u_wave_address_selector|                         ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|wts_selector:u_wave_address_selector                                    ; wts_selector                    ; work         ;
;             |wts_selector:u_wave_frequency_counter_selector|               ; 36 (36)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 36 (36)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|wts_selector:u_wave_frequency_counter_selector                          ; wts_selector                    ; work         ;
;             |wts_selector:u_wave_length_selector|                          ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 12 (12)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|wts_selector:u_wave_length_selector                                     ; wts_selector                    ; work         ;
;             |wts_tone_generator:u_tone_generator|                          ; 121 (121)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 86 (86)          ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|wts_tone_generator:u_tone_generator                                     ; wts_tone_generator              ; work         ;
;       |wts_register:u_wts_register|                                        ; 1004 (1004) ; 759 (759)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 245 (245)    ; 153 (153)         ; 606 (606)        ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register                                                                                                                                 ; wts_register                    ; work         ;
;       |wts_timer:u_wts_timer|                                              ; 16 (16)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 9 (9)            ; 0          ; |wts_for_cartridge|wts_core:u_wts_core|wts_timer:u_wts_timer                                                                                                                                       ; wts_timer                       ; work         ;
+----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; slot_nint     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_ncs       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_a[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_a[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_a[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_a[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_a[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_a[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_a[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mem_a[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; left_out[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; left_out[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; left_out[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; left_out[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; left_out[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; left_out[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; left_out[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; left_out[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; left_out[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; left_out[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; left_out[10]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; left_out[11]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; right_out[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; right_out[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; right_out[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; right_out[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; right_out[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; right_out[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; right_out[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; right_out[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; right_out[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; right_out[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; right_out[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; right_out[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; slot_d[0]     ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; slot_d[1]     ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; slot_d[2]     ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; slot_d[3]     ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; slot_d[4]     ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; slot_d[5]     ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; slot_d[6]     ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; slot_d[7]     ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; slot_nsltsl   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; slot_a[13]    ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; slot_a[14]    ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; sw_mono       ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; slot_a[11]    ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; slot_a[12]    ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; slot_a[7]     ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; slot_a[3]     ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; slot_a[4]     ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; slot_a[5]     ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; slot_a[6]     ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; slot_a[8]     ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; slot_a[9]     ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; slot_a[10]    ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; slot_a[1]     ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; slot_a[2]     ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; slot_nmerq    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; clk           ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; slot_nreset   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; slot_nrd      ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; slot_nwr      ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; slot_a[0]     ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                     ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; slot_d[0]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_c0[0]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_d1[0]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_c1[0]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_d0[0]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_e1[0]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_a0[0]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_a1[0]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_b0[0]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_e0[0]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer2_channel[0]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ram_mode0~0                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_e1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_c1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_b1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_a1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_e0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_a0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[0]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[0]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[0]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[0]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[0]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[8]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[8]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[8]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[8]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[8]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[8]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[8]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[8]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[8]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[8]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[0]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[0]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[0]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[0]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_d1~0                                                                                               ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_c0~0                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_b0~0                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_d0~0                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_a0~2                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ch_a0_key_on~2                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_c1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_d1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_e1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_b1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_a1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_c0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_d0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_e0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_a0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_b0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_c0[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_d1[0]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_c1[0]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_d0[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_e1[0]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_a0[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_a1[0]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_b0[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_e0[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_c0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_c1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_d0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_e1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_a1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_a0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_b1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_b0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_e0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency2[0]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency0[0]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency1[0]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency3[0]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[0]~3                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[0]~1                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[0]~feeder                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_d1[0]~feeder                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_b1[0]~feeder                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer1_channel[0]~feeder                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_b1[0]~feeder                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[0]~feeder                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_d[0]~feeder                                                                                                 ; 0                 ; 6       ;
; slot_d[1]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer1_channel[1]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_c0[1]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_c1[1]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_d0[1]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_e1[1]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_a0[1]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_b1[1]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_a1[1]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_b0[1]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_e0[1]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ram_mode1~0                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_e1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_c1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_b1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_a1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_e0[1]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_b0[1]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[1]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[1]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[1]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[1]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[1]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[9]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[9]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[9]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[9]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[9]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[9]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[9]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[9]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[9]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[9]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[1]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[1]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[1]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[1]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[1]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_b0~0                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_d1~5                                                                                               ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_c0~3                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_d0~3                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_a0~2                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_c1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_d1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_a1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_b1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_c0[1]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_d0[1]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_a0[1]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_b0[1]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_c0[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_d1[1]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_c1[1]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_d0[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_e1[1]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_a0[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_b1[1]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_a1[1]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_b0[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_e0[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_c0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_d1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_c1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_d0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_e1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_b1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_a1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_a0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_e0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency2[1]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency0[1]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency1[1]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency3[1]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_a1_key_release~0                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[1]~4                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[1]~2                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[1]~feeder                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_b0[1]~feeder                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_e1[1]~feeder                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_e0[1]~feeder                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_d1[1]~feeder                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer2_channel[1]~feeder                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_d[1]~feeder                                                                                                 ; 0                 ; 6       ;
; slot_d[2]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer1_channel[2]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer2_channel[2]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ram_mode2~0                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[10]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[10]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[10]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[10]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[10]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[2]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[2]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[2]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[2]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[2]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[10]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[10]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[10]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[10]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[2]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[2]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[2]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[2]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[2]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_c0~0                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_c0~3                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_c1[2]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_d1[2]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_e1[2]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_a1[2]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_b1[2]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_c0[2]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_d0[2]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_e0[2]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_a0[2]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_b0[2]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_d[2]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_c0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_d1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_c1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_d0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_e1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_b1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_a1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_a0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_e0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency2[2]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency0[2]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency1[2]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency3[2]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_a1_key_off~0                                                                                               ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[2]~feeder                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[2]~feeder                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[10]~feeder                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_b0[2]~feeder                                                                                              ; 0                 ; 6       ;
; slot_d[3]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer1_channel[3]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer2_channel[3]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[11]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[11]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[11]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[11]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[11]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[3]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[3]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[3]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[3]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[3]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[11]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[11]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[11]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[11]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[11]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[3]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[3]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[3]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[3]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_d0~0                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_d0~3                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_c1[3]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_d1[3]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_a1[3]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_b1[3]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_c0[3]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_d0[3]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_a0[3]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_b0[3]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_c0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_d1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_c1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_d0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_e1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_a0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_b1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_a1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_b0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_e0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency2[3]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency0[3]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency1[3]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency3[3]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_frequency_c1~0                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_frequency_d1~0                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_frequency_e1~0                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_frequency_a1~0                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_frequency_b1~0                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_e0[3]~feeder                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_e1[3]~feeder                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_d[3]~feeder                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[3]~feeder                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[3]~feeder                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[3]~feeder                                                                                              ; 0                 ; 6       ;
; slot_d[4]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ram_mode3                                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ram_mode1~0                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ram_mode2~0                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ram_mode0~0                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[4]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[4]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[4]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[4]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[4]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[4]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[4]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[4]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[4]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[4]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_d1~0                                                                                               ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_d1~5                                                                                               ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_c0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_d1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_c1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_d0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_e1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_b1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_b0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_a1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_a0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_e0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency2[4]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency0[4]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency1[4]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency3[4]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_adsr_a1~0                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_adsr_b1~0                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_adsr_d1~0                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_adsr_c1~0                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_adsr_e1~0                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_d[4]~feeder                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[4]~feeder                                                                                              ; 0                 ; 6       ;
; slot_d[5]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_scci_enable                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[5]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[5]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[5]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[5]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[5]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[5]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[5]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[5]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[5]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[5]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_c0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_c1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_d0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_e1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_b1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_b0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_a1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_a0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_e0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_noise_c1~0                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_noise_d1~0                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_noise_e1~0                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_noise_a1~0                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_noise_b1~0                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_d[5]~feeder                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[5]~feeder                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_d1[5]~feeder                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[5]~feeder                                                                                           ; 0                 ; 6       ;
; slot_d[6]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wts_enable                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer1_oneshot                                                                                               ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[6]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[6]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[6]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[6]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[6]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[6]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[6]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[6]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[6]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[6]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer2_oneshot                                                                                               ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_wave_c1~1                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_wave_d1~1                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_wave_e1~1                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_wave_a1~1                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_wave_b1~1                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_d[6]~feeder                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[6]~feeder                                                                                           ; 0                 ; 6       ;
; slot_d[7]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer1_enable                                                                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer2_enable                                                                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[7]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[7]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[7]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[7]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[7]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[7]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[7]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[7]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[7]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[7]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_d[7]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_enable_c1                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_enable_a1                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_enable_d1                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_enable_e1                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_enable_c0                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_enable_b0                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_enable_a0                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_enable_d0                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_enable_e0                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_key_c1~0                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_key_b1~0                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_key_a1~0                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_key_d1~0                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_key_e1~0                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_enable_b1~feeder                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[7]~feeder                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[7]~feeder                                                                                           ; 0                 ; 6       ;
; slot_nsltsl                                                                                                                                                             ;                   ;         ;
;      - mem_ncs~0                                                                                                                                                        ; 0                 ; 6       ;
;      - w_rdreq~0                                                                                                                                                        ; 0                 ; 6       ;
;      - w_wrreq~0                                                                                                                                                        ; 0                 ; 6       ;
;      - slot_d~16                                                                                                                                                        ; 0                 ; 6       ;
; slot_a[13]                                                                                                                                                              ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[16]~0                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[13]~1                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[14]~3                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[15]~5                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[16]~7                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[17]~9                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[18]~11                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[19]~13                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[20]~15                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[16]~17                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_nactive~0                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_nactive~1                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|w_scc_en~1                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[0]~1                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[0]~0                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[0]~0                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[0]~2                                                                                                   ; 0                 ; 6       ;
; slot_a[14]                                                                                                                                                              ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[16]~0                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[13]~1                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[14]~3                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[15]~5                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[16]~7                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[17]~9                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[18]~11                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[18]~12                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[19]~13                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[20]~15                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[20]~16                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_address[16]~17                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_nactive~0                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|w_scc_en~1                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[0]~1                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[0]~0                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[0]~0                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[0]~2                                                                                                   ; 0                 ; 6       ;
; sw_mono                                                                                                                                                                 ;                   ;         ;
;      - left_out~0                                                                                                                                                       ; 0                 ; 6       ;
;      - left_out~1                                                                                                                                                       ; 0                 ; 6       ;
;      - left_out~2                                                                                                                                                       ; 0                 ; 6       ;
;      - left_out~3                                                                                                                                                       ; 0                 ; 6       ;
;      - left_out~4                                                                                                                                                       ; 0                 ; 6       ;
;      - left_out~5                                                                                                                                                       ; 0                 ; 6       ;
;      - left_out~6                                                                                                                                                       ; 0                 ; 6       ;
;      - left_out~7                                                                                                                                                       ; 0                 ; 6       ;
;      - left_out~8                                                                                                                                                       ; 0                 ; 6       ;
;      - left_out~9                                                                                                                                                       ; 0                 ; 6       ;
;      - left_out~10                                                                                                                                                      ; 0                 ; 6       ;
;      - left_out~11                                                                                                                                                      ; 0                 ; 6       ;
;      - right_out~0                                                                                                                                                      ; 0                 ; 6       ;
;      - right_out~1                                                                                                                                                      ; 0                 ; 6       ;
;      - right_out~2                                                                                                                                                      ; 0                 ; 6       ;
;      - right_out~3                                                                                                                                                      ; 0                 ; 6       ;
;      - right_out~4                                                                                                                                                      ; 0                 ; 6       ;
;      - right_out~5                                                                                                                                                      ; 0                 ; 6       ;
;      - right_out~6                                                                                                                                                      ; 0                 ; 6       ;
;      - right_out~7                                                                                                                                                      ; 0                 ; 6       ;
;      - right_out~8                                                                                                                                                      ; 0                 ; 6       ;
;      - right_out~9                                                                                                                                                      ; 0                 ; 6       ;
;      - right_out~10                                                                                                                                                     ; 0                 ; 6       ;
;      - right_out~11                                                                                                                                                     ; 0                 ; 6       ;
; slot_a[11]                                                                                                                                                              ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|w_scci_en~0                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Equal4~1                                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|w_scc_en~1                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[0]~0                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~0                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~1                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id[0]~4                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~5                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~8                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~10                                                                                                       ; 0                 ; 6       ;
; slot_a[12]                                                                                                                                                              ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|w_scci_en~0                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|always1~1                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|w_scc_en~1                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|w_wts_en~0                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[0]~0                                                                                                   ; 0                 ; 6       ;
; slot_a[7]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|always1~1                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_nactive~4                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_nactive~6                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Equal12~0                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~0                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~3                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~5                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~7                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~8                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~11                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~15                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~16                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~18                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|always3~2                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~2                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_oe~1                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_we~0                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_a~2                                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_a~3                                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~12                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~13                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~25                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~26                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[7]~0                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~27                                                                                                      ; 0                 ; 6       ;
; slot_a[3]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Equal4~0                                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~0                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~3                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~5                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~7                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~8                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~11                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~15                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~16                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~18                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~25                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~26                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[7]~0                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~27                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_a[3]~feeder                                                                                                 ; 0                 ; 6       ;
; slot_a[4]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Equal4~0                                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~1                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~2                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~4                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~6                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~9                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~10                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~12                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~13                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~14                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~17                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~19                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~20                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~21                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~22                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~23                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~24                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_a[4]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[7]~0                                                                                                   ; 0                 ; 6       ;
; slot_a[5]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Equal4~0                                                                                                         ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_nactive~4                                                                                             ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~1                                                                                                       ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~2                                                                                                       ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~4                                                                                                       ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~6                                                                                                       ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~9                                                                                                       ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~10                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~12                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~13                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~14                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~17                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~19                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~20                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~21                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~22                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~23                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~24                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|always3~2                                                                                                        ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_a~1                                                                                                         ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~6                                                                                                        ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[7]~1                                                                                                   ; 1                 ; 6       ;
; slot_a[6]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Equal4~0                                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_nactive~4                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~0                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~3                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~5                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~7                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~8                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~11                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~15                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~16                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~18                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|always3~2                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_a~2                                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~9                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~25                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~26                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[7]~1                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~27                                                                                                      ; 0                 ; 6       ;
; slot_a[8]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Equal4~1                                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|w_scc_en~0                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~0                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|always3~0                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~5                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~8                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~10                                                                                                       ; 0                 ; 6       ;
; slot_a[9]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Equal4~1                                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|w_scc_en~0                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~0                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|always3~0                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id[0]~4                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~5                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~8                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~10                                                                                                       ; 0                 ; 6       ;
; slot_a[10]                                                                                                                                                              ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Equal4~1                                                                                                         ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|w_scc_en~0                                                                                                       ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~0                                                                                                        ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|always3~0                                                                                                        ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id[0]~4                                                                                                     ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~5                                                                                                        ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~8                                                                                                        ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id~10                                                                                                       ; 1                 ; 6       ;
; slot_a[1]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|always1~0                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Equal12~1                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~1                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~2                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~4                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~6                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~9                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~10                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~12                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~13                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~14                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Equal13~0                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~17                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~19                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~20                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~21                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~22                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~23                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~24                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[7]~1                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_a[1]~feeder                                                                                                 ; 0                 ; 6       ;
; slot_a[2]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|always1~0                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Equal12~0                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~0                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~3                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~5                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~7                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~8                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~11                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~15                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~16                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~18                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_a[2]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~25                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~26                                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[7]~1                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~27                                                                                                      ; 0                 ; 6       ;
; slot_nmerq                                                                                                                                                              ;                   ;         ;
;      - w_rdreq~0                                                                                                                                                        ; 1                 ; 6       ;
;      - w_wrreq~0                                                                                                                                                        ; 1                 ; 6       ;
; clk                                                                                                                                                                     ;                   ;         ;
; slot_nreset                                                                                                                                                             ;                   ;         ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_out[0]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_out[1]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_out[2]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_out[3]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_out[4]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_out[5]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_out[6]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_out[7]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_out[8]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_out[9]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_out[10]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_out[0]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_out[1]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_out[2]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_out[3]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_out[4]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_out[5]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_out[6]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_out[7]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_out[8]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_out[9]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_out[10]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ram_mode3                                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ram_mode2                                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ram_mode1                                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ram_mode0                                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_scci_enable                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wts_enable                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer1_enable                                                                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer2_enable                                                                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_integ[0]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_integ[1]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_integ[2]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_integ[3]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_integ[4]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_integ[5]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_integ[6]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_integ[7]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_integ[8]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_integ[9]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_integ[10]                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_integ[11]                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_integ[0]                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_integ[1]                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_integ[2]                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_integ[3]                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_integ[4]                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_integ[5]                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_integ[6]                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_integ[7]                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_integ[8]                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_integ[9]                                                                                      ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_integ[10]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_integ[11]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_channel[0]                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_channel[0]                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_channel[1]                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_channel[1]                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_channel[2]                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_channel[2]                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_channel[3]                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_channel[3]                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_channel[4]                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_channel[4]                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_channel[5]                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_channel[5]                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_channel[6]                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_channel[6]                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_channel[7]                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_channel[7]                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_channel_wave[7]                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_channel_wave[6]                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_channel_wave[5]                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_channel_wave[4]                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_channel_wave[3]                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_channel_wave[2]                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_channel_wave[1]                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_channel_wave[0]                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_channel_wave[7]                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_channel_wave[6]                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_channel_wave[5]                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_channel_wave[4]                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_channel_wave[3]                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_channel_wave[2]                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_channel_wave[1]                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_channel_wave[0]                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_counter[1] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_counter[2] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_counter[3] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_counter[4] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_counter[1] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_counter[2] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_counter[3] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_counter[4] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_counter[1] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_counter[2] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_counter[3] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_counter[4] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_counter[1] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_counter[2] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_counter[3] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_counter[4] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ext_memory_nactive                                                                                               ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_right_out[11]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_left_out[11]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_timer:u_wts_timer|ff_nint1                                                                                                               ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_timer:u_wts_timer|ff_nint2                                                                                                               ; 0                 ; 6       ;
;      - ff_nrd2                                                                                                                                                          ; 0                 ; 6       ;
;      - ff_nwr2                                                                                                                                                          ; 0                 ; 6       ;
;      - ff_nrd1                                                                                                                                                          ; 0                 ; 6       ;
;      - ff_nwr1                                                                                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_active[0]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_active[1]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_active[2]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer1_clear                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer1_channel[1]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer1_channel[0]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer1_channel[2]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer1_channel[3]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_e[0]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_c[0]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_b[0]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_a[0]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_d[0]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_e[1]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_c[1]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_b[1]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_a[1]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_d[1]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_e[4]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_c[4]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_b[4]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_a[4]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_d[4]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_e[5]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_c[5]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_b[5]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_a[5]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_d[5]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_c0[0]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_wave_c1                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_wave_d1                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_d1[0]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_c1[0]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_d0[0]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_wave_e1                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_e1[0]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_a0[0]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_wave_a1                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_wave_b1                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_b1[0]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_a1[0]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_b0[0]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_e0[0]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_c0[1]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_d1[1]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_c1[1]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_d0[1]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_e1[1]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_a0[1]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_b1[1]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_a1[1]                                                                                         ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_b0[1]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_e0[1]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_e[10]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_c[10]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_b[10]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_a[10]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_d[10]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_e[11]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_c[11]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_b[11]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_a[11]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_d[11]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_e[2]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_c[2]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_b[2]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_a[2]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_d[2]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_e[1]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_c[1]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_b[1]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_a[1]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_d[1]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_e[0]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_c[0]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_b[0]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_a[0]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_d[0]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_e[3]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_c[3]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_b[3]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_a[3]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_d[3]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_e[4]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_c[4]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_b[4]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_a[4]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_d[4]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_e[5]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_c[5]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_b[5]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_a[5]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_d[5]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_e[6]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_c[6]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_b[6]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_a[6]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_d[6]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_e[7]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_c[7]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_b[7]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_a[7]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_d[7]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_e[8]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_c[8]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_b[8]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_a[8]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_d[8]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_e[9]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_c[9]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_b[9]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_a[9]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_frequency_count_d[9]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_e[4]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_c[4]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_b[4]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_a[4]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_d[4]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_e[5]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_c[5]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_b[5]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_a[5]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_d[5]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_e[0]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_c[0]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_b[0]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_a[0]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_d[0]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_e[1]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_c[1]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_b[1]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_a[1]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_d[1]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_e[2]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_c[2]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_b[2]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_a[2]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_d[2]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_e[3]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_c[3]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_b[3]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_a[3]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_d[3]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_e[11]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_c[11]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_b[11]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_a[11]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_d[11]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_e[10]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_c[10]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_b[10]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_a[10]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_d[10]                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_e[9]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_c[9]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_b[9]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_a[9]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_d[9]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_e[8]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_c[8]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_b[8]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_a[8]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_d[8]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_e[7]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_c[7]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_b[7]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_a[7]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_d[7]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_e[6]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_c[6]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_b[6]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_a[6]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_d[6]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_e[5]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_c[5]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_b[5]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_a[5]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_d[5]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_e[4]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_c[4]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_b[4]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_a[4]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_d[4]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_e[3]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_c[3]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_b[3]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_a[3]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_d[3]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_e[2]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_c[2]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_b[2]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_a[2]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_d[2]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_e[1]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_c[1]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_b[1]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_a[1]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_d[1]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_e[0]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_c[0]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_b[0]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_a[0]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_frequency_count_d[0]                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_e[2]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_c[2]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_b[2]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_a[2]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_d[2]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_e[3]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_c[3]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_b[3]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_a[3]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_d[3]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer2_channel[1]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer2_channel[0]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer2_channel[2]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer2_channel[3]                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer2_clear                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_e1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_c1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_b1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_d1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_a1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_e0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_c0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_b0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_d0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_a0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_e1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_c1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_b1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_d1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_a1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_e0[1]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_c0[1]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_b0[1]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_d0[1]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_a0[1]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer1_oneshot                                                                                               ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_c1_key_on                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ch_c0_key_on                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_key_c1                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_b1_key_on                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ch_b0_key_on                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_key_b1                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_a1_key_on                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ch_a0_key_on                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_key_a1                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_d1_key_on                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ch_d0_key_on                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_key_d1                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_e1_key_on                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ch_e0_key_on                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_key_e1                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[10]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[10]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[10]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[10]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[10]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[11]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[11]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[11]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[11]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[11]                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[2]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[2]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[2]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[2]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[2]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[1]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[1]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[1]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[1]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[1]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[0]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[0]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[0]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[0]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[0]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[3]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[3]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[3]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[3]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[3]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[4]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[4]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[4]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[4]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[4]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[5]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[5]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[5]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[5]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[5]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[6]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[6]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[6]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[6]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[6]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[7]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[7]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[7]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[7]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[7]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[8]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[8]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[8]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[8]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[8]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[9]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[9]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[9]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[9]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[9]                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_frequency_c1                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_frequency_d1                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[11]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[11]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_frequency_e1                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[11]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_frequency_a1                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_frequency_b1                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[11]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[11]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[10]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[10]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[10]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[10]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[10]                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[9]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[9]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[9]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[9]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[9]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[8]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[8]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[8]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[8]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[8]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[7]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[7]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[7]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[7]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[7]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[6]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[6]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[6]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[6]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[6]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[5]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[5]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[5]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[5]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[5]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[4]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[4]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[4]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[4]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[4]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[3]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[3]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[3]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[3]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[3]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[2]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[2]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[2]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[2]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[2]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[1]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[1]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[1]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[1]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[1]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[0]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[0]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[0]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[0]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[0]                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_timer2_oneshot                                                                                               ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_id[3]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_q_en                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_timer:u_wts_timer|ff_timer1_address[0]                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_timer:u_wts_timer|ff_timer1_address[1]                                                                                                   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_we                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_d[0]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_a[0]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_a[1]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_a[2]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_a[3]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_a[4]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_a[5]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_a[6]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_e[6]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_c[6]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_b[6]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_a[6]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_1|ff_wave_address_d[6]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_id[0]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_id[1]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_id[2]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_e[6]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_c[6]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_b[6]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_a[6]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_d[6]                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id[3]                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_oe                                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_we                                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_oe                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_d[1]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_d[2]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_d[3]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_d[4]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_d[5]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_d[6]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_d[7]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_c1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_d1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_e1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_b1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_a1[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_c1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_d1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_e1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_a1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_b1[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_c1[2]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_d1[2]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_e1[2]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_a1[2]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_b1[2]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_c1[3]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_d1[3]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_e1[3]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_a1[3]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_b1[3]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_c0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_d0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_e0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_a0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_b0[0]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_c0[1]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_d0[1]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_e0[1]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_a0[1]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_b0[1]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_c0[2]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_d0[2]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_e0[2]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_a0[2]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_b0[2]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_c0[3]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_d0[3]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_e0[3]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_a0[3]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_b0[3]                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_d[0]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_a[0]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_a[1]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_a[2]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_a[3]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_a[4]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_a[5]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_a[6]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id[0]                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id[1]                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_id[2]                                                                                                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_d[1]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_d[2]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_d[3]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_d[4]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_d[5]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_d[6]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_d[7]                                                                                                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[0]~_Duplicate_1                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_envelope[6]                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[1]~_Duplicate_1                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[2]~_Duplicate_1                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[3]~_Duplicate_1                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[4]~_Duplicate_1                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[5]~_Duplicate_1                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[6]~_Duplicate_1                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_wave[7]~_Duplicate_1                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[0]~_Duplicate_1                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_envelope[6]                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[1]~_Duplicate_1                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[2]~_Duplicate_1                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[3]~_Duplicate_1                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[4]~_Duplicate_1                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[5]~_Duplicate_1                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[6]~_Duplicate_1                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_wave[7]~_Duplicate_1                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[17]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_c0[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_noise_c1                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_noise_d1                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_d1[1]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_c1[1]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_d0[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_noise_e1                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_e1[1]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_a0[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_noise_a1                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_noise_b1                                                                                            ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_b1[1]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_a1[1]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_b0[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_e0[1]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[17]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_c0[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_d1[0]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_c1[0]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_d0[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_e1[0]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_a0[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_b1[0]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_a1[0]                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_b0[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_e0[0]                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[17]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[17]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_enable_c1                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_enable_b1                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_enable_a1                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_enable_d1                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_enable_e1                                                                                           ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_e[6]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_c[6]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_b[6]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_a[6]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_d[6]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_enable_c0                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_enable_b0                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_enable_a0                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_enable_d0                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_enable_e0                                                                                              ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_e[6]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_c[6]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_b[6]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_a[6]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_d[6]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[16]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_counter[0] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[16]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_counter[0] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[16]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_counter[0] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[16]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_counter[0] ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_adsr_a1                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_adsr_b1                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_adsr_d1                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_adsr_c1                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_adsr_e1                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ch_c0_key_off                                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_d1_key_off                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_c1_key_off                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ch_d0_key_off                                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_e1_key_off                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_b1_key_off                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ch_b0_key_off                                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_a1_key_off                                                                                                 ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ch_a0_key_off                                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ch_e0_key_off                                                                                                    ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[2]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[2]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[2]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[2]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[2]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[19]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[19]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[19]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[19]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[19]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[16]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[16]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[16]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[16]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[16]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[15]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[15]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[15]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[15]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[15]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[14]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[14]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[14]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[14]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[14]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[13]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[13]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[13]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[13]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[13]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[18]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[18]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[18]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[18]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[18]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[17]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[17]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[17]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[17]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[17]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[12]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[12]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[12]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[12]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[12]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[11]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[11]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[11]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[11]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[11]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[10]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[10]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[10]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[10]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[10]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[9]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[9]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[9]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[9]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[9]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[8]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[8]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[8]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[8]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[8]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[7]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[7]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[7]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[7]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[7]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[6]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[6]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[6]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[6]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[6]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[5]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[5]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[5]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[5]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[5]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[4]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[4]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[4]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[4]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[4]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[3]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[3]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[3]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[3]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[3]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[1]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[1]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[1]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[1]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[1]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_e[0]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_c[0]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_b[0]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_a[0]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_counter_d[0]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_state_e[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_state_c[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_state_b[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_state_a[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_state_d[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_state_e[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_state_c[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_state_b[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_state_a[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_state_d[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_state_e[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_state_c[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_state_b[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_state_a[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_state_d[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_c[5]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_b[5]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_a[5]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_d[5]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_c[4]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_b[4]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_a[4]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_d[4]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_e[5]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_e[4]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_e[3]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_c[3]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_b[3]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_a[3]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_d[3]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_e[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_c[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_b[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_a[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_d[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_e[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_c[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_b[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_a[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_d[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_e[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_c[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_b[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_a[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_1|ff_level_d[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ch_c0_key_release                                                                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_d1_key_release                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_c1_key_release                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ch_d0_key_release                                                                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_e1_key_release                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_b1_key_release                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ch_b0_key_release                                                                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_a1_key_release                                                                                             ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ch_a0_key_release                                                                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ch_e0_key_release                                                                                                ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_c0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_d1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_c1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_d0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_e1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_a1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_a0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_b1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_b0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_e0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_c0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_d1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_c1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_d0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_e1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_b1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_b0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_a1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_a0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_e0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_c0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_d1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_c1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_d0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_e1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_b1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_b0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_a1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_a0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_e0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_c0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_d1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_c1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_d0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_e1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_b1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_b0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_a1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_a0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_e0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_c0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_d1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_c1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_d0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_e1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_a0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_b1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_a1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_b0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_e0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_c0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_d1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_c1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_d0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_e1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_b1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_b0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_a1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_a0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_e0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[0]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[0]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[1]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[1]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[2]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[2]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[3]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[3]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[4]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[4]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[5]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[5]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[7]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[7]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[6]                                                                                                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[6]                                                                                                     ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[1]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[1]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[1]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[1]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[1]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[0]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[0]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[0]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[0]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[0]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[17]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[17]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[17]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[17]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[17]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[16]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[16]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[16]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[16]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[16]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[15]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[15]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[15]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[15]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[15]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[14]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[14]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[14]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[14]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[14]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[19]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[19]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[19]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[19]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[19]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[18]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[18]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[18]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[18]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[18]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[13]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[13]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[13]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[13]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[13]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[12]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[12]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[12]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[12]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[12]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[11]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[11]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[11]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[11]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[11]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[10]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[10]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[10]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[10]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[10]                       ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[9]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[9]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[9]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[9]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[9]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[8]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[8]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[8]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[8]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[8]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[7]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[7]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[7]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[7]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[7]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[6]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[6]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[6]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[6]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[6]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[5]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[5]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[5]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[5]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[5]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[4]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[4]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[4]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[4]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[4]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[3]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[3]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[3]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[3]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[3]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_e[2]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_c[2]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_b[2]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_a[2]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_counter_d[2]                        ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_state_e[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_state_c[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_state_b[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_state_a[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_state_d[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_state_e[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_state_c[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_state_b[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_state_a[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_state_d[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_state_e[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_state_c[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_state_b[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_state_a[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_state_d[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_e[3]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_c[3]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_b[3]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_a[3]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_d[3]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_e[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_c[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_b[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_a[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_d[2]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_e[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_c[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_b[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_a[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_d[1]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_e[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_c[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_b[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_a[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_d[0]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_e[5]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_c[5]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_b[5]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_a[5]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_d[5]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_e[4]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_c[4]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_b[4]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_a[4]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|ff_level_d[4]                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[15]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency2[0]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency2[1]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency2[2]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency2[3]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency2[4]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[15]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency0[0]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency0[1]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency0[2]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency0[3]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency0[4]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[15]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency1[0]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency1[1]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency1[2]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency1[3]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency1[4]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[15]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency3[0]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency3[1]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency3[2]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency3[3]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency3[4]                                                                                          ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[14]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[14]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[14]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[14]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[13]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[13]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[13]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[13]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[12]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[12]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[12]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[12]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[11]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[11]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[11]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[11]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[10]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[10]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[10]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[10]  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[9]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[9]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[9]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[9]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[8]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[8]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[8]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[8]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[7]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[7]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[7]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[7]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[6]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[6]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[6]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[6]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[5]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[5]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[5]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[5]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[4]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[4]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[4]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[4]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[3]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[3]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[3]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[3]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[2]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[2]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[2]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[2]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[1]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[1]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[1]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[1]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|ff_noise[0]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|ff_noise[0]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|ff_noise[0]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|ff_noise[0]   ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1                  ; 0                 ; 6       ;
;      - wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1                  ; 0                 ; 6       ;
; slot_nrd                                                                                                                                                                ;                   ;         ;
;      - slot_d~16                                                                                                                                                        ; 1                 ; 6       ;
;      - ff_nrd1~0                                                                                                                                                        ; 1                 ; 6       ;
; slot_nwr                                                                                                                                                                ;                   ;         ;
;      - ff_nwr1~0                                                                                                                                                        ; 1                 ; 6       ;
; slot_a[0]                                                                                                                                                               ;                   ;         ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Equal12~0                                                                                                        ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~1                                                                                                       ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~2                                                                                                       ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~4                                                                                                       ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~6                                                                                                       ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~9                                                                                                       ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~10                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~12                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~13                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~14                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~17                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~19                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~20                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~21                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~22                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~23                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|Decoder1~24                                                                                                      ; 1                 ; 6       ;
;      - wts_core:u_wts_core|wts_register:u_wts_register|sram_a[0]~feeder                                                                                                 ; 1                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                         ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                                                                          ; PIN_27             ; 1476    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; slot_d~16                                                                                                                                                    ; LCCOMB_X24_Y19_N28 ; 8       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; slot_nreset                                                                                                                                                  ; PIN_121            ; 1466    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; w_wrreq~0                                                                                                                                                    ; LCCOMB_X24_Y19_N22 ; 46      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|Equal3~0                                                                                           ; LCCOMB_X14_Y13_N16 ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|Equal3~2                                                                                           ; LCCOMB_X24_Y15_N0  ; 82      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|Equal3~3                                                                                           ; LCCOMB_X13_Y9_N8   ; 98      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|Equal3~4                                                                                           ; LCCOMB_X15_Y10_N8  ; 98      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|Equal3~5                                                                                           ; LCCOMB_X12_Y8_N24  ; 98      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|always2~0                                                                                          ; LCCOMB_X27_Y18_N6  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|w_sram_we0~0                                                                                       ; LCCOMB_X25_Y16_N10 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|w_sram_we1~0                                                                                       ; LCCOMB_X25_Y16_N6  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_adsr_envelope_generator_5ch:u_adsr_envelope_generator_5ch_0|wts_selector:u_sl_selector|Mux0~0  ; LCCOMB_X13_Y13_N18 ; 255     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|ff_envelope[6]                                                ; FF_X19_Y9_N7       ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|ff_envelope[6]                                                ; FF_X22_Y16_N19     ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator0|always1~0 ; LCCOMB_X20_Y17_N2  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator1|always1~0 ; LCCOMB_X24_Y12_N22 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator2|always1~0 ; LCCOMB_X24_Y15_N10 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_noise_generator_4ch:u_wts_noise_generator_4ch|wts_noise_generator:u_noise_generator3|always1~0 ; LCCOMB_X24_Y16_N16 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|always1~2                                                                                                    ; LCCOMB_X23_Y17_N30 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ch_a0_key_on~3                                                                                               ; LCCOMB_X19_Y14_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ch_b0_key_on~2                                                                                               ; LCCOMB_X19_Y14_N6  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ch_c0_key_on~3                                                                                               ; LCCOMB_X19_Y14_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ch_d0_key_on~4                                                                                               ; LCCOMB_X19_Y14_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ch_e0_key_on~2                                                                                               ; LCCOMB_X19_Y14_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_a1_key_on~3                                                                                            ; LCCOMB_X19_Y14_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_b1_key_on~2                                                                                            ; LCCOMB_X19_Y14_N4  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_c1_key_on~2                                                                                            ; LCCOMB_X19_Y14_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_d1_key_on~0                                                                                            ; LCCOMB_X18_Y14_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_ch_e1_key_on~0                                                                                            ; LCCOMB_X18_Y14_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_rddata~2                                                                                                  ; LCCOMB_X25_Y15_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_a1[7]~0                                                                                            ; LCCOMB_X15_Y11_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_b1[7]~0                                                                                            ; LCCOMB_X19_Y10_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_c1[7]~0                                                                                            ; LCCOMB_X27_Y14_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_d1[7]~0                                                                                            ; LCCOMB_X18_Y10_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_ar_e1[7]~0                                                                                            ; LCCOMB_X15_Y11_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_wave_a1~0                                                                                       ; LCCOMB_X20_Y10_N4  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_wave_b1~0                                                                                       ; LCCOMB_X20_Y10_N6  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_wave_c1~0                                                                                       ; LCCOMB_X23_Y13_N26 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_wave_d1~0                                                                                       ; LCCOMB_X20_Y13_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_clone_wave_e1~0                                                                                       ; LCCOMB_X19_Y9_N16  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_a1[7]~0                                                                                            ; LCCOMB_X19_Y9_N22  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_b1[7]~0                                                                                            ; LCCOMB_X23_Y10_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_c1[7]~0                                                                                            ; LCCOMB_X22_Y11_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_d1[7]~0                                                                                            ; LCCOMB_X24_Y10_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_dr_e1[7]~0                                                                                            ; LCCOMB_X19_Y9_N28  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_enable_d1[1]~4                                                                                        ; LCCOMB_X24_Y14_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[11]~0                                                                              ; LCCOMB_X20_Y10_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_a1[7]~1                                                                               ; LCCOMB_X23_Y9_N18  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[11]~0                                                                              ; LCCOMB_X23_Y10_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_b1[7]~1                                                                               ; LCCOMB_X24_Y11_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[11]~0                                                                              ; LCCOMB_X22_Y11_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_c1[7]~1                                                                               ; LCCOMB_X22_Y11_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[11]~1                                                                              ; LCCOMB_X18_Y10_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_d1[7]~3                                                                               ; LCCOMB_X22_Y14_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[11]~0                                                                              ; LCCOMB_X19_Y9_N20  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_frequency_count_e1[7]~1                                                                               ; LCCOMB_X23_Y9_N8   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_a1[1]~0                                                                                     ; LCCOMB_X24_Y11_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_b1[1]~0                                                                                     ; LCCOMB_X27_Y11_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_c1[1]~0                                                                                     ; LCCOMB_X22_Y11_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_d1[1]~0                                                                                     ; LCCOMB_X22_Y11_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_noise_sel_e1[1]~0                                                                                     ; LCCOMB_X24_Y11_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_a1[7]~0                                                                                            ; LCCOMB_X19_Y9_N4   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_b1[7]~0                                                                                            ; LCCOMB_X20_Y10_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_c1[7]~0                                                                                            ; LCCOMB_X23_Y10_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_d1[7]~0                                                                                            ; LCCOMB_X20_Y10_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_rr_e1[7]~0                                                                                            ; LCCOMB_X19_Y9_N18  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_a1[5]~0                                                                                            ; LCCOMB_X13_Y9_N26  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_b1[5]~0                                                                                            ; LCCOMB_X13_Y10_N2  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_c1[5]~0                                                                                            ; LCCOMB_X13_Y12_N14 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_d1[5]~0                                                                                            ; LCCOMB_X13_Y12_N28 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sl_e1[5]~0                                                                                            ; LCCOMB_X15_Y11_N24 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_a1[7]~0                                                                                            ; LCCOMB_X24_Y10_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_b1[7]~0                                                                                            ; LCCOMB_X23_Y10_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_c1[7]~0                                                                                            ; LCCOMB_X19_Y9_N8   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_d1[7]~0                                                                                            ; LCCOMB_X25_Y8_N22  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_sr_e1[7]~0                                                                                            ; LCCOMB_X24_Y10_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_a1[3]~0                                                                                        ; LCCOMB_X24_Y10_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_b1[3]~0                                                                                        ; LCCOMB_X23_Y10_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_c1[3]~0                                                                                        ; LCCOMB_X23_Y13_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_d1[3]~1                                                                                        ; LCCOMB_X25_Y13_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_volume_e1[3]~0                                                                                        ; LCCOMB_X25_Y13_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_a1[1]~0                                                                                   ; LCCOMB_X24_Y10_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_b1[1]~0                                                                                   ; LCCOMB_X27_Y14_N8  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_c1[1]~0                                                                                   ; LCCOMB_X27_Y10_N8  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_d1[1]~0                                                                                   ; LCCOMB_X22_Y11_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|ff_reg_wave_length_e1[1]~0                                                                                   ; LCCOMB_X24_Y10_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_a0[7]~1                                                                                               ; LCCOMB_X15_Y11_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_b0[7]~0                                                                                               ; LCCOMB_X15_Y11_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_c0[7]~0                                                                                               ; LCCOMB_X14_Y11_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_ar_e0[7]~0                                                                                               ; LCCOMB_X13_Y12_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_bank0[0]~0                                                                                               ; LCCOMB_X28_Y16_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_bank1[0]~0                                                                                               ; LCCOMB_X28_Y16_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_bank2[0]~1                                                                                               ; LCCOMB_X28_Y16_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_bank3[0]~2                                                                                               ; LCCOMB_X28_Y16_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_a0[7]~0                                                                                               ; LCCOMB_X23_Y11_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_b0[7]~0                                                                                               ; LCCOMB_X24_Y11_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_c0[7]~0                                                                                               ; LCCOMB_X23_Y11_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_d0[7]~2                                                                                               ; LCCOMB_X24_Y14_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_dr_e0[7]~0                                                                                               ; LCCOMB_X19_Y9_N24  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_a0[1]~1                                                                                           ; LCCOMB_X27_Y10_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_b0[1]~2                                                                                           ; LCCOMB_X24_Y14_N12 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_c0[1]~2                                                                                           ; LCCOMB_X24_Y14_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_d0[1]~2                                                                                           ; LCCOMB_X24_Y14_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_enable_e0[1]~0                                                                                           ; LCCOMB_X23_Y11_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[10]~2                                                                                 ; LCCOMB_X23_Y11_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_a0[2]~5                                                                                  ; LCCOMB_X22_Y14_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[10]~2                                                                                 ; LCCOMB_X24_Y13_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_b0[2]~5                                                                                  ; LCCOMB_X22_Y14_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[10]~3                                                                                 ; LCCOMB_X22_Y14_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_c0[2]~5                                                                                  ; LCCOMB_X22_Y14_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[10]~2                                                                                 ; LCCOMB_X24_Y13_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_d0[2]~4                                                                                  ; LCCOMB_X25_Y13_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[11]~0                                                                                 ; LCCOMB_X23_Y11_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_frequency_count_e0[7]~1                                                                                  ; LCCOMB_X22_Y11_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency0[0]~0                                                                                    ; LCCOMB_X24_Y12_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency1[0]~0                                                                                    ; LCCOMB_X24_Y12_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency2[0]~0                                                                                    ; LCCOMB_X24_Y12_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_frequency3[0]~1                                                                                    ; LCCOMB_X23_Y10_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_a0[1]~0                                                                                        ; LCCOMB_X23_Y11_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_b0[1]~0                                                                                        ; LCCOMB_X24_Y11_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_c0[1]~0                                                                                        ; LCCOMB_X22_Y15_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_d0[1]~0                                                                                        ; LCCOMB_X22_Y15_N0  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_noise_sel_e0[1]~0                                                                                        ; LCCOMB_X23_Y15_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_a0[7]~0                                                                                               ; LCCOMB_X23_Y11_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_b0[7]~0                                                                                               ; LCCOMB_X20_Y10_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_c0[7]~0                                                                                               ; LCCOMB_X20_Y10_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_d0[7]~0                                                                                               ; LCCOMB_X23_Y10_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_rr_e0[7]~0                                                                                               ; LCCOMB_X15_Y11_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_a0[5]~0                                                                                               ; LCCOMB_X13_Y9_N4   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_b0[5]~0                                                                                               ; LCCOMB_X13_Y10_N12 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_c0[5]~0                                                                                               ; LCCOMB_X13_Y10_N16 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_d0[5]~0                                                                                               ; LCCOMB_X15_Y9_N10  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_sl_e0[5]~0                                                                                               ; LCCOMB_X15_Y9_N20  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_a0[7]~0                                                                                               ; LCCOMB_X23_Y10_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_b0[7]~0                                                                                               ; LCCOMB_X24_Y10_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_c0[7]~0                                                                                               ; LCCOMB_X23_Y10_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_d0[7]~0                                                                                               ; LCCOMB_X19_Y9_N10  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_sr_e0[7]~0                                                                                               ; LCCOMB_X24_Y9_N18  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_timer1_channel[3]~0                                                                                      ; LCCOMB_X13_Y12_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_timer1_enable~3                                                                                          ; LCCOMB_X25_Y12_N14 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_timer2_channel[3]~0                                                                                      ; LCCOMB_X19_Y9_N26  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_timer2_enable~2                                                                                          ; LCCOMB_X25_Y12_N8  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_a0[3]~1                                                                                           ; LCCOMB_X25_Y13_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_b0[3]~1                                                                                           ; LCCOMB_X24_Y13_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_c0[3]~1                                                                                           ; LCCOMB_X24_Y14_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_d0[3]~1                                                                                           ; LCCOMB_X25_Y12_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_volume_e0[3]~0                                                                                           ; LCCOMB_X23_Y10_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_a0[1]~0                                                                                      ; LCCOMB_X23_Y10_N12 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_b0[1]~0                                                                                      ; LCCOMB_X24_Y9_N8   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_c0[1]~0                                                                                      ; LCCOMB_X23_Y10_N2  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_d0[1]~0                                                                                      ; LCCOMB_X23_Y13_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|reg_wave_length_e0[1]~0                                                                                      ; LCCOMB_X22_Y11_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|sram_a~0                                                                                                     ; LCCOMB_X24_Y18_N20 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_register:u_wts_register|sram_id[0]~7                                                                                                 ; LCCOMB_X23_Y18_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; wts_core:u_wts_core|wts_timer:u_wts_timer|ff_timer1_address[0]~0                                                                                             ; LCCOMB_X24_Y19_N2  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk  ; PIN_27   ; 1476    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-------------------+-------------+
; Name              ; Fan-Out     ;
+-------------------+-------------+
; slot_nreset~input ; 1466        ;
+-------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 640          ; 8            ; 640          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 5120 ; 640                         ; 8                           ; 640                         ; 8                           ; 5120                ; 1    ; None ; M9K_X26_Y19_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram10|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 640          ; 8            ; 640          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 5120 ; 640                         ; 8                           ; 640                         ; 8                           ; 5120                ; 1    ; None ; M9K_X26_Y16_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 4           ; 2                   ; 40                ;
; Simple Multipliers (18-bit)           ; 0           ; 1                   ; 20                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 20                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 40                ;
; Signed Embedded Multipliers           ; 4           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                               ; Mode                      ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult1|mult_nds:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X21_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult1|mult_nds:auto_generated|mac_mult1 ;                           ; DSPMULT_X21_Y16_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult1|mult_nds:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X21_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult1|mult_nds:auto_generated|mac_mult1 ;                           ; DSPMULT_X21_Y17_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X21_Y16_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume1|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ;                           ; DSPMULT_X21_Y16_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X21_Y17_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_channel_volume:u_channel_volume0|lpm_mult:Mult0|mult_rds:auto_generated|mac_mult1 ;                           ; DSPMULT_X21_Y17_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 3,610 / 27,275 ( 13 % ) ;
; C16 interconnects     ; 44 / 1,240 ( 4 % )      ;
; C4 interconnects      ; 2,049 / 20,832 ( 10 % ) ;
; Direct links          ; 399 / 27,275 ( 1 % )    ;
; Global clocks         ; 1 / 10 ( 10 % )         ;
; Local interconnects   ; 1,030 / 8,064 ( 13 % )  ;
; R24 interconnects     ; 40 / 1,320 ( 3 % )      ;
; R4 interconnects      ; 2,162 / 28,560 ( 8 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.60) ; Number of LABs  (Total = 176) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 6                             ;
; 2                                           ; 2                             ;
; 3                                           ; 2                             ;
; 4                                           ; 8                             ;
; 5                                           ; 5                             ;
; 6                                           ; 6                             ;
; 7                                           ; 1                             ;
; 8                                           ; 7                             ;
; 9                                           ; 2                             ;
; 10                                          ; 3                             ;
; 11                                          ; 6                             ;
; 12                                          ; 9                             ;
; 13                                          ; 10                            ;
; 14                                          ; 15                            ;
; 15                                          ; 21                            ;
; 16                                          ; 73                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.68) ; Number of LABs  (Total = 176) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 164                           ;
; 1 Clock                            ; 164                           ;
; 1 Clock enable                     ; 51                            ;
; 1 Sync. load                       ; 3                             ;
; 2 Clock enables                    ; 90                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.62) ; Number of LABs  (Total = 176) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 3                             ;
; 3                                            ; 0                             ;
; 4                                            ; 3                             ;
; 5                                            ; 1                             ;
; 6                                            ; 0                             ;
; 7                                            ; 4                             ;
; 8                                            ; 6                             ;
; 9                                            ; 1                             ;
; 10                                           ; 5                             ;
; 11                                           ; 3                             ;
; 12                                           ; 4                             ;
; 13                                           ; 4                             ;
; 14                                           ; 3                             ;
; 15                                           ; 3                             ;
; 16                                           ; 12                            ;
; 17                                           ; 7                             ;
; 18                                           ; 5                             ;
; 19                                           ; 10                            ;
; 20                                           ; 7                             ;
; 21                                           ; 11                            ;
; 22                                           ; 8                             ;
; 23                                           ; 8                             ;
; 24                                           ; 15                            ;
; 25                                           ; 8                             ;
; 26                                           ; 7                             ;
; 27                                           ; 9                             ;
; 28                                           ; 3                             ;
; 29                                           ; 4                             ;
; 30                                           ; 4                             ;
; 31                                           ; 4                             ;
; 32                                           ; 10                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.21) ; Number of LABs  (Total = 176) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 7                             ;
; 2                                               ; 6                             ;
; 3                                               ; 9                             ;
; 4                                               ; 17                            ;
; 5                                               ; 3                             ;
; 6                                               ; 5                             ;
; 7                                               ; 15                            ;
; 8                                               ; 33                            ;
; 9                                               ; 13                            ;
; 10                                              ; 8                             ;
; 11                                              ; 5                             ;
; 12                                              ; 11                            ;
; 13                                              ; 6                             ;
; 14                                              ; 11                            ;
; 15                                              ; 4                             ;
; 16                                              ; 14                            ;
; 17                                              ; 3                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 2                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.80) ; Number of LABs  (Total = 176) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 0                             ;
; 4                                            ; 9                             ;
; 5                                            ; 0                             ;
; 6                                            ; 2                             ;
; 7                                            ; 2                             ;
; 8                                            ; 3                             ;
; 9                                            ; 2                             ;
; 10                                           ; 3                             ;
; 11                                           ; 5                             ;
; 12                                           ; 6                             ;
; 13                                           ; 11                            ;
; 14                                           ; 21                            ;
; 15                                           ; 8                             ;
; 16                                           ; 6                             ;
; 17                                           ; 5                             ;
; 18                                           ; 7                             ;
; 19                                           ; 3                             ;
; 20                                           ; 6                             ;
; 21                                           ; 8                             ;
; 22                                           ; 7                             ;
; 23                                           ; 11                            ;
; 24                                           ; 2                             ;
; 25                                           ; 9                             ;
; 26                                           ; 5                             ;
; 27                                           ; 3                             ;
; 28                                           ; 4                             ;
; 29                                           ; 7                             ;
; 30                                           ; 8                             ;
; 31                                           ; 4                             ;
; 32                                           ; 0                             ;
; 33                                           ; 6                             ;
; 34                                           ; 1                             ;
; 35                                           ; 0                             ;
; 36                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 64        ; 0            ; 64        ; 0            ; 0            ; 64        ; 64        ; 0            ; 64        ; 64        ; 0            ; 42           ; 0            ; 0            ; 30           ; 0            ; 42           ; 30           ; 0            ; 0            ; 1            ; 42           ; 0            ; 0            ; 0            ; 0            ; 0            ; 64        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 64           ; 0         ; 64           ; 64           ; 0         ; 0         ; 64           ; 0         ; 0         ; 64           ; 22           ; 64           ; 64           ; 34           ; 64           ; 22           ; 34           ; 64           ; 64           ; 63           ; 22           ; 64           ; 64           ; 64           ; 64           ; 64           ; 0         ; 64           ; 64           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; slot_nint          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_ncs            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_a[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_a[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_a[2]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_a[3]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_a[4]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_a[5]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_a[6]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mem_a[7]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; left_out[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; left_out[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; left_out[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; left_out[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; left_out[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; left_out[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; left_out[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; left_out[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; left_out[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; left_out[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; left_out[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; left_out[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; right_out[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; right_out[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; right_out[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; right_out[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; right_out[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; right_out[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; right_out[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; right_out[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; right_out[8]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; right_out[9]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; right_out[10]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; right_out[11]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_d[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_d[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_d[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_d[3]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_d[4]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_d[5]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_d[6]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_d[7]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_nsltsl        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_a[13]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_a[14]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sw_mono            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_a[11]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_a[12]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_a[7]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_a[3]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_a[4]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_a[5]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_a[6]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_a[8]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_a[9]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_a[10]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_a[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_a[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_nmerq         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_nreset        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_nrd           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_nwr           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; slot_a[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 1.5               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                              ; Destination Register                                                                                                                                                ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_a[0]                                                       ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a7~porta_address_reg0 ; 0.287             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_e[0] ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a7~porta_address_reg0 ; 0.287             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_c[0] ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a7~porta_address_reg0 ; 0.287             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_b[0] ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a7~porta_address_reg0 ; 0.287             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_a[0] ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a7~porta_address_reg0 ; 0.287             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_d[0] ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a7~porta_address_reg0 ; 0.287             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_active[1]                                                       ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a7~porta_address_reg0 ; 0.287             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_active[0]                                                       ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a7~porta_address_reg0 ; 0.287             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_active[2]                                                       ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a7~porta_address_reg0 ; 0.287             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_d[0]                                                       ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram10|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a0~porta_datain_reg0  ; 0.083             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_d[3]                                                       ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram10|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a3~porta_datain_reg0  ; 0.083             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_d[7]                                                       ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram10|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a7~porta_datain_reg0  ; 0.083             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_d[1]                                                       ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram10|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a1~porta_datain_reg0  ; 0.076             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_d[2]                                                       ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram10|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a2~porta_datain_reg0  ; 0.076             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_d[4]                                                       ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a4~porta_datain_reg0  ; 0.075             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_d[6]                                                       ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a6~porta_datain_reg0  ; 0.053             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_a[1]                                                       ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a7~porta_address_reg0 ; 0.038             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_e[1] ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a7~porta_address_reg0 ; 0.038             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_c[1] ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a7~porta_address_reg0 ; 0.038             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_b[1] ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a7~porta_address_reg0 ; 0.038             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_a[1] ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a7~porta_address_reg0 ; 0.038             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_tone_generator_5ch:u_tone_generator_5ch_0|ff_wave_address_d[1] ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a7~porta_address_reg0 ; 0.038             ;
; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|ff_sram_d[5]                                                       ; wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer|wts_ram:u_ram00|altsyncram:ram_array_rtl_0|altsyncram_27d1:auto_generated|ram_block1a5~porta_datain_reg0  ; 0.027             ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 23 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M04SAE144C8G for design "wave_table_sound"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SAE144C8G is compatible
    Info (176445): Device 10M08SAE144C8GES is compatible
    Info (176445): Device 10M16SAE144C8G is compatible
    Info (176445): Device 10M25SAE144C8G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location 16
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location 18
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location 19
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location 20
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location 129
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location 136
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location 138
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332104): Reading SDC File: 'wave_table_sound.out.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   44.000          clk
Info (176353): Automatically promoted node clk~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) File: C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v Line: 24
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 28 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 16 register duplicates
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.79 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Info (144001): Generated suppressed messages file C:/Users/hra/Documents/github/wave_table_sound/quartus/output_files/wave_table_sound.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5593 megabytes
    Info: Processing ended: Mon Nov 01 22:05:09 2021
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:20


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/hra/Documents/github/wave_table_sound/quartus/output_files/wave_table_sound.fit.smsg.


