
LAB4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ee4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002ff0  08002ff0  00012ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003014  08003014  00020050  2**0
                  CONTENTS
  4 .ARM          00000000  08003014  08003014  00020050  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003014  08003014  00020050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003014  08003014  00013014  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003018  08003018  00013018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000050  20000000  0800301c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b4  20000050  0800306c  00020050  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000304  0800306c  00020304  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e2e5  00000000  00000000  00020079  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023a8  00000000  00000000  0002e35e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  00030708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009d8  00000000  00000000  000311a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017b49  00000000  00000000  00031b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c797  00000000  00000000  000496c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085996  00000000  00000000  00055e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000db7f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a28  00000000  00000000  000db84c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000050 	.word	0x20000050
 8000128:	00000000 	.word	0x00000000
 800012c:	08002fd8 	.word	0x08002fd8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000054 	.word	0x20000054
 8000148:	08002fd8 	.word	0x08002fd8

0800014c <display7SEG_Pair1>:
	LED_GREEN1_Pin,
    LED_RED2_Pin,
	LED_YELLOW2_Pin,
	LED_GREEN2_Pin
};
void display7SEG_Pair1(int num) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b09      	cmp	r3, #9
 8000158:	f200 8180 	bhi.w	800045c <display7SEG_Pair1+0x310>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <display7SEG_Pair1+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	0800018d 	.word	0x0800018d
 8000168:	080001d5 	.word	0x080001d5
 800016c:	0800021d 	.word	0x0800021d
 8000170:	08000265 	.word	0x08000265
 8000174:	080002ad 	.word	0x080002ad
 8000178:	080002f5 	.word	0x080002f5
 800017c:	0800033d 	.word	0x0800033d
 8000180:	08000385 	.word	0x08000385
 8000184:	080003cd 	.word	0x080003cd
 8000188:	08000415 	.word	0x08000415
    // Logic của hàm gốc là Common Anode (RESET = ON, SET = OFF)
    // Chúng ta giữ nguyên logic đó và chỉ thay đổi tên chân
    switch (num) {
        case 0: // a, b, c, d, e, f = ON; g = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // A1
 800018c:	2200      	movs	r2, #0
 800018e:	2101      	movs	r1, #1
 8000190:	48b7      	ldr	r0, [pc, #732]	; (8000470 <display7SEG_Pair1+0x324>)
 8000192:	f001 ff0c 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // B1
 8000196:	2200      	movs	r2, #0
 8000198:	2102      	movs	r1, #2
 800019a:	48b5      	ldr	r0, [pc, #724]	; (8000470 <display7SEG_Pair1+0x324>)
 800019c:	f001 ff07 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 80001a0:	2200      	movs	r2, #0
 80001a2:	2104      	movs	r1, #4
 80001a4:	48b2      	ldr	r0, [pc, #712]	; (8000470 <display7SEG_Pair1+0x324>)
 80001a6:	f001 ff02 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // D1
 80001aa:	2200      	movs	r2, #0
 80001ac:	2108      	movs	r1, #8
 80001ae:	48b0      	ldr	r0, [pc, #704]	; (8000470 <display7SEG_Pair1+0x324>)
 80001b0:	f001 fefd 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // E1
 80001b4:	2200      	movs	r2, #0
 80001b6:	2110      	movs	r1, #16
 80001b8:	48ad      	ldr	r0, [pc, #692]	; (8000470 <display7SEG_Pair1+0x324>)
 80001ba:	f001 fef8 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // F1
 80001be:	2200      	movs	r2, #0
 80001c0:	2120      	movs	r1, #32
 80001c2:	48ab      	ldr	r0, [pc, #684]	; (8000470 <display7SEG_Pair1+0x324>)
 80001c4:	f001 fef3 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);   // G1
 80001c8:	2201      	movs	r2, #1
 80001ca:	2140      	movs	r1, #64	; 0x40
 80001cc:	48a8      	ldr	r0, [pc, #672]	; (8000470 <display7SEG_Pair1+0x324>)
 80001ce:	f001 feee 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 80001d2:	e149      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 1: // b, c = ON; a, d, e, f, g = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);   // A1
 80001d4:	2201      	movs	r2, #1
 80001d6:	2101      	movs	r1, #1
 80001d8:	48a5      	ldr	r0, [pc, #660]	; (8000470 <display7SEG_Pair1+0x324>)
 80001da:	f001 fee8 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // B1
 80001de:	2200      	movs	r2, #0
 80001e0:	2102      	movs	r1, #2
 80001e2:	48a3      	ldr	r0, [pc, #652]	; (8000470 <display7SEG_Pair1+0x324>)
 80001e4:	f001 fee3 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 80001e8:	2200      	movs	r2, #0
 80001ea:	2104      	movs	r1, #4
 80001ec:	48a0      	ldr	r0, [pc, #640]	; (8000470 <display7SEG_Pair1+0x324>)
 80001ee:	f001 fede 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);   // D1
 80001f2:	2201      	movs	r2, #1
 80001f4:	2108      	movs	r1, #8
 80001f6:	489e      	ldr	r0, [pc, #632]	; (8000470 <display7SEG_Pair1+0x324>)
 80001f8:	f001 fed9 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // E1
 80001fc:	2201      	movs	r2, #1
 80001fe:	2110      	movs	r1, #16
 8000200:	489b      	ldr	r0, [pc, #620]	; (8000470 <display7SEG_Pair1+0x324>)
 8000202:	f001 fed4 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);   // F1
 8000206:	2201      	movs	r2, #1
 8000208:	2120      	movs	r1, #32
 800020a:	4899      	ldr	r0, [pc, #612]	; (8000470 <display7SEG_Pair1+0x324>)
 800020c:	f001 fecf 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);   // G1
 8000210:	2201      	movs	r2, #1
 8000212:	2140      	movs	r1, #64	; 0x40
 8000214:	4896      	ldr	r0, [pc, #600]	; (8000470 <display7SEG_Pair1+0x324>)
 8000216:	f001 feca 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 800021a:	e125      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 2: // a, b, g, e, d = ON; c, f = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // A1
 800021c:	2200      	movs	r2, #0
 800021e:	2101      	movs	r1, #1
 8000220:	4893      	ldr	r0, [pc, #588]	; (8000470 <display7SEG_Pair1+0x324>)
 8000222:	f001 fec4 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // B1
 8000226:	2200      	movs	r2, #0
 8000228:	2102      	movs	r1, #2
 800022a:	4891      	ldr	r0, [pc, #580]	; (8000470 <display7SEG_Pair1+0x324>)
 800022c:	f001 febf 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, SET);   // C1
 8000230:	2201      	movs	r2, #1
 8000232:	2104      	movs	r1, #4
 8000234:	488e      	ldr	r0, [pc, #568]	; (8000470 <display7SEG_Pair1+0x324>)
 8000236:	f001 feba 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // D1
 800023a:	2200      	movs	r2, #0
 800023c:	2108      	movs	r1, #8
 800023e:	488c      	ldr	r0, [pc, #560]	; (8000470 <display7SEG_Pair1+0x324>)
 8000240:	f001 feb5 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // E1
 8000244:	2200      	movs	r2, #0
 8000246:	2110      	movs	r1, #16
 8000248:	4889      	ldr	r0, [pc, #548]	; (8000470 <display7SEG_Pair1+0x324>)
 800024a:	f001 feb0 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);   // F1
 800024e:	2201      	movs	r2, #1
 8000250:	2120      	movs	r1, #32
 8000252:	4887      	ldr	r0, [pc, #540]	; (8000470 <display7SEG_Pair1+0x324>)
 8000254:	f001 feab 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // G1
 8000258:	2200      	movs	r2, #0
 800025a:	2140      	movs	r1, #64	; 0x40
 800025c:	4884      	ldr	r0, [pc, #528]	; (8000470 <display7SEG_Pair1+0x324>)
 800025e:	f001 fea6 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 8000262:	e101      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 3: // a, b, g, c, d = ON; e, f = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // A1
 8000264:	2200      	movs	r2, #0
 8000266:	2101      	movs	r1, #1
 8000268:	4881      	ldr	r0, [pc, #516]	; (8000470 <display7SEG_Pair1+0x324>)
 800026a:	f001 fea0 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // B1
 800026e:	2200      	movs	r2, #0
 8000270:	2102      	movs	r1, #2
 8000272:	487f      	ldr	r0, [pc, #508]	; (8000470 <display7SEG_Pair1+0x324>)
 8000274:	f001 fe9b 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 8000278:	2200      	movs	r2, #0
 800027a:	2104      	movs	r1, #4
 800027c:	487c      	ldr	r0, [pc, #496]	; (8000470 <display7SEG_Pair1+0x324>)
 800027e:	f001 fe96 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // D1
 8000282:	2200      	movs	r2, #0
 8000284:	2108      	movs	r1, #8
 8000286:	487a      	ldr	r0, [pc, #488]	; (8000470 <display7SEG_Pair1+0x324>)
 8000288:	f001 fe91 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // E1
 800028c:	2201      	movs	r2, #1
 800028e:	2110      	movs	r1, #16
 8000290:	4877      	ldr	r0, [pc, #476]	; (8000470 <display7SEG_Pair1+0x324>)
 8000292:	f001 fe8c 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);   // F1
 8000296:	2201      	movs	r2, #1
 8000298:	2120      	movs	r1, #32
 800029a:	4875      	ldr	r0, [pc, #468]	; (8000470 <display7SEG_Pair1+0x324>)
 800029c:	f001 fe87 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // G1
 80002a0:	2200      	movs	r2, #0
 80002a2:	2140      	movs	r1, #64	; 0x40
 80002a4:	4872      	ldr	r0, [pc, #456]	; (8000470 <display7SEG_Pair1+0x324>)
 80002a6:	f001 fe82 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 80002aa:	e0dd      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 4: // f, g, b, c = ON; a, d, e = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);   // A1
 80002ac:	2201      	movs	r2, #1
 80002ae:	2101      	movs	r1, #1
 80002b0:	486f      	ldr	r0, [pc, #444]	; (8000470 <display7SEG_Pair1+0x324>)
 80002b2:	f001 fe7c 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // B1
 80002b6:	2200      	movs	r2, #0
 80002b8:	2102      	movs	r1, #2
 80002ba:	486d      	ldr	r0, [pc, #436]	; (8000470 <display7SEG_Pair1+0x324>)
 80002bc:	f001 fe77 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 80002c0:	2200      	movs	r2, #0
 80002c2:	2104      	movs	r1, #4
 80002c4:	486a      	ldr	r0, [pc, #424]	; (8000470 <display7SEG_Pair1+0x324>)
 80002c6:	f001 fe72 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);   // D1
 80002ca:	2201      	movs	r2, #1
 80002cc:	2108      	movs	r1, #8
 80002ce:	4868      	ldr	r0, [pc, #416]	; (8000470 <display7SEG_Pair1+0x324>)
 80002d0:	f001 fe6d 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // E1
 80002d4:	2201      	movs	r2, #1
 80002d6:	2110      	movs	r1, #16
 80002d8:	4865      	ldr	r0, [pc, #404]	; (8000470 <display7SEG_Pair1+0x324>)
 80002da:	f001 fe68 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // F1
 80002de:	2200      	movs	r2, #0
 80002e0:	2120      	movs	r1, #32
 80002e2:	4863      	ldr	r0, [pc, #396]	; (8000470 <display7SEG_Pair1+0x324>)
 80002e4:	f001 fe63 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // G1
 80002e8:	2200      	movs	r2, #0
 80002ea:	2140      	movs	r1, #64	; 0x40
 80002ec:	4860      	ldr	r0, [pc, #384]	; (8000470 <display7SEG_Pair1+0x324>)
 80002ee:	f001 fe5e 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 80002f2:	e0b9      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 5: // a, f, g, c, d = ON; b, e = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // A1
 80002f4:	2200      	movs	r2, #0
 80002f6:	2101      	movs	r1, #1
 80002f8:	485d      	ldr	r0, [pc, #372]	; (8000470 <display7SEG_Pair1+0x324>)
 80002fa:	f001 fe58 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);   // B1
 80002fe:	2201      	movs	r2, #1
 8000300:	2102      	movs	r1, #2
 8000302:	485b      	ldr	r0, [pc, #364]	; (8000470 <display7SEG_Pair1+0x324>)
 8000304:	f001 fe53 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 8000308:	2200      	movs	r2, #0
 800030a:	2104      	movs	r1, #4
 800030c:	4858      	ldr	r0, [pc, #352]	; (8000470 <display7SEG_Pair1+0x324>)
 800030e:	f001 fe4e 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // D1
 8000312:	2200      	movs	r2, #0
 8000314:	2108      	movs	r1, #8
 8000316:	4856      	ldr	r0, [pc, #344]	; (8000470 <display7SEG_Pair1+0x324>)
 8000318:	f001 fe49 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // E1
 800031c:	2201      	movs	r2, #1
 800031e:	2110      	movs	r1, #16
 8000320:	4853      	ldr	r0, [pc, #332]	; (8000470 <display7SEG_Pair1+0x324>)
 8000322:	f001 fe44 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // F1
 8000326:	2200      	movs	r2, #0
 8000328:	2120      	movs	r1, #32
 800032a:	4851      	ldr	r0, [pc, #324]	; (8000470 <display7SEG_Pair1+0x324>)
 800032c:	f001 fe3f 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // G1
 8000330:	2200      	movs	r2, #0
 8000332:	2140      	movs	r1, #64	; 0x40
 8000334:	484e      	ldr	r0, [pc, #312]	; (8000470 <display7SEG_Pair1+0x324>)
 8000336:	f001 fe3a 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 800033a:	e095      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 6: // a, f, g, e, c, d = ON; b = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // A1
 800033c:	2200      	movs	r2, #0
 800033e:	2101      	movs	r1, #1
 8000340:	484b      	ldr	r0, [pc, #300]	; (8000470 <display7SEG_Pair1+0x324>)
 8000342:	f001 fe34 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);   // B1
 8000346:	2201      	movs	r2, #1
 8000348:	2102      	movs	r1, #2
 800034a:	4849      	ldr	r0, [pc, #292]	; (8000470 <display7SEG_Pair1+0x324>)
 800034c:	f001 fe2f 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 8000350:	2200      	movs	r2, #0
 8000352:	2104      	movs	r1, #4
 8000354:	4846      	ldr	r0, [pc, #280]	; (8000470 <display7SEG_Pair1+0x324>)
 8000356:	f001 fe2a 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // D1
 800035a:	2200      	movs	r2, #0
 800035c:	2108      	movs	r1, #8
 800035e:	4844      	ldr	r0, [pc, #272]	; (8000470 <display7SEG_Pair1+0x324>)
 8000360:	f001 fe25 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // E1
 8000364:	2200      	movs	r2, #0
 8000366:	2110      	movs	r1, #16
 8000368:	4841      	ldr	r0, [pc, #260]	; (8000470 <display7SEG_Pair1+0x324>)
 800036a:	f001 fe20 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // F1
 800036e:	2200      	movs	r2, #0
 8000370:	2120      	movs	r1, #32
 8000372:	483f      	ldr	r0, [pc, #252]	; (8000470 <display7SEG_Pair1+0x324>)
 8000374:	f001 fe1b 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // G1
 8000378:	2200      	movs	r2, #0
 800037a:	2140      	movs	r1, #64	; 0x40
 800037c:	483c      	ldr	r0, [pc, #240]	; (8000470 <display7SEG_Pair1+0x324>)
 800037e:	f001 fe16 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 8000382:	e071      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 7: // a, b, c = ON; d, e, f, g = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // A1
 8000384:	2200      	movs	r2, #0
 8000386:	2101      	movs	r1, #1
 8000388:	4839      	ldr	r0, [pc, #228]	; (8000470 <display7SEG_Pair1+0x324>)
 800038a:	f001 fe10 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // B1
 800038e:	2200      	movs	r2, #0
 8000390:	2102      	movs	r1, #2
 8000392:	4837      	ldr	r0, [pc, #220]	; (8000470 <display7SEG_Pair1+0x324>)
 8000394:	f001 fe0b 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 8000398:	2200      	movs	r2, #0
 800039a:	2104      	movs	r1, #4
 800039c:	4834      	ldr	r0, [pc, #208]	; (8000470 <display7SEG_Pair1+0x324>)
 800039e:	f001 fe06 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);   // D1
 80003a2:	2201      	movs	r2, #1
 80003a4:	2108      	movs	r1, #8
 80003a6:	4832      	ldr	r0, [pc, #200]	; (8000470 <display7SEG_Pair1+0x324>)
 80003a8:	f001 fe01 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // E1
 80003ac:	2201      	movs	r2, #1
 80003ae:	2110      	movs	r1, #16
 80003b0:	482f      	ldr	r0, [pc, #188]	; (8000470 <display7SEG_Pair1+0x324>)
 80003b2:	f001 fdfc 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);   // F1
 80003b6:	2201      	movs	r2, #1
 80003b8:	2120      	movs	r1, #32
 80003ba:	482d      	ldr	r0, [pc, #180]	; (8000470 <display7SEG_Pair1+0x324>)
 80003bc:	f001 fdf7 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);   // G1
 80003c0:	2201      	movs	r2, #1
 80003c2:	2140      	movs	r1, #64	; 0x40
 80003c4:	482a      	ldr	r0, [pc, #168]	; (8000470 <display7SEG_Pair1+0x324>)
 80003c6:	f001 fdf2 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 80003ca:	e04d      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 8: // a, b, c, d, e, f, g = ON
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // A1
 80003cc:	2200      	movs	r2, #0
 80003ce:	2101      	movs	r1, #1
 80003d0:	4827      	ldr	r0, [pc, #156]	; (8000470 <display7SEG_Pair1+0x324>)
 80003d2:	f001 fdec 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // B1
 80003d6:	2200      	movs	r2, #0
 80003d8:	2102      	movs	r1, #2
 80003da:	4825      	ldr	r0, [pc, #148]	; (8000470 <display7SEG_Pair1+0x324>)
 80003dc:	f001 fde7 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 80003e0:	2200      	movs	r2, #0
 80003e2:	2104      	movs	r1, #4
 80003e4:	4822      	ldr	r0, [pc, #136]	; (8000470 <display7SEG_Pair1+0x324>)
 80003e6:	f001 fde2 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // D1
 80003ea:	2200      	movs	r2, #0
 80003ec:	2108      	movs	r1, #8
 80003ee:	4820      	ldr	r0, [pc, #128]	; (8000470 <display7SEG_Pair1+0x324>)
 80003f0:	f001 fddd 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // E1
 80003f4:	2200      	movs	r2, #0
 80003f6:	2110      	movs	r1, #16
 80003f8:	481d      	ldr	r0, [pc, #116]	; (8000470 <display7SEG_Pair1+0x324>)
 80003fa:	f001 fdd8 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // F1
 80003fe:	2200      	movs	r2, #0
 8000400:	2120      	movs	r1, #32
 8000402:	481b      	ldr	r0, [pc, #108]	; (8000470 <display7SEG_Pair1+0x324>)
 8000404:	f001 fdd3 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // G1
 8000408:	2200      	movs	r2, #0
 800040a:	2140      	movs	r1, #64	; 0x40
 800040c:	4818      	ldr	r0, [pc, #96]	; (8000470 <display7SEG_Pair1+0x324>)
 800040e:	f001 fdce 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 8000412:	e029      	b.n	8000468 <display7SEG_Pair1+0x31c>

        case 9: // a, b, c, d, f, g = ON; e = OFF
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // A1
 8000414:	2200      	movs	r2, #0
 8000416:	2101      	movs	r1, #1
 8000418:	4815      	ldr	r0, [pc, #84]	; (8000470 <display7SEG_Pair1+0x324>)
 800041a:	f001 fdc8 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // B1
 800041e:	2200      	movs	r2, #0
 8000420:	2102      	movs	r1, #2
 8000422:	4813      	ldr	r0, [pc, #76]	; (8000470 <display7SEG_Pair1+0x324>)
 8000424:	f001 fdc3 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // C1
 8000428:	2200      	movs	r2, #0
 800042a:	2104      	movs	r1, #4
 800042c:	4810      	ldr	r0, [pc, #64]	; (8000470 <display7SEG_Pair1+0x324>)
 800042e:	f001 fdbe 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // D1
 8000432:	2200      	movs	r2, #0
 8000434:	2108      	movs	r1, #8
 8000436:	480e      	ldr	r0, [pc, #56]	; (8000470 <display7SEG_Pair1+0x324>)
 8000438:	f001 fdb9 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // E1
 800043c:	2201      	movs	r2, #1
 800043e:	2110      	movs	r1, #16
 8000440:	480b      	ldr	r0, [pc, #44]	; (8000470 <display7SEG_Pair1+0x324>)
 8000442:	f001 fdb4 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // F1
 8000446:	2200      	movs	r2, #0
 8000448:	2120      	movs	r1, #32
 800044a:	4809      	ldr	r0, [pc, #36]	; (8000470 <display7SEG_Pair1+0x324>)
 800044c:	f001 fdaf 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // G1
 8000450:	2200      	movs	r2, #0
 8000452:	2140      	movs	r1, #64	; 0x40
 8000454:	4806      	ldr	r0, [pc, #24]	; (8000470 <display7SEG_Pair1+0x324>)
 8000456:	f001 fdaa 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 800045a:	e005      	b.n	8000468 <display7SEG_Pair1+0x31c>

        default: // Tắt tất cả các segment
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|
 800045c:	2201      	movs	r2, #1
 800045e:	217f      	movs	r1, #127	; 0x7f
 8000460:	4803      	ldr	r0, [pc, #12]	; (8000470 <display7SEG_Pair1+0x324>)
 8000462:	f001 fda4 	bl	8001fae <HAL_GPIO_WritePin>
                                     GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, SET);
            break;
 8000466:	bf00      	nop
    }
}
 8000468:	bf00      	nop
 800046a:	3708      	adds	r7, #8
 800046c:	46bd      	mov	sp, r7
 800046e:	bd80      	pop	{r7, pc}
 8000470:	40010c00 	.word	0x40010c00

08000474 <display7SEG_Pair2>:

void display7SEG_Pair2(int num) {
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	2b09      	cmp	r3, #9
 8000480:	f200 81ca 	bhi.w	8000818 <display7SEG_Pair2+0x3a4>
 8000484:	a201      	add	r2, pc, #4	; (adr r2, 800048c <display7SEG_Pair2+0x18>)
 8000486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800048a:	bf00      	nop
 800048c:	080004b5 	.word	0x080004b5
 8000490:	0800050b 	.word	0x0800050b
 8000494:	08000561 	.word	0x08000561
 8000498:	080005b7 	.word	0x080005b7
 800049c:	0800060d 	.word	0x0800060d
 80004a0:	08000663 	.word	0x08000663
 80004a4:	080006b9 	.word	0x080006b9
 80004a8:	0800070f 	.word	0x0800070f
 80004ac:	08000765 	.word	0x08000765
 80004b0:	080007bb 	.word	0x080007bb

    switch (num) {
        case 0: // a, b, c, d, e, f = ON; g = OFF
            HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);  // A2
 80004b4:	2200      	movs	r2, #0
 80004b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004ba:	48d5      	ldr	r0, [pc, #852]	; (8000810 <display7SEG_Pair2+0x39c>)
 80004bc:	f001 fd77 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);  // B2
 80004c0:	2200      	movs	r2, #0
 80004c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004c6:	48d3      	ldr	r0, [pc, #844]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80004c8:	f001 fd71 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 80004cc:	2200      	movs	r2, #0
 80004ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004d2:	48d0      	ldr	r0, [pc, #832]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80004d4:	f001 fd6b 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // D2
 80004d8:	2200      	movs	r2, #0
 80004da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004de:	48cd      	ldr	r0, [pc, #820]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80004e0:	f001 fd65 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); // E2
 80004e4:	2200      	movs	r2, #0
 80004e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004ea:	48ca      	ldr	r0, [pc, #808]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80004ec:	f001 fd5f 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // F2
 80004f0:	2200      	movs	r2, #0
 80004f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004f6:	48c7      	ldr	r0, [pc, #796]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80004f8:	f001 fd59 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);   // G2
 80004fc:	2201      	movs	r2, #1
 80004fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000502:	48c4      	ldr	r0, [pc, #784]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000504:	f001 fd53 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 8000508:	e193      	b.n	8000832 <display7SEG_Pair2+0x3be>

        case 1: // b, c = ON; a, d, e, f, g = OFF
            HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, SET);    // A2
 800050a:	2201      	movs	r2, #1
 800050c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000510:	48bf      	ldr	r0, [pc, #764]	; (8000810 <display7SEG_Pair2+0x39c>)
 8000512:	f001 fd4c 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);  // B2
 8000516:	2200      	movs	r2, #0
 8000518:	f44f 7180 	mov.w	r1, #256	; 0x100
 800051c:	48bd      	ldr	r0, [pc, #756]	; (8000814 <display7SEG_Pair2+0x3a0>)
 800051e:	f001 fd46 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 8000522:	2200      	movs	r2, #0
 8000524:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000528:	48ba      	ldr	r0, [pc, #744]	; (8000814 <display7SEG_Pair2+0x3a0>)
 800052a:	f001 fd40 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);   // D2
 800052e:	2201      	movs	r2, #1
 8000530:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000534:	48b7      	ldr	r0, [pc, #732]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000536:	f001 fd3a 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // E2
 800053a:	2201      	movs	r2, #1
 800053c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000540:	48b4      	ldr	r0, [pc, #720]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000542:	f001 fd34 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);   // F2
 8000546:	2201      	movs	r2, #1
 8000548:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800054c:	48b1      	ldr	r0, [pc, #708]	; (8000814 <display7SEG_Pair2+0x3a0>)
 800054e:	f001 fd2e 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);   // G2
 8000552:	2201      	movs	r2, #1
 8000554:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000558:	48ae      	ldr	r0, [pc, #696]	; (8000814 <display7SEG_Pair2+0x3a0>)
 800055a:	f001 fd28 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 800055e:	e168      	b.n	8000832 <display7SEG_Pair2+0x3be>

        case 2: // a, b, g, e, d = ON; c, f = OFF
            HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);  // A2
 8000560:	2200      	movs	r2, #0
 8000562:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000566:	48aa      	ldr	r0, [pc, #680]	; (8000810 <display7SEG_Pair2+0x39c>)
 8000568:	f001 fd21 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);  // B2
 800056c:	2200      	movs	r2, #0
 800056e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000572:	48a8      	ldr	r0, [pc, #672]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000574:	f001 fd1b 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, SET);   // C2
 8000578:	2201      	movs	r2, #1
 800057a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800057e:	48a5      	ldr	r0, [pc, #660]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000580:	f001 fd15 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // D2
 8000584:	2200      	movs	r2, #0
 8000586:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800058a:	48a2      	ldr	r0, [pc, #648]	; (8000814 <display7SEG_Pair2+0x3a0>)
 800058c:	f001 fd0f 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); // E2
 8000590:	2200      	movs	r2, #0
 8000592:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000596:	489f      	ldr	r0, [pc, #636]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000598:	f001 fd09 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);   // F2
 800059c:	2201      	movs	r2, #1
 800059e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005a2:	489c      	ldr	r0, [pc, #624]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80005a4:	f001 fd03 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // G2
 80005a8:	2200      	movs	r2, #0
 80005aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005ae:	4899      	ldr	r0, [pc, #612]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80005b0:	f001 fcfd 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 80005b4:	e13d      	b.n	8000832 <display7SEG_Pair2+0x3be>

        case 3: // a, b, g, c, d = ON; e, f = OFF
            HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);  // A2
 80005b6:	2200      	movs	r2, #0
 80005b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005bc:	4894      	ldr	r0, [pc, #592]	; (8000810 <display7SEG_Pair2+0x39c>)
 80005be:	f001 fcf6 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);  // B2
 80005c2:	2200      	movs	r2, #0
 80005c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005c8:	4892      	ldr	r0, [pc, #584]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80005ca:	f001 fcf0 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 80005ce:	2200      	movs	r2, #0
 80005d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005d4:	488f      	ldr	r0, [pc, #572]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80005d6:	f001 fcea 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // D2
 80005da:	2200      	movs	r2, #0
 80005dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005e0:	488c      	ldr	r0, [pc, #560]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80005e2:	f001 fce4 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // E2
 80005e6:	2201      	movs	r2, #1
 80005e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005ec:	4889      	ldr	r0, [pc, #548]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80005ee:	f001 fcde 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);   // F2
 80005f2:	2201      	movs	r2, #1
 80005f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005f8:	4886      	ldr	r0, [pc, #536]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80005fa:	f001 fcd8 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // G2
 80005fe:	2200      	movs	r2, #0
 8000600:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000604:	4883      	ldr	r0, [pc, #524]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000606:	f001 fcd2 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 800060a:	e112      	b.n	8000832 <display7SEG_Pair2+0x3be>

        case 4: // f, g, b, c = ON; a, d, e = OFF
            HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, SET);    // A2
 800060c:	2201      	movs	r2, #1
 800060e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000612:	487f      	ldr	r0, [pc, #508]	; (8000810 <display7SEG_Pair2+0x39c>)
 8000614:	f001 fccb 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);  // B2
 8000618:	2200      	movs	r2, #0
 800061a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800061e:	487d      	ldr	r0, [pc, #500]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000620:	f001 fcc5 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 8000624:	2200      	movs	r2, #0
 8000626:	f44f 7100 	mov.w	r1, #512	; 0x200
 800062a:	487a      	ldr	r0, [pc, #488]	; (8000814 <display7SEG_Pair2+0x3a0>)
 800062c:	f001 fcbf 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);   // D2
 8000630:	2201      	movs	r2, #1
 8000632:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000636:	4877      	ldr	r0, [pc, #476]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000638:	f001 fcb9 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // E2
 800063c:	2201      	movs	r2, #1
 800063e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000642:	4874      	ldr	r0, [pc, #464]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000644:	f001 fcb3 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // F2
 8000648:	2200      	movs	r2, #0
 800064a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800064e:	4871      	ldr	r0, [pc, #452]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000650:	f001 fcad 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // G2
 8000654:	2200      	movs	r2, #0
 8000656:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800065a:	486e      	ldr	r0, [pc, #440]	; (8000814 <display7SEG_Pair2+0x3a0>)
 800065c:	f001 fca7 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 8000660:	e0e7      	b.n	8000832 <display7SEG_Pair2+0x3be>

        case 5: // a, f, g, c, d = ON; b, e = OFF
            HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);  // A2
 8000662:	2200      	movs	r2, #0
 8000664:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000668:	4869      	ldr	r0, [pc, #420]	; (8000810 <display7SEG_Pair2+0x39c>)
 800066a:	f001 fca0 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, SET);    // B2
 800066e:	2201      	movs	r2, #1
 8000670:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000674:	4867      	ldr	r0, [pc, #412]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000676:	f001 fc9a 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 800067a:	2200      	movs	r2, #0
 800067c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000680:	4864      	ldr	r0, [pc, #400]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000682:	f001 fc94 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // D2
 8000686:	2200      	movs	r2, #0
 8000688:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800068c:	4861      	ldr	r0, [pc, #388]	; (8000814 <display7SEG_Pair2+0x3a0>)
 800068e:	f001 fc8e 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // E2
 8000692:	2201      	movs	r2, #1
 8000694:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000698:	485e      	ldr	r0, [pc, #376]	; (8000814 <display7SEG_Pair2+0x3a0>)
 800069a:	f001 fc88 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // F2
 800069e:	2200      	movs	r2, #0
 80006a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006a4:	485b      	ldr	r0, [pc, #364]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80006a6:	f001 fc82 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // G2
 80006aa:	2200      	movs	r2, #0
 80006ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006b0:	4858      	ldr	r0, [pc, #352]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80006b2:	f001 fc7c 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 80006b6:	e0bc      	b.n	8000832 <display7SEG_Pair2+0x3be>

        case 6: // a, f, g, e, c, d = ON; b = OFF
            HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);  // A2
 80006b8:	2200      	movs	r2, #0
 80006ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006be:	4854      	ldr	r0, [pc, #336]	; (8000810 <display7SEG_Pair2+0x39c>)
 80006c0:	f001 fc75 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, SET);    // B2
 80006c4:	2201      	movs	r2, #1
 80006c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006ca:	4852      	ldr	r0, [pc, #328]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80006cc:	f001 fc6f 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 80006d0:	2200      	movs	r2, #0
 80006d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006d6:	484f      	ldr	r0, [pc, #316]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80006d8:	f001 fc69 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // D2
 80006dc:	2200      	movs	r2, #0
 80006de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006e2:	484c      	ldr	r0, [pc, #304]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80006e4:	f001 fc63 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); // E2
 80006e8:	2200      	movs	r2, #0
 80006ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006ee:	4849      	ldr	r0, [pc, #292]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80006f0:	f001 fc5d 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // F2
 80006f4:	2200      	movs	r2, #0
 80006f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006fa:	4846      	ldr	r0, [pc, #280]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80006fc:	f001 fc57 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // G2
 8000700:	2200      	movs	r2, #0
 8000702:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000706:	4843      	ldr	r0, [pc, #268]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000708:	f001 fc51 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 800070c:	e091      	b.n	8000832 <display7SEG_Pair2+0x3be>

        case 7: // a, b, c = ON; d, e, f, g = OFF
            HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);  // A2
 800070e:	2200      	movs	r2, #0
 8000710:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000714:	483e      	ldr	r0, [pc, #248]	; (8000810 <display7SEG_Pair2+0x39c>)
 8000716:	f001 fc4a 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);  // B2
 800071a:	2200      	movs	r2, #0
 800071c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000720:	483c      	ldr	r0, [pc, #240]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000722:	f001 fc44 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 8000726:	2200      	movs	r2, #0
 8000728:	f44f 7100 	mov.w	r1, #512	; 0x200
 800072c:	4839      	ldr	r0, [pc, #228]	; (8000814 <display7SEG_Pair2+0x3a0>)
 800072e:	f001 fc3e 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);   // D2
 8000732:	2201      	movs	r2, #1
 8000734:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000738:	4836      	ldr	r0, [pc, #216]	; (8000814 <display7SEG_Pair2+0x3a0>)
 800073a:	f001 fc38 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // E2
 800073e:	2201      	movs	r2, #1
 8000740:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000744:	4833      	ldr	r0, [pc, #204]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000746:	f001 fc32 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);   // F2
 800074a:	2201      	movs	r2, #1
 800074c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000750:	4830      	ldr	r0, [pc, #192]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000752:	f001 fc2c 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);   // G2
 8000756:	2201      	movs	r2, #1
 8000758:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800075c:	482d      	ldr	r0, [pc, #180]	; (8000814 <display7SEG_Pair2+0x3a0>)
 800075e:	f001 fc26 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 8000762:	e066      	b.n	8000832 <display7SEG_Pair2+0x3be>

        case 8: // a, b, c, d, e, f, g = ON
            HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);  // A2
 8000764:	2200      	movs	r2, #0
 8000766:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800076a:	4829      	ldr	r0, [pc, #164]	; (8000810 <display7SEG_Pair2+0x39c>)
 800076c:	f001 fc1f 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);  // B2
 8000770:	2200      	movs	r2, #0
 8000772:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000776:	4827      	ldr	r0, [pc, #156]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000778:	f001 fc19 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 800077c:	2200      	movs	r2, #0
 800077e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000782:	4824      	ldr	r0, [pc, #144]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000784:	f001 fc13 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // D2
 8000788:	2200      	movs	r2, #0
 800078a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800078e:	4821      	ldr	r0, [pc, #132]	; (8000814 <display7SEG_Pair2+0x3a0>)
 8000790:	f001 fc0d 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); // E2
 8000794:	2200      	movs	r2, #0
 8000796:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800079a:	481e      	ldr	r0, [pc, #120]	; (8000814 <display7SEG_Pair2+0x3a0>)
 800079c:	f001 fc07 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // F2
 80007a0:	2200      	movs	r2, #0
 80007a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007a6:	481b      	ldr	r0, [pc, #108]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80007a8:	f001 fc01 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // G2
 80007ac:	2200      	movs	r2, #0
 80007ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007b2:	4818      	ldr	r0, [pc, #96]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80007b4:	f001 fbfb 	bl	8001fae <HAL_GPIO_WritePin>
//            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
//            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // D2
//            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET);   // E2
//            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // F2
//            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // G2
            break;
 80007b8:	e03b      	b.n	8000832 <display7SEG_Pair2+0x3be>


        case 9: // a, b, c, d, f, g = ON; e = OFF
            HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);  // A2
 80007ba:	2200      	movs	r2, #0
 80007bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007c0:	4813      	ldr	r0, [pc, #76]	; (8000810 <display7SEG_Pair2+0x39c>)
 80007c2:	f001 fbf4 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET);  // B2
 80007c6:	2200      	movs	r2, #0
 80007c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007cc:	4811      	ldr	r0, [pc, #68]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80007ce:	f001 fbee 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // C2
 80007d2:	2200      	movs	r2, #0
 80007d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007d8:	480e      	ldr	r0, [pc, #56]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80007da:	f001 fbe8 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // D2
 80007de:	2200      	movs	r2, #0
 80007e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007e4:	480b      	ldr	r0, [pc, #44]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80007e6:	f001 fbe2 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // E2
 80007ea:	2201      	movs	r2, #1
 80007ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007f0:	4808      	ldr	r0, [pc, #32]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80007f2:	f001 fbdc 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // F2
 80007f6:	2200      	movs	r2, #0
 80007f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007fc:	4805      	ldr	r0, [pc, #20]	; (8000814 <display7SEG_Pair2+0x3a0>)
 80007fe:	f001 fbd6 	bl	8001fae <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // G2
 8000802:	2200      	movs	r2, #0
 8000804:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000808:	4802      	ldr	r0, [pc, #8]	; (8000814 <display7SEG_Pair2+0x3a0>)
 800080a:	f001 fbd0 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 800080e:	e010      	b.n	8000832 <display7SEG_Pair2+0x3be>
 8000810:	40010800 	.word	0x40010800
 8000814:	40010c00 	.word	0x40010c00

        default: // Tắt tất cả các segment
            HAL_GPIO_WritePin(GPIOB,  GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|
 8000818:	2201      	movs	r2, #1
 800081a:	f44f 517e 	mov.w	r1, #16256	; 0x3f80
 800081e:	4807      	ldr	r0, [pc, #28]	; (800083c <display7SEG_Pair2+0x3c8>)
 8000820:	f001 fbc5 	bl	8001fae <HAL_GPIO_WritePin>
                                     GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, SET);
            HAL_GPIO_WritePin(A3_GPIO_Port,A3_Pin,SET );
 8000824:	2201      	movs	r2, #1
 8000826:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800082a:	4805      	ldr	r0, [pc, #20]	; (8000840 <display7SEG_Pair2+0x3cc>)
 800082c:	f001 fbbf 	bl	8001fae <HAL_GPIO_WritePin>
            break;
 8000830:	bf00      	nop
    }
}
 8000832:	bf00      	nop
 8000834:	3708      	adds	r7, #8
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	40010c00 	.word	0x40010c00
 8000840:	40010800 	.word	0x40010800

08000844 <scanLED1>:

void scanLED1(int index){
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
	if (index >= 2){
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	2b01      	cmp	r3, #1
 8000850:	dd01      	ble.n	8000856 <scanLED1+0x12>
		index = 0;
 8000852:	2300      	movs	r3, #0
 8000854:	607b      	str	r3, [r7, #4]
	}
	if (index == 0){
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d111      	bne.n	8000880 <scanLED1+0x3c>
	  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 800085c:	2200      	movs	r2, #0
 800085e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000862:	4812      	ldr	r0, [pc, #72]	; (80008ac <scanLED1+0x68>)
 8000864:	f001 fba3 	bl	8001fae <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000868:	2201      	movs	r2, #1
 800086a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800086e:	480f      	ldr	r0, [pc, #60]	; (80008ac <scanLED1+0x68>)
 8000870:	f001 fb9d 	bl	8001fae <HAL_GPIO_WritePin>
	  display7SEG_Pair1(led_buffer1[0]);
 8000874:	4b0e      	ldr	r3, [pc, #56]	; (80008b0 <scanLED1+0x6c>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4618      	mov	r0, r3
 800087a:	f7ff fc67 	bl	800014c <display7SEG_Pair1>
	else{
	  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
	  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
	  display7SEG_Pair1(led_buffer1[1]);
	}
}
 800087e:	e010      	b.n	80008a2 <scanLED1+0x5e>
	  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000880:	2201      	movs	r2, #1
 8000882:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000886:	4809      	ldr	r0, [pc, #36]	; (80008ac <scanLED1+0x68>)
 8000888:	f001 fb91 	bl	8001fae <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 800088c:	2200      	movs	r2, #0
 800088e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000892:	4806      	ldr	r0, [pc, #24]	; (80008ac <scanLED1+0x68>)
 8000894:	f001 fb8b 	bl	8001fae <HAL_GPIO_WritePin>
	  display7SEG_Pair1(led_buffer1[1]);
 8000898:	4b05      	ldr	r3, [pc, #20]	; (80008b0 <scanLED1+0x6c>)
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	4618      	mov	r0, r3
 800089e:	f7ff fc55 	bl	800014c <display7SEG_Pair1>
}
 80008a2:	bf00      	nop
 80008a4:	3708      	adds	r7, #8
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	40010800 	.word	0x40010800
 80008b0:	2000006c 	.word	0x2000006c

080008b4 <scanLED2>:
void scanLED2(int index2){
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
	if (index2 >= 2){
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	2b01      	cmp	r3, #1
 80008c0:	dd01      	ble.n	80008c6 <scanLED2+0x12>
		index2 = 0;
 80008c2:	2300      	movs	r3, #0
 80008c4:	607b      	str	r3, [r7, #4]
	}
	if (index2 == 0){
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d111      	bne.n	80008f0 <scanLED2+0x3c>
	  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80008cc:	2200      	movs	r2, #0
 80008ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008d2:	4812      	ldr	r0, [pc, #72]	; (800091c <scanLED2+0x68>)
 80008d4:	f001 fb6b 	bl	8001fae <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80008d8:	2201      	movs	r2, #1
 80008da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008de:	480f      	ldr	r0, [pc, #60]	; (800091c <scanLED2+0x68>)
 80008e0:	f001 fb65 	bl	8001fae <HAL_GPIO_WritePin>
	  display7SEG_Pair2(led_buffer2[0]);
 80008e4:	4b0e      	ldr	r3, [pc, #56]	; (8000920 <scanLED2+0x6c>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	4618      	mov	r0, r3
 80008ea:	f7ff fdc3 	bl	8000474 <display7SEG_Pair2>
	else{
	  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
	  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
	  display7SEG_Pair2(led_buffer2[1]);
	}
}
 80008ee:	e010      	b.n	8000912 <scanLED2+0x5e>
	  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80008f0:	2201      	movs	r2, #1
 80008f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008f6:	4809      	ldr	r0, [pc, #36]	; (800091c <scanLED2+0x68>)
 80008f8:	f001 fb59 	bl	8001fae <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80008fc:	2200      	movs	r2, #0
 80008fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000902:	4806      	ldr	r0, [pc, #24]	; (800091c <scanLED2+0x68>)
 8000904:	f001 fb53 	bl	8001fae <HAL_GPIO_WritePin>
	  display7SEG_Pair2(led_buffer2[1]);
 8000908:	4b05      	ldr	r3, [pc, #20]	; (8000920 <scanLED2+0x6c>)
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	4618      	mov	r0, r3
 800090e:	f7ff fdb1 	bl	8000474 <display7SEG_Pair2>
}
 8000912:	bf00      	nop
 8000914:	3708      	adds	r7, #8
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	40010c00 	.word	0x40010c00
 8000920:	20000074 	.word	0x20000074

08000924 <display_in_Pair>:
int index = 0;
void display_in_Pair(int num, int num2){
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
 800092c:	6039      	str	r1, [r7, #0]

	led_buffer1[0] = num/10;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4a22      	ldr	r2, [pc, #136]	; (80009bc <display_in_Pair+0x98>)
 8000932:	fb82 1203 	smull	r1, r2, r2, r3
 8000936:	1092      	asrs	r2, r2, #2
 8000938:	17db      	asrs	r3, r3, #31
 800093a:	1ad3      	subs	r3, r2, r3
 800093c:	4a20      	ldr	r2, [pc, #128]	; (80009c0 <display_in_Pair+0x9c>)
 800093e:	6013      	str	r3, [r2, #0]
	led_buffer1[1] = num%10;
 8000940:	6879      	ldr	r1, [r7, #4]
 8000942:	4b1e      	ldr	r3, [pc, #120]	; (80009bc <display_in_Pair+0x98>)
 8000944:	fb83 2301 	smull	r2, r3, r3, r1
 8000948:	109a      	asrs	r2, r3, #2
 800094a:	17cb      	asrs	r3, r1, #31
 800094c:	1ad2      	subs	r2, r2, r3
 800094e:	4613      	mov	r3, r2
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	4413      	add	r3, r2
 8000954:	005b      	lsls	r3, r3, #1
 8000956:	1aca      	subs	r2, r1, r3
 8000958:	4b19      	ldr	r3, [pc, #100]	; (80009c0 <display_in_Pair+0x9c>)
 800095a:	605a      	str	r2, [r3, #4]
	led_buffer2[0] = num2/10;
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	4a17      	ldr	r2, [pc, #92]	; (80009bc <display_in_Pair+0x98>)
 8000960:	fb82 1203 	smull	r1, r2, r2, r3
 8000964:	1092      	asrs	r2, r2, #2
 8000966:	17db      	asrs	r3, r3, #31
 8000968:	1ad3      	subs	r3, r2, r3
 800096a:	4a16      	ldr	r2, [pc, #88]	; (80009c4 <display_in_Pair+0xa0>)
 800096c:	6013      	str	r3, [r2, #0]
	led_buffer2[1] = num2%10;
 800096e:	6839      	ldr	r1, [r7, #0]
 8000970:	4b12      	ldr	r3, [pc, #72]	; (80009bc <display_in_Pair+0x98>)
 8000972:	fb83 2301 	smull	r2, r3, r3, r1
 8000976:	109a      	asrs	r2, r3, #2
 8000978:	17cb      	asrs	r3, r1, #31
 800097a:	1ad2      	subs	r2, r2, r3
 800097c:	4613      	mov	r3, r2
 800097e:	009b      	lsls	r3, r3, #2
 8000980:	4413      	add	r3, r2
 8000982:	005b      	lsls	r3, r3, #1
 8000984:	1aca      	subs	r2, r1, r3
 8000986:	4b0f      	ldr	r3, [pc, #60]	; (80009c4 <display_in_Pair+0xa0>)
 8000988:	605a      	str	r2, [r3, #4]
	scanLED1(index);
 800098a:	4b0f      	ldr	r3, [pc, #60]	; (80009c8 <display_in_Pair+0xa4>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4618      	mov	r0, r3
 8000990:	f7ff ff58 	bl	8000844 <scanLED1>
	scanLED2(index);
 8000994:	4b0c      	ldr	r3, [pc, #48]	; (80009c8 <display_in_Pair+0xa4>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	4618      	mov	r0, r3
 800099a:	f7ff ff8b 	bl	80008b4 <scanLED2>
	index = !index;
 800099e:	4b0a      	ldr	r3, [pc, #40]	; (80009c8 <display_in_Pair+0xa4>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	bf0c      	ite	eq
 80009a6:	2301      	moveq	r3, #1
 80009a8:	2300      	movne	r3, #0
 80009aa:	b2db      	uxtb	r3, r3
 80009ac:	461a      	mov	r2, r3
 80009ae:	4b06      	ldr	r3, [pc, #24]	; (80009c8 <display_in_Pair+0xa4>)
 80009b0:	601a      	str	r2, [r3, #0]
}
 80009b2:	bf00      	nop
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	66666667 	.word	0x66666667
 80009c0:	2000006c 	.word	0x2000006c
 80009c4:	20000074 	.word	0x20000074
 80009c8:	2000007c 	.word	0x2000007c

080009cc <blinks_in_LED>:
void blinks_in_LED(int idx){
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
//		HAL_GPIO_WritePin(LED_COLOR[0], LED_COLOR_Pin[0], RESET);
//		HAL_GPIO_WritePin(LED_COLOR[1], LED_COLOR_Pin[1], RESET);
//		HAL_GPIO_WritePin(LED_COLOR[2], LED_COLOR_Pin[2], RESET);
		HAL_GPIO_TogglePin(LED_COLOR[idx], LED_COLOR_Pin[idx]);
 80009d4:	4a0e      	ldr	r2, [pc, #56]	; (8000a10 <blinks_in_LED+0x44>)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009dc:	490d      	ldr	r1, [pc, #52]	; (8000a14 <blinks_in_LED+0x48>)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80009e4:	4619      	mov	r1, r3
 80009e6:	4610      	mov	r0, r2
 80009e8:	f001 faf9 	bl	8001fde <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(LED_COLOR[idx+3], LED_COLOR_Pin[idx+3]);
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	3303      	adds	r3, #3
 80009f0:	4a07      	ldr	r2, [pc, #28]	; (8000a10 <blinks_in_LED+0x44>)
 80009f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	3303      	adds	r3, #3
 80009fa:	4906      	ldr	r1, [pc, #24]	; (8000a14 <blinks_in_LED+0x48>)
 80009fc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000a00:	4619      	mov	r1, r3
 8000a02:	4610      	mov	r0, r2
 8000a04:	f001 faeb 	bl	8001fde <HAL_GPIO_TogglePin>
}
 8000a08:	bf00      	nop
 8000a0a:	3708      	adds	r7, #8
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	20000000 	.word	0x20000000
 8000a14:	20000018 	.word	0x20000018

08000a18 <RED_1>:
void RED_1(){
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	2102      	movs	r1, #2
 8000a20:	4807      	ldr	r0, [pc, #28]	; (8000a40 <RED_1+0x28>)
 8000a22:	f001 fac4 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, RESET);
 8000a26:	2200      	movs	r2, #0
 8000a28:	2104      	movs	r1, #4
 8000a2a:	4805      	ldr	r0, [pc, #20]	; (8000a40 <RED_1+0x28>)
 8000a2c:	f001 fabf 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8000a30:	2200      	movs	r2, #0
 8000a32:	2108      	movs	r1, #8
 8000a34:	4802      	ldr	r0, [pc, #8]	; (8000a40 <RED_1+0x28>)
 8000a36:	f001 faba 	bl	8001fae <HAL_GPIO_WritePin>
}
 8000a3a:	bf00      	nop
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	40010800 	.word	0x40010800

08000a44 <RED_2>:
void RED_2(){
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 8000a48:	2201      	movs	r2, #1
 8000a4a:	2110      	movs	r1, #16
 8000a4c:	4807      	ldr	r0, [pc, #28]	; (8000a6c <RED_2+0x28>)
 8000a4e:	f001 faae 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
 8000a52:	2200      	movs	r2, #0
 8000a54:	2120      	movs	r1, #32
 8000a56:	4805      	ldr	r0, [pc, #20]	; (8000a6c <RED_2+0x28>)
 8000a58:	f001 faa9 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, RESET);
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	2140      	movs	r1, #64	; 0x40
 8000a60:	4802      	ldr	r0, [pc, #8]	; (8000a6c <RED_2+0x28>)
 8000a62:	f001 faa4 	bl	8001fae <HAL_GPIO_WritePin>
}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	40010800 	.word	0x40010800

08000a70 <GREEN_1>:
void GREEN_1(){
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 8000a74:	2200      	movs	r2, #0
 8000a76:	2102      	movs	r1, #2
 8000a78:	4807      	ldr	r0, [pc, #28]	; (8000a98 <GREEN_1+0x28>)
 8000a7a:	f001 fa98 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, RESET);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	2104      	movs	r1, #4
 8000a82:	4805      	ldr	r0, [pc, #20]	; (8000a98 <GREEN_1+0x28>)
 8000a84:	f001 fa93 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8000a88:	2201      	movs	r2, #1
 8000a8a:	2108      	movs	r1, #8
 8000a8c:	4802      	ldr	r0, [pc, #8]	; (8000a98 <GREEN_1+0x28>)
 8000a8e:	f001 fa8e 	bl	8001fae <HAL_GPIO_WritePin>
}
 8000a92:	bf00      	nop
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40010800 	.word	0x40010800

08000a9c <GREEN_2>:
void GREEN_2(){
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	2110      	movs	r1, #16
 8000aa4:	4807      	ldr	r0, [pc, #28]	; (8000ac4 <GREEN_2+0x28>)
 8000aa6:	f001 fa82 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2120      	movs	r1, #32
 8000aae:	4805      	ldr	r0, [pc, #20]	; (8000ac4 <GREEN_2+0x28>)
 8000ab0:	f001 fa7d 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	2140      	movs	r1, #64	; 0x40
 8000ab8:	4802      	ldr	r0, [pc, #8]	; (8000ac4 <GREEN_2+0x28>)
 8000aba:	f001 fa78 	bl	8001fae <HAL_GPIO_WritePin>
}
 8000abe:	bf00      	nop
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40010800 	.word	0x40010800

08000ac8 <YELLOW_1>:
void YELLOW_1(){
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 8000acc:	2200      	movs	r2, #0
 8000ace:	2102      	movs	r1, #2
 8000ad0:	4807      	ldr	r0, [pc, #28]	; (8000af0 <YELLOW_1+0x28>)
 8000ad2:	f001 fa6c 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	2104      	movs	r1, #4
 8000ada:	4805      	ldr	r0, [pc, #20]	; (8000af0 <YELLOW_1+0x28>)
 8000adc:	f001 fa67 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	2108      	movs	r1, #8
 8000ae4:	4802      	ldr	r0, [pc, #8]	; (8000af0 <YELLOW_1+0x28>)
 8000ae6:	f001 fa62 	bl	8001fae <HAL_GPIO_WritePin>
}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40010800 	.word	0x40010800

08000af4 <YELLOW_2>:
void YELLOW_2(){
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8000af8:	2200      	movs	r2, #0
 8000afa:	2110      	movs	r1, #16
 8000afc:	4807      	ldr	r0, [pc, #28]	; (8000b1c <YELLOW_2+0x28>)
 8000afe:	f001 fa56 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 8000b02:	2201      	movs	r2, #1
 8000b04:	2120      	movs	r1, #32
 8000b06:	4805      	ldr	r0, [pc, #20]	; (8000b1c <YELLOW_2+0x28>)
 8000b08:	f001 fa51 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, RESET);
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	2140      	movs	r1, #64	; 0x40
 8000b10:	4802      	ldr	r0, [pc, #8]	; (8000b1c <YELLOW_2+0x28>)
 8000b12:	f001 fa4c 	bl	8001fae <HAL_GPIO_WritePin>
}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40010800 	.word	0x40010800

08000b20 <TURN_OFF_ALL>:
void TURN_OFF_ALL(){
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 8000b24:	2200      	movs	r2, #0
 8000b26:	2102      	movs	r1, #2
 8000b28:	480e      	ldr	r0, [pc, #56]	; (8000b64 <TURN_OFF_ALL+0x44>)
 8000b2a:	f001 fa40 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, RESET);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2104      	movs	r1, #4
 8000b32:	480c      	ldr	r0, [pc, #48]	; (8000b64 <TURN_OFF_ALL+0x44>)
 8000b34:	f001 fa3b 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8000b38:	2200      	movs	r2, #0
 8000b3a:	2108      	movs	r1, #8
 8000b3c:	4809      	ldr	r0, [pc, #36]	; (8000b64 <TURN_OFF_ALL+0x44>)
 8000b3e:	f001 fa36 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8000b42:	2200      	movs	r2, #0
 8000b44:	2110      	movs	r1, #16
 8000b46:	4807      	ldr	r0, [pc, #28]	; (8000b64 <TURN_OFF_ALL+0x44>)
 8000b48:	f001 fa31 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	2120      	movs	r1, #32
 8000b50:	4804      	ldr	r0, [pc, #16]	; (8000b64 <TURN_OFF_ALL+0x44>)
 8000b52:	f001 fa2c 	bl	8001fae <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, RESET);
 8000b56:	2200      	movs	r2, #0
 8000b58:	2140      	movs	r1, #64	; 0x40
 8000b5a:	4802      	ldr	r0, [pc, #8]	; (8000b64 <TURN_OFF_ALL+0x44>)
 8000b5c:	f001 fa27 	bl	8001fae <HAL_GPIO_WritePin>
}
 8000b60:	bf00      	nop
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	40010800 	.word	0x40010800

08000b68 <display_digit>:
	if (st == RED_MODIFY) blinks_in_LED(0);
	if (st == YELLOW_MODIFY) blinks_in_LED(1);
	if (st == GREEN_MODIFY) blinks_in_LED(2);
};

void display_digit(){
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
	display_in_Pair(counter1, counter2);
 8000b6c:	4b04      	ldr	r3, [pc, #16]	; (8000b80 <display_digit+0x18>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a04      	ldr	r2, [pc, #16]	; (8000b84 <display_digit+0x1c>)
 8000b72:	6812      	ldr	r2, [r2, #0]
 8000b74:	4611      	mov	r1, r2
 8000b76:	4618      	mov	r0, r3
 8000b78:	f7ff fed4 	bl	8000924 <display_in_Pair>
}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20000084 	.word	0x20000084
 8000b84:	20000088 	.word	0x20000088

08000b88 <fsm_traffic_light>:

void fsm_traffic_light(){
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
	timer_traffic++;
 8000b8c:	4b85      	ldr	r3, [pc, #532]	; (8000da4 <fsm_traffic_light+0x21c>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	3301      	adds	r3, #1
 8000b92:	4a84      	ldr	r2, [pc, #528]	; (8000da4 <fsm_traffic_light+0x21c>)
 8000b94:	6013      	str	r3, [r2, #0]
	if (st== GREEN_RED||st== YELLOW_RED||st== RED_GREEN ||st== RED_YELLOW){
 8000b96:	4b84      	ldr	r3, [pc, #528]	; (8000da8 <fsm_traffic_light+0x220>)
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	2b01      	cmp	r3, #1
 8000b9c:	d00b      	beq.n	8000bb6 <fsm_traffic_light+0x2e>
 8000b9e:	4b82      	ldr	r3, [pc, #520]	; (8000da8 <fsm_traffic_light+0x220>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	2b02      	cmp	r3, #2
 8000ba4:	d007      	beq.n	8000bb6 <fsm_traffic_light+0x2e>
 8000ba6:	4b80      	ldr	r3, [pc, #512]	; (8000da8 <fsm_traffic_light+0x220>)
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	2b03      	cmp	r3, #3
 8000bac:	d003      	beq.n	8000bb6 <fsm_traffic_light+0x2e>
 8000bae:	4b7e      	ldr	r3, [pc, #504]	; (8000da8 <fsm_traffic_light+0x220>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	2b04      	cmp	r3, #4
 8000bb4:	d11c      	bne.n	8000bf0 <fsm_traffic_light+0x68>
	  if (timer_traffic >= 100){
 8000bb6:	4b7b      	ldr	r3, [pc, #492]	; (8000da4 <fsm_traffic_light+0x21c>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	2b63      	cmp	r3, #99	; 0x63
 8000bbc:	dd18      	ble.n	8000bf0 <fsm_traffic_light+0x68>
		  counter1--;
 8000bbe:	4b7b      	ldr	r3, [pc, #492]	; (8000dac <fsm_traffic_light+0x224>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	3b01      	subs	r3, #1
 8000bc4:	4a79      	ldr	r2, [pc, #484]	; (8000dac <fsm_traffic_light+0x224>)
 8000bc6:	6013      	str	r3, [r2, #0]
		  counter2--;
 8000bc8:	4b79      	ldr	r3, [pc, #484]	; (8000db0 <fsm_traffic_light+0x228>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	3b01      	subs	r3, #1
 8000bce:	4a78      	ldr	r2, [pc, #480]	; (8000db0 <fsm_traffic_light+0x228>)
 8000bd0:	6013      	str	r3, [r2, #0]
		  counter1 = (counter1 < 0) ? 0 : counter1;
 8000bd2:	4b76      	ldr	r3, [pc, #472]	; (8000dac <fsm_traffic_light+0x224>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8000bda:	4a74      	ldr	r2, [pc, #464]	; (8000dac <fsm_traffic_light+0x224>)
 8000bdc:	6013      	str	r3, [r2, #0]
		  counter2 = (counter2 < 0) ? 0 : counter2;
 8000bde:	4b74      	ldr	r3, [pc, #464]	; (8000db0 <fsm_traffic_light+0x228>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8000be6:	4a72      	ldr	r2, [pc, #456]	; (8000db0 <fsm_traffic_light+0x228>)
 8000be8:	6013      	str	r3, [r2, #0]
		  timer_traffic=0;
 8000bea:	4b6e      	ldr	r3, [pc, #440]	; (8000da4 <fsm_traffic_light+0x21c>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
	  }

	}
	switch(st){
 8000bf0:	4b6d      	ldr	r3, [pc, #436]	; (8000da8 <fsm_traffic_light+0x220>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	2b07      	cmp	r3, #7
 8000bf6:	f200 81ec 	bhi.w	8000fd2 <fsm_traffic_light+0x44a>
 8000bfa:	a201      	add	r2, pc, #4	; (adr r2, 8000c00 <fsm_traffic_light+0x78>)
 8000bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c00:	08000c21 	.word	0x08000c21
 8000c04:	08000c55 	.word	0x08000c55
 8000c08:	08000ca3 	.word	0x08000ca3
 8000c0c:	08000cff 	.word	0x08000cff
 8000c10:	08000d4d 	.word	0x08000d4d
 8000c14:	08000dc1 	.word	0x08000dc1
 8000c18:	08000f21 	.word	0x08000f21
 8000c1c:	08000e5f 	.word	0x08000e5f
	case START:
		if (CheckButton(0)){
 8000c20:	2000      	movs	r0, #0
 8000c22:	f000 fa83 	bl	800112c <CheckButton>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	f000 81d6 	beq.w	8000fda <fsm_traffic_light+0x452>
			st = GREEN_RED;
 8000c2e:	4b5e      	ldr	r3, [pc, #376]	; (8000da8 <fsm_traffic_light+0x220>)
 8000c30:	2201      	movs	r2, #1
 8000c32:	701a      	strb	r2, [r3, #0]
			counter1 = time_GREEN;
 8000c34:	4b5f      	ldr	r3, [pc, #380]	; (8000db4 <fsm_traffic_light+0x22c>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a5c      	ldr	r2, [pc, #368]	; (8000dac <fsm_traffic_light+0x224>)
 8000c3a:	6013      	str	r3, [r2, #0]
			counter2 = time_RED;
 8000c3c:	4b5e      	ldr	r3, [pc, #376]	; (8000db8 <fsm_traffic_light+0x230>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a5b      	ldr	r2, [pc, #364]	; (8000db0 <fsm_traffic_light+0x228>)
 8000c42:	6013      	str	r3, [r2, #0]
			timer_traffic = 0;
 8000c44:	4b57      	ldr	r3, [pc, #348]	; (8000da4 <fsm_traffic_light+0x21c>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	601a      	str	r2, [r3, #0]
			GREEN_1(); RED_2();
 8000c4a:	f7ff ff11 	bl	8000a70 <GREEN_1>
 8000c4e:	f7ff fef9 	bl	8000a44 <RED_2>
		}
		break;
 8000c52:	e1c2      	b.n	8000fda <fsm_traffic_light+0x452>

	case GREEN_RED:
		GREEN_1(); RED_2();
 8000c54:	f7ff ff0c 	bl	8000a70 <GREEN_1>
 8000c58:	f7ff fef4 	bl	8000a44 <RED_2>
		if (counter1 <= 0){
 8000c5c:	4b53      	ldr	r3, [pc, #332]	; (8000dac <fsm_traffic_light+0x224>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	dc0a      	bgt.n	8000c7a <fsm_traffic_light+0xf2>
			counter1 = time_YELLOW;
 8000c64:	4b55      	ldr	r3, [pc, #340]	; (8000dbc <fsm_traffic_light+0x234>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a50      	ldr	r2, [pc, #320]	; (8000dac <fsm_traffic_light+0x224>)
 8000c6a:	6013      	str	r3, [r2, #0]
			YELLOW_1(); RED_2();
 8000c6c:	f7ff ff2c 	bl	8000ac8 <YELLOW_1>
 8000c70:	f7ff fee8 	bl	8000a44 <RED_2>
			st = YELLOW_RED;
 8000c74:	4b4c      	ldr	r3, [pc, #304]	; (8000da8 <fsm_traffic_light+0x220>)
 8000c76:	2202      	movs	r2, #2
 8000c78:	701a      	strb	r2, [r3, #0]
		}
		if (CheckButton(0)){
 8000c7a:	2000      	movs	r0, #0
 8000c7c:	f000 fa56 	bl	800112c <CheckButton>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f000 81ab 	beq.w	8000fde <fsm_traffic_light+0x456>
			st = RED_MODIFY;
 8000c88:	4b47      	ldr	r3, [pc, #284]	; (8000da8 <fsm_traffic_light+0x220>)
 8000c8a:	2205      	movs	r2, #5
 8000c8c:	701a      	strb	r2, [r3, #0]
			TURN_OFF_ALL();
 8000c8e:	f7ff ff47 	bl	8000b20 <TURN_OFF_ALL>
			counter1 = time_RED;
 8000c92:	4b49      	ldr	r3, [pc, #292]	; (8000db8 <fsm_traffic_light+0x230>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4a45      	ldr	r2, [pc, #276]	; (8000dac <fsm_traffic_light+0x224>)
 8000c98:	6013      	str	r3, [r2, #0]
			counter2 = 2;
 8000c9a:	4b45      	ldr	r3, [pc, #276]	; (8000db0 <fsm_traffic_light+0x228>)
 8000c9c:	2202      	movs	r2, #2
 8000c9e:	601a      	str	r2, [r3, #0]
		}
		break;
 8000ca0:	e19d      	b.n	8000fde <fsm_traffic_light+0x456>
	case YELLOW_RED:
		YELLOW_1(); RED_2();
 8000ca2:	f7ff ff11 	bl	8000ac8 <YELLOW_1>
 8000ca6:	f7ff fecd 	bl	8000a44 <RED_2>
		if (counter2 <= 0){
 8000caa:	4b41      	ldr	r3, [pc, #260]	; (8000db0 <fsm_traffic_light+0x228>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	dc11      	bgt.n	8000cd6 <fsm_traffic_light+0x14e>
			st = RED_GREEN;
 8000cb2:	4b3d      	ldr	r3, [pc, #244]	; (8000da8 <fsm_traffic_light+0x220>)
 8000cb4:	2203      	movs	r2, #3
 8000cb6:	701a      	strb	r2, [r3, #0]
			counter1 = time_RED;
 8000cb8:	4b3f      	ldr	r3, [pc, #252]	; (8000db8 <fsm_traffic_light+0x230>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a3b      	ldr	r2, [pc, #236]	; (8000dac <fsm_traffic_light+0x224>)
 8000cbe:	6013      	str	r3, [r2, #0]
			counter2 = time_GREEN;
 8000cc0:	4b3c      	ldr	r3, [pc, #240]	; (8000db4 <fsm_traffic_light+0x22c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a3a      	ldr	r2, [pc, #232]	; (8000db0 <fsm_traffic_light+0x228>)
 8000cc6:	6013      	str	r3, [r2, #0]
			timer_traffic = 0;
 8000cc8:	4b36      	ldr	r3, [pc, #216]	; (8000da4 <fsm_traffic_light+0x21c>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	601a      	str	r2, [r3, #0]
			RED_1(); GREEN_2();
 8000cce:	f7ff fea3 	bl	8000a18 <RED_1>
 8000cd2:	f7ff fee3 	bl	8000a9c <GREEN_2>

		}
		if (CheckButton(0)){
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	f000 fa28 	bl	800112c <CheckButton>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	f000 817f 	beq.w	8000fe2 <fsm_traffic_light+0x45a>
			st = RED_MODIFY;
 8000ce4:	4b30      	ldr	r3, [pc, #192]	; (8000da8 <fsm_traffic_light+0x220>)
 8000ce6:	2205      	movs	r2, #5
 8000ce8:	701a      	strb	r2, [r3, #0]
			TURN_OFF_ALL();
 8000cea:	f7ff ff19 	bl	8000b20 <TURN_OFF_ALL>
			counter1 = time_RED;
 8000cee:	4b32      	ldr	r3, [pc, #200]	; (8000db8 <fsm_traffic_light+0x230>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a2e      	ldr	r2, [pc, #184]	; (8000dac <fsm_traffic_light+0x224>)
 8000cf4:	6013      	str	r3, [r2, #0]
			counter2 = 2;
 8000cf6:	4b2e      	ldr	r3, [pc, #184]	; (8000db0 <fsm_traffic_light+0x228>)
 8000cf8:	2202      	movs	r2, #2
 8000cfa:	601a      	str	r2, [r3, #0]
		}
		break;
 8000cfc:	e171      	b.n	8000fe2 <fsm_traffic_light+0x45a>
	case RED_GREEN:
		RED_1(); GREEN_2();
 8000cfe:	f7ff fe8b 	bl	8000a18 <RED_1>
 8000d02:	f7ff fecb 	bl	8000a9c <GREEN_2>

		if (counter2 <= 0){
 8000d06:	4b2a      	ldr	r3, [pc, #168]	; (8000db0 <fsm_traffic_light+0x228>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	dc0a      	bgt.n	8000d24 <fsm_traffic_light+0x19c>
			st = RED_YELLOW;
 8000d0e:	4b26      	ldr	r3, [pc, #152]	; (8000da8 <fsm_traffic_light+0x220>)
 8000d10:	2204      	movs	r2, #4
 8000d12:	701a      	strb	r2, [r3, #0]
			counter2 = time_YELLOW;
 8000d14:	4b29      	ldr	r3, [pc, #164]	; (8000dbc <fsm_traffic_light+0x234>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a25      	ldr	r2, [pc, #148]	; (8000db0 <fsm_traffic_light+0x228>)
 8000d1a:	6013      	str	r3, [r2, #0]
			RED_1(); YELLOW_2();
 8000d1c:	f7ff fe7c 	bl	8000a18 <RED_1>
 8000d20:	f7ff fee8 	bl	8000af4 <YELLOW_2>

		}
		if (CheckButton(0)){
 8000d24:	2000      	movs	r0, #0
 8000d26:	f000 fa01 	bl	800112c <CheckButton>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	f000 815a 	beq.w	8000fe6 <fsm_traffic_light+0x45e>
			st = RED_MODIFY;
 8000d32:	4b1d      	ldr	r3, [pc, #116]	; (8000da8 <fsm_traffic_light+0x220>)
 8000d34:	2205      	movs	r2, #5
 8000d36:	701a      	strb	r2, [r3, #0]
			TURN_OFF_ALL();
 8000d38:	f7ff fef2 	bl	8000b20 <TURN_OFF_ALL>
			counter1 = time_RED;
 8000d3c:	4b1e      	ldr	r3, [pc, #120]	; (8000db8 <fsm_traffic_light+0x230>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a1a      	ldr	r2, [pc, #104]	; (8000dac <fsm_traffic_light+0x224>)
 8000d42:	6013      	str	r3, [r2, #0]
			counter2 = 2;
 8000d44:	4b1a      	ldr	r3, [pc, #104]	; (8000db0 <fsm_traffic_light+0x228>)
 8000d46:	2202      	movs	r2, #2
 8000d48:	601a      	str	r2, [r3, #0]
		}
		break;
 8000d4a:	e14c      	b.n	8000fe6 <fsm_traffic_light+0x45e>
	case RED_YELLOW:
		RED_1(); YELLOW_2();
 8000d4c:	f7ff fe64 	bl	8000a18 <RED_1>
 8000d50:	f7ff fed0 	bl	8000af4 <YELLOW_2>

		if (counter2 <= 0){
 8000d54:	4b16      	ldr	r3, [pc, #88]	; (8000db0 <fsm_traffic_light+0x228>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	dc0e      	bgt.n	8000d7a <fsm_traffic_light+0x1f2>
			st = GREEN_RED;
 8000d5c:	4b12      	ldr	r3, [pc, #72]	; (8000da8 <fsm_traffic_light+0x220>)
 8000d5e:	2201      	movs	r2, #1
 8000d60:	701a      	strb	r2, [r3, #0]
			GREEN_1(); RED_2();
 8000d62:	f7ff fe85 	bl	8000a70 <GREEN_1>
 8000d66:	f7ff fe6d 	bl	8000a44 <RED_2>
			counter1 = time_GREEN;
 8000d6a:	4b12      	ldr	r3, [pc, #72]	; (8000db4 <fsm_traffic_light+0x22c>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a0f      	ldr	r2, [pc, #60]	; (8000dac <fsm_traffic_light+0x224>)
 8000d70:	6013      	str	r3, [r2, #0]
			counter2 = time_RED;
 8000d72:	4b11      	ldr	r3, [pc, #68]	; (8000db8 <fsm_traffic_light+0x230>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a0e      	ldr	r2, [pc, #56]	; (8000db0 <fsm_traffic_light+0x228>)
 8000d78:	6013      	str	r3, [r2, #0]
		}
		if (CheckButton(0)){
 8000d7a:	2000      	movs	r0, #0
 8000d7c:	f000 f9d6 	bl	800112c <CheckButton>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	f000 8131 	beq.w	8000fea <fsm_traffic_light+0x462>
			st = RED_MODIFY;
 8000d88:	4b07      	ldr	r3, [pc, #28]	; (8000da8 <fsm_traffic_light+0x220>)
 8000d8a:	2205      	movs	r2, #5
 8000d8c:	701a      	strb	r2, [r3, #0]
			TURN_OFF_ALL();
 8000d8e:	f7ff fec7 	bl	8000b20 <TURN_OFF_ALL>
			counter1 = time_RED;
 8000d92:	4b09      	ldr	r3, [pc, #36]	; (8000db8 <fsm_traffic_light+0x230>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a05      	ldr	r2, [pc, #20]	; (8000dac <fsm_traffic_light+0x224>)
 8000d98:	6013      	str	r3, [r2, #0]
			counter2 = 2;
 8000d9a:	4b05      	ldr	r3, [pc, #20]	; (8000db0 <fsm_traffic_light+0x228>)
 8000d9c:	2202      	movs	r2, #2
 8000d9e:	601a      	str	r2, [r3, #0]
		}
		break;
 8000da0:	e123      	b.n	8000fea <fsm_traffic_light+0x462>
 8000da2:	bf00      	nop
 8000da4:	2000008c 	.word	0x2000008c
 8000da8:	20000080 	.word	0x20000080
 8000dac:	20000084 	.word	0x20000084
 8000db0:	20000088 	.word	0x20000088
 8000db4:	20000028 	.word	0x20000028
 8000db8:	20000024 	.word	0x20000024
 8000dbc:	2000002c 	.word	0x2000002c


	case RED_MODIFY:
		if (timer_traffic >= 20) { // 500ms
 8000dc0:	4b8e      	ldr	r3, [pc, #568]	; (8000ffc <fsm_traffic_light+0x474>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2b13      	cmp	r3, #19
 8000dc6:	dd05      	ble.n	8000dd4 <fsm_traffic_light+0x24c>
			timer_traffic = 0;
 8000dc8:	4b8c      	ldr	r3, [pc, #560]	; (8000ffc <fsm_traffic_light+0x474>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]
			blinks_in_LED(0); // Nhấp nháy LED Đỏ
 8000dce:	2000      	movs	r0, #0
 8000dd0:	f7ff fdfc 	bl	80009cc <blinks_in_LED>
		}
		if (CheckButton(1)) {
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	f000 f9a9 	bl	800112c <CheckButton>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d00b      	beq.n	8000df8 <fsm_traffic_light+0x270>
			counter1++;
 8000de0:	4b87      	ldr	r3, [pc, #540]	; (8001000 <fsm_traffic_light+0x478>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	3301      	adds	r3, #1
 8000de6:	4a86      	ldr	r2, [pc, #536]	; (8001000 <fsm_traffic_light+0x478>)
 8000de8:	6013      	str	r3, [r2, #0]
			if (counter1 >= 100) counter1=1;
 8000dea:	4b85      	ldr	r3, [pc, #532]	; (8001000 <fsm_traffic_light+0x478>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	2b63      	cmp	r3, #99	; 0x63
 8000df0:	dd02      	ble.n	8000df8 <fsm_traffic_light+0x270>
 8000df2:	4b83      	ldr	r3, [pc, #524]	; (8001000 <fsm_traffic_light+0x478>)
 8000df4:	2201      	movs	r2, #1
 8000df6:	601a      	str	r2, [r3, #0]
		}
		if (CheckButton_1s(1)) {
 8000df8:	2001      	movs	r0, #1
 8000dfa:	f000 f9b5 	bl	8001168 <CheckButton_1s>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d00b      	beq.n	8000e1c <fsm_traffic_light+0x294>
			counter1++;
 8000e04:	4b7e      	ldr	r3, [pc, #504]	; (8001000 <fsm_traffic_light+0x478>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	4a7d      	ldr	r2, [pc, #500]	; (8001000 <fsm_traffic_light+0x478>)
 8000e0c:	6013      	str	r3, [r2, #0]
			if (counter1 >= 100) counter1=1;
 8000e0e:	4b7c      	ldr	r3, [pc, #496]	; (8001000 <fsm_traffic_light+0x478>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	2b63      	cmp	r3, #99	; 0x63
 8000e14:	dd02      	ble.n	8000e1c <fsm_traffic_light+0x294>
 8000e16:	4b7a      	ldr	r3, [pc, #488]	; (8001000 <fsm_traffic_light+0x478>)
 8000e18:	2201      	movs	r2, #1
 8000e1a:	601a      	str	r2, [r3, #0]
		}
		if (CheckButton(2)){
 8000e1c:	2002      	movs	r0, #2
 8000e1e:	f000 f985 	bl	800112c <CheckButton>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d003      	beq.n	8000e30 <fsm_traffic_light+0x2a8>
			time_RED = counter1;
 8000e28:	4b75      	ldr	r3, [pc, #468]	; (8001000 <fsm_traffic_light+0x478>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a75      	ldr	r2, [pc, #468]	; (8001004 <fsm_traffic_light+0x47c>)
 8000e2e:	6013      	str	r3, [r2, #0]
		}
		if (CheckButton(0)){
 8000e30:	2000      	movs	r0, #0
 8000e32:	f000 f97b 	bl	800112c <CheckButton>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	f000 80d8 	beq.w	8000fee <fsm_traffic_light+0x466>
			st = YELLOW_MODIFY;
 8000e3e:	4b72      	ldr	r3, [pc, #456]	; (8001008 <fsm_traffic_light+0x480>)
 8000e40:	2207      	movs	r2, #7
 8000e42:	701a      	strb	r2, [r3, #0]
			counter1 = time_YELLOW;
 8000e44:	4b71      	ldr	r3, [pc, #452]	; (800100c <fsm_traffic_light+0x484>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a6d      	ldr	r2, [pc, #436]	; (8001000 <fsm_traffic_light+0x478>)
 8000e4a:	6013      	str	r3, [r2, #0]
			counter2 = 2;
 8000e4c:	4b70      	ldr	r3, [pc, #448]	; (8001010 <fsm_traffic_light+0x488>)
 8000e4e:	2202      	movs	r2, #2
 8000e50:	601a      	str	r2, [r3, #0]
			TURN_OFF_ALL();
 8000e52:	f7ff fe65 	bl	8000b20 <TURN_OFF_ALL>
			timer_traffic = 0;
 8000e56:	4b69      	ldr	r3, [pc, #420]	; (8000ffc <fsm_traffic_light+0x474>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]
		}
		break;
 8000e5c:	e0c7      	b.n	8000fee <fsm_traffic_light+0x466>
	case YELLOW_MODIFY:
		if (timer_traffic >= 20) {
 8000e5e:	4b67      	ldr	r3, [pc, #412]	; (8000ffc <fsm_traffic_light+0x474>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	2b13      	cmp	r3, #19
 8000e64:	dd05      	ble.n	8000e72 <fsm_traffic_light+0x2ea>
			timer_traffic = 0;
 8000e66:	4b65      	ldr	r3, [pc, #404]	; (8000ffc <fsm_traffic_light+0x474>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
			blinks_in_LED(1);
 8000e6c:	2001      	movs	r0, #1
 8000e6e:	f7ff fdad 	bl	80009cc <blinks_in_LED>
		}
		if (CheckButton(1)) {
 8000e72:	2001      	movs	r0, #1
 8000e74:	f000 f95a 	bl	800112c <CheckButton>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d00b      	beq.n	8000e96 <fsm_traffic_light+0x30e>
			counter1++;
 8000e7e:	4b60      	ldr	r3, [pc, #384]	; (8001000 <fsm_traffic_light+0x478>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	3301      	adds	r3, #1
 8000e84:	4a5e      	ldr	r2, [pc, #376]	; (8001000 <fsm_traffic_light+0x478>)
 8000e86:	6013      	str	r3, [r2, #0]
			if (counter1 >= 100) counter1=1;
 8000e88:	4b5d      	ldr	r3, [pc, #372]	; (8001000 <fsm_traffic_light+0x478>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	2b63      	cmp	r3, #99	; 0x63
 8000e8e:	dd02      	ble.n	8000e96 <fsm_traffic_light+0x30e>
 8000e90:	4b5b      	ldr	r3, [pc, #364]	; (8001000 <fsm_traffic_light+0x478>)
 8000e92:	2201      	movs	r2, #1
 8000e94:	601a      	str	r2, [r3, #0]
		}
		if (CheckButton_1s(1)) {
 8000e96:	2001      	movs	r0, #1
 8000e98:	f000 f966 	bl	8001168 <CheckButton_1s>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d00b      	beq.n	8000eba <fsm_traffic_light+0x332>
			counter1++;
 8000ea2:	4b57      	ldr	r3, [pc, #348]	; (8001000 <fsm_traffic_light+0x478>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	4a55      	ldr	r2, [pc, #340]	; (8001000 <fsm_traffic_light+0x478>)
 8000eaa:	6013      	str	r3, [r2, #0]
			if (counter1 >= 100) counter1=1;
 8000eac:	4b54      	ldr	r3, [pc, #336]	; (8001000 <fsm_traffic_light+0x478>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2b63      	cmp	r3, #99	; 0x63
 8000eb2:	dd02      	ble.n	8000eba <fsm_traffic_light+0x332>
 8000eb4:	4b52      	ldr	r3, [pc, #328]	; (8001000 <fsm_traffic_light+0x478>)
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	601a      	str	r2, [r3, #0]
		}
		if (CheckButton(2)){
 8000eba:	2002      	movs	r0, #2
 8000ebc:	f000 f936 	bl	800112c <CheckButton>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d016      	beq.n	8000ef4 <fsm_traffic_light+0x36c>
			if (counter1 > time_RED) time_YELLOW = time_RED-1 ;
 8000ec6:	4b4e      	ldr	r3, [pc, #312]	; (8001000 <fsm_traffic_light+0x478>)
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	4b4e      	ldr	r3, [pc, #312]	; (8001004 <fsm_traffic_light+0x47c>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	429a      	cmp	r2, r3
 8000ed0:	dd05      	ble.n	8000ede <fsm_traffic_light+0x356>
 8000ed2:	4b4c      	ldr	r3, [pc, #304]	; (8001004 <fsm_traffic_light+0x47c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	3b01      	subs	r3, #1
 8000ed8:	4a4c      	ldr	r2, [pc, #304]	; (800100c <fsm_traffic_light+0x484>)
 8000eda:	6013      	str	r3, [r2, #0]
 8000edc:	e003      	b.n	8000ee6 <fsm_traffic_light+0x35e>
			else time_YELLOW = counter1;
 8000ede:	4b48      	ldr	r3, [pc, #288]	; (8001000 <fsm_traffic_light+0x478>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4a4a      	ldr	r2, [pc, #296]	; (800100c <fsm_traffic_light+0x484>)
 8000ee4:	6013      	str	r3, [r2, #0]
			time_GREEN = time_RED - time_YELLOW;
 8000ee6:	4b47      	ldr	r3, [pc, #284]	; (8001004 <fsm_traffic_light+0x47c>)
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	4b48      	ldr	r3, [pc, #288]	; (800100c <fsm_traffic_light+0x484>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	1ad3      	subs	r3, r2, r3
 8000ef0:	4a48      	ldr	r2, [pc, #288]	; (8001014 <fsm_traffic_light+0x48c>)
 8000ef2:	6013      	str	r3, [r2, #0]
		}
		if (CheckButton(0)){
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	f000 f919 	bl	800112c <CheckButton>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d078      	beq.n	8000ff2 <fsm_traffic_light+0x46a>
			st = GREEN_MODIFY;
 8000f00:	4b41      	ldr	r3, [pc, #260]	; (8001008 <fsm_traffic_light+0x480>)
 8000f02:	2206      	movs	r2, #6
 8000f04:	701a      	strb	r2, [r3, #0]
			counter1 = time_GREEN;
 8000f06:	4b43      	ldr	r3, [pc, #268]	; (8001014 <fsm_traffic_light+0x48c>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a3d      	ldr	r2, [pc, #244]	; (8001000 <fsm_traffic_light+0x478>)
 8000f0c:	6013      	str	r3, [r2, #0]
			counter2 = 3;
 8000f0e:	4b40      	ldr	r3, [pc, #256]	; (8001010 <fsm_traffic_light+0x488>)
 8000f10:	2203      	movs	r2, #3
 8000f12:	601a      	str	r2, [r3, #0]
			TURN_OFF_ALL();
 8000f14:	f7ff fe04 	bl	8000b20 <TURN_OFF_ALL>
			timer_traffic = 0;
 8000f18:	4b38      	ldr	r3, [pc, #224]	; (8000ffc <fsm_traffic_light+0x474>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	601a      	str	r2, [r3, #0]
		}
		break;
 8000f1e:	e068      	b.n	8000ff2 <fsm_traffic_light+0x46a>
	case GREEN_MODIFY:
		if (timer_traffic >= 20) {
 8000f20:	4b36      	ldr	r3, [pc, #216]	; (8000ffc <fsm_traffic_light+0x474>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	2b13      	cmp	r3, #19
 8000f26:	dd05      	ble.n	8000f34 <fsm_traffic_light+0x3ac>
			timer_traffic = 0;
 8000f28:	4b34      	ldr	r3, [pc, #208]	; (8000ffc <fsm_traffic_light+0x474>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
			blinks_in_LED(2);
 8000f2e:	2002      	movs	r0, #2
 8000f30:	f7ff fd4c 	bl	80009cc <blinks_in_LED>
		}

		if (CheckButton(1)) {
 8000f34:	2001      	movs	r0, #1
 8000f36:	f000 f8f9 	bl	800112c <CheckButton>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d00b      	beq.n	8000f58 <fsm_traffic_light+0x3d0>
			counter1++;
 8000f40:	4b2f      	ldr	r3, [pc, #188]	; (8001000 <fsm_traffic_light+0x478>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	3301      	adds	r3, #1
 8000f46:	4a2e      	ldr	r2, [pc, #184]	; (8001000 <fsm_traffic_light+0x478>)
 8000f48:	6013      	str	r3, [r2, #0]
			if (counter1 >= 100) counter1=1;
 8000f4a:	4b2d      	ldr	r3, [pc, #180]	; (8001000 <fsm_traffic_light+0x478>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	2b63      	cmp	r3, #99	; 0x63
 8000f50:	dd02      	ble.n	8000f58 <fsm_traffic_light+0x3d0>
 8000f52:	4b2b      	ldr	r3, [pc, #172]	; (8001000 <fsm_traffic_light+0x478>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	601a      	str	r2, [r3, #0]
		}
		if (CheckButton_1s(1)) {
 8000f58:	2001      	movs	r0, #1
 8000f5a:	f000 f905 	bl	8001168 <CheckButton_1s>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d00b      	beq.n	8000f7c <fsm_traffic_light+0x3f4>
			counter1++;
 8000f64:	4b26      	ldr	r3, [pc, #152]	; (8001000 <fsm_traffic_light+0x478>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	4a25      	ldr	r2, [pc, #148]	; (8001000 <fsm_traffic_light+0x478>)
 8000f6c:	6013      	str	r3, [r2, #0]
			if (counter1 >= 100) counter1=1;
 8000f6e:	4b24      	ldr	r3, [pc, #144]	; (8001000 <fsm_traffic_light+0x478>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	2b63      	cmp	r3, #99	; 0x63
 8000f74:	dd02      	ble.n	8000f7c <fsm_traffic_light+0x3f4>
 8000f76:	4b22      	ldr	r3, [pc, #136]	; (8001000 <fsm_traffic_light+0x478>)
 8000f78:	2201      	movs	r2, #1
 8000f7a:	601a      	str	r2, [r3, #0]
		}
		if (CheckButton(2)){
 8000f7c:	2002      	movs	r0, #2
 8000f7e:	f000 f8d5 	bl	800112c <CheckButton>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d018      	beq.n	8000fba <fsm_traffic_light+0x432>
			time_GREEN = counter1;
 8000f88:	4b1d      	ldr	r3, [pc, #116]	; (8001000 <fsm_traffic_light+0x478>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a21      	ldr	r2, [pc, #132]	; (8001014 <fsm_traffic_light+0x48c>)
 8000f8e:	6013      	str	r3, [r2, #0]
			if (time_GREEN >= time_RED) time_RED = time_GREEN + time_YELLOW;
 8000f90:	4b20      	ldr	r3, [pc, #128]	; (8001014 <fsm_traffic_light+0x48c>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	4b1b      	ldr	r3, [pc, #108]	; (8001004 <fsm_traffic_light+0x47c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	db07      	blt.n	8000fac <fsm_traffic_light+0x424>
 8000f9c:	4b1d      	ldr	r3, [pc, #116]	; (8001014 <fsm_traffic_light+0x48c>)
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	4b1a      	ldr	r3, [pc, #104]	; (800100c <fsm_traffic_light+0x484>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	4a17      	ldr	r2, [pc, #92]	; (8001004 <fsm_traffic_light+0x47c>)
 8000fa8:	6013      	str	r3, [r2, #0]
 8000faa:	e006      	b.n	8000fba <fsm_traffic_light+0x432>
			else time_YELLOW = time_RED - time_GREEN;
 8000fac:	4b15      	ldr	r3, [pc, #84]	; (8001004 <fsm_traffic_light+0x47c>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	4b18      	ldr	r3, [pc, #96]	; (8001014 <fsm_traffic_light+0x48c>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	4a15      	ldr	r2, [pc, #84]	; (800100c <fsm_traffic_light+0x484>)
 8000fb8:	6013      	str	r3, [r2, #0]
		}
		if (CheckButton(0)){
 8000fba:	2000      	movs	r0, #0
 8000fbc:	f000 f8b6 	bl	800112c <CheckButton>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d017      	beq.n	8000ff6 <fsm_traffic_light+0x46e>
			st = START;
 8000fc6:	4b10      	ldr	r3, [pc, #64]	; (8001008 <fsm_traffic_light+0x480>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	701a      	strb	r2, [r3, #0]
			TURN_OFF_ALL();
 8000fcc:	f7ff fda8 	bl	8000b20 <TURN_OFF_ALL>
		}
		break;
 8000fd0:	e011      	b.n	8000ff6 <fsm_traffic_light+0x46e>
	default:
	        st = GREEN_RED;
 8000fd2:	4b0d      	ldr	r3, [pc, #52]	; (8001008 <fsm_traffic_light+0x480>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	701a      	strb	r2, [r3, #0]
	        break;
 8000fd8:	e00e      	b.n	8000ff8 <fsm_traffic_light+0x470>
		break;
 8000fda:	bf00      	nop
 8000fdc:	e00c      	b.n	8000ff8 <fsm_traffic_light+0x470>
		break;
 8000fde:	bf00      	nop
 8000fe0:	e00a      	b.n	8000ff8 <fsm_traffic_light+0x470>
		break;
 8000fe2:	bf00      	nop
 8000fe4:	e008      	b.n	8000ff8 <fsm_traffic_light+0x470>
		break;
 8000fe6:	bf00      	nop
 8000fe8:	e006      	b.n	8000ff8 <fsm_traffic_light+0x470>
		break;
 8000fea:	bf00      	nop
 8000fec:	e004      	b.n	8000ff8 <fsm_traffic_light+0x470>
		break;
 8000fee:	bf00      	nop
 8000ff0:	e002      	b.n	8000ff8 <fsm_traffic_light+0x470>
		break;
 8000ff2:	bf00      	nop
 8000ff4:	e000      	b.n	8000ff8 <fsm_traffic_light+0x470>
		break;
 8000ff6:	bf00      	nop
	}



}
 8000ff8:	bf00      	nop
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	2000008c 	.word	0x2000008c
 8001000:	20000084 	.word	0x20000084
 8001004:	20000024 	.word	0x20000024
 8001008:	20000080 	.word	0x20000080
 800100c:	2000002c 	.word	0x2000002c
 8001010:	20000088 	.word	0x20000088
 8001014:	20000028 	.word	0x20000028

08001018 <input_processing>:
static int counter_for_long_press[NO_OF_BUTTONS] = {0};

#define TIME_FOR_LONG_PRESS  50  // 100 * 10ms = 1s (Thời gian chờ để bắt đầu auto-repeat)
#define TIME_FOR_AUTO_REPEAT 20   // 20 * 10ms = 200ms (Tốc độ nhảy số khi giữ nút - nên để nhanh hơn 1s)

void input_processing(int idx){
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
    switch (buttonState[idx]){
 8001020:	4a3e      	ldr	r2, [pc, #248]	; (800111c <input_processing+0x104>)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4413      	add	r3, r2
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	2b02      	cmp	r3, #2
 800102a:	d047      	beq.n	80010bc <input_processing+0xa4>
 800102c:	2b02      	cmp	r3, #2
 800102e:	dc70      	bgt.n	8001112 <input_processing+0xfa>
 8001030:	2b00      	cmp	r3, #0
 8001032:	d002      	beq.n	800103a <input_processing+0x22>
 8001034:	2b01      	cmp	r3, #1
 8001036:	d016      	beq.n	8001066 <input_processing+0x4e>
                    counter_for_long_press[idx] = TIME_FOR_AUTO_REPEAT;
                }
            }
            break;
    }
}
 8001038:	e06b      	b.n	8001112 <input_processing+0xfa>
            if (is_button_pressed(idx)){
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f000 f93e 	bl	80012bc <is_button_pressed>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d060      	beq.n	8001108 <input_processing+0xf0>
                buttonState[idx] = BUTTON_PRESSED;
 8001046:	4a35      	ldr	r2, [pc, #212]	; (800111c <input_processing+0x104>)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	4413      	add	r3, r2
 800104c:	2201      	movs	r2, #1
 800104e:	701a      	strb	r2, [r3, #0]
                checkButton[idx] = 1;
 8001050:	4a33      	ldr	r2, [pc, #204]	; (8001120 <input_processing+0x108>)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2101      	movs	r1, #1
 8001056:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                counter_for_long_press[idx] = TIME_FOR_LONG_PRESS;
 800105a:	4a32      	ldr	r2, [pc, #200]	; (8001124 <input_processing+0x10c>)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2132      	movs	r1, #50	; 0x32
 8001060:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            break;
 8001064:	e050      	b.n	8001108 <input_processing+0xf0>
            if (!is_button_pressed(idx)){
 8001066:	6878      	ldr	r0, [r7, #4]
 8001068:	f000 f928 	bl	80012bc <is_button_pressed>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d105      	bne.n	800107e <input_processing+0x66>
                buttonState[idx] = BUTTON_RELEASED;
 8001072:	4a2a      	ldr	r2, [pc, #168]	; (800111c <input_processing+0x104>)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4413      	add	r3, r2
 8001078:	2200      	movs	r2, #0
 800107a:	701a      	strb	r2, [r3, #0]
            break;
 800107c:	e046      	b.n	800110c <input_processing+0xf4>
                counter_for_long_press[idx]--;
 800107e:	4a29      	ldr	r2, [pc, #164]	; (8001124 <input_processing+0x10c>)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001086:	1e5a      	subs	r2, r3, #1
 8001088:	4926      	ldr	r1, [pc, #152]	; (8001124 <input_processing+0x10c>)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (counter_for_long_press[idx] <= 0){
 8001090:	4a24      	ldr	r2, [pc, #144]	; (8001124 <input_processing+0x10c>)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001098:	2b00      	cmp	r3, #0
 800109a:	dc37      	bgt.n	800110c <input_processing+0xf4>
                    buttonState[idx] = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 800109c:	4a1f      	ldr	r2, [pc, #124]	; (800111c <input_processing+0x104>)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4413      	add	r3, r2
 80010a2:	2202      	movs	r2, #2
 80010a4:	701a      	strb	r2, [r3, #0]
                    checkButton_1s[idx] = 1;
 80010a6:	4a20      	ldr	r2, [pc, #128]	; (8001128 <input_processing+0x110>)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2101      	movs	r1, #1
 80010ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    counter_for_long_press[idx] = TIME_FOR_AUTO_REPEAT;
 80010b0:	4a1c      	ldr	r2, [pc, #112]	; (8001124 <input_processing+0x10c>)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2114      	movs	r1, #20
 80010b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            break;
 80010ba:	e027      	b.n	800110c <input_processing+0xf4>
            if (!is_button_pressed(idx)){
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f000 f8fd 	bl	80012bc <is_button_pressed>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d105      	bne.n	80010d4 <input_processing+0xbc>
                buttonState[idx] = BUTTON_RELEASED;
 80010c8:	4a14      	ldr	r2, [pc, #80]	; (800111c <input_processing+0x104>)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4413      	add	r3, r2
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
            break;
 80010d2:	e01d      	b.n	8001110 <input_processing+0xf8>
                counter_for_long_press[idx]--;
 80010d4:	4a13      	ldr	r2, [pc, #76]	; (8001124 <input_processing+0x10c>)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010dc:	1e5a      	subs	r2, r3, #1
 80010de:	4911      	ldr	r1, [pc, #68]	; (8001124 <input_processing+0x10c>)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (counter_for_long_press[idx] <= 0){
 80010e6:	4a0f      	ldr	r2, [pc, #60]	; (8001124 <input_processing+0x10c>)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	dc0e      	bgt.n	8001110 <input_processing+0xf8>
                    checkButton_1s[idx] = 1;
 80010f2:	4a0d      	ldr	r2, [pc, #52]	; (8001128 <input_processing+0x110>)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2101      	movs	r1, #1
 80010f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    counter_for_long_press[idx] = TIME_FOR_AUTO_REPEAT;
 80010fc:	4a09      	ldr	r2, [pc, #36]	; (8001124 <input_processing+0x10c>)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2114      	movs	r1, #20
 8001102:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            break;
 8001106:	e003      	b.n	8001110 <input_processing+0xf8>
            break;
 8001108:	bf00      	nop
 800110a:	e002      	b.n	8001112 <input_processing+0xfa>
            break;
 800110c:	bf00      	nop
 800110e:	e000      	b.n	8001112 <input_processing+0xfa>
            break;
 8001110:	bf00      	nop
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000090 	.word	0x20000090
 8001120:	20000094 	.word	0x20000094
 8001124:	200000ac 	.word	0x200000ac
 8001128:	200000a0 	.word	0x200000a0

0800112c <CheckButton>:

int CheckButton(int index){
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
	if (index >= NO_OF_BUTTONS) return 0;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2b02      	cmp	r3, #2
 8001138:	dd01      	ble.n	800113e <CheckButton+0x12>
 800113a:	2300      	movs	r3, #0
 800113c:	e00d      	b.n	800115a <CheckButton+0x2e>
	if (checkButton[index] == 1){
 800113e:	4a09      	ldr	r2, [pc, #36]	; (8001164 <CheckButton+0x38>)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d106      	bne.n	8001158 <CheckButton+0x2c>
		checkButton[index] = 0;
 800114a:	4a06      	ldr	r2, [pc, #24]	; (8001164 <CheckButton+0x38>)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2100      	movs	r1, #0
 8001150:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8001154:	2301      	movs	r3, #1
 8001156:	e000      	b.n	800115a <CheckButton+0x2e>
	}
	return 0;
 8001158:	2300      	movs	r3, #0
}
 800115a:	4618      	mov	r0, r3
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	bc80      	pop	{r7}
 8001162:	4770      	bx	lr
 8001164:	20000094 	.word	0x20000094

08001168 <CheckButton_1s>:

int CheckButton_1s(int index){
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
	if (index >= NO_OF_BUTTONS) return 0;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2b02      	cmp	r3, #2
 8001174:	dd01      	ble.n	800117a <CheckButton_1s+0x12>
 8001176:	2300      	movs	r3, #0
 8001178:	e00d      	b.n	8001196 <CheckButton_1s+0x2e>
	if (checkButton_1s[index] == 1){
 800117a:	4a09      	ldr	r2, [pc, #36]	; (80011a0 <CheckButton_1s+0x38>)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001182:	2b01      	cmp	r3, #1
 8001184:	d106      	bne.n	8001194 <CheckButton_1s+0x2c>
		checkButton_1s[index] = 0;
 8001186:	4a06      	ldr	r2, [pc, #24]	; (80011a0 <CheckButton_1s+0x38>)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2100      	movs	r1, #0
 800118c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8001190:	2301      	movs	r3, #1
 8001192:	e000      	b.n	8001196 <CheckButton_1s+0x2e>
	}
	return 0;
 8001194:	2300      	movs	r3, #0
}
 8001196:	4618      	mov	r0, r3
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	bc80      	pop	{r7}
 800119e:	4770      	bx	lr
 80011a0:	200000a0 	.word	0x200000a0

080011a4 <fsm_for_input_processing>:

void fsm_for_input_processing(){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
	for (int i=0; i < NO_OF_BUTTONS; ++i) input_processing(i);
 80011aa:	2300      	movs	r3, #0
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	e005      	b.n	80011bc <fsm_for_input_processing+0x18>
 80011b0:	6878      	ldr	r0, [r7, #4]
 80011b2:	f7ff ff31 	bl	8001018 <input_processing>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	3301      	adds	r3, #1
 80011ba:	607b      	str	r3, [r7, #4]
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2b02      	cmp	r3, #2
 80011c0:	ddf6      	ble.n	80011b0 <fsm_for_input_processing+0xc>
}
 80011c2:	bf00      	nop
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <button_reading>:
static uint8_t flagForButtonPress1s[NO_OF_BUTTONS];
static uint16_t counterForButtonPress1s[NO_OF_BUTTONS];



void button_reading ( void ){
 80011cc:	b590      	push	{r4, r7, lr}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
	for ( char i = 0; i < NO_OF_BUTTONS ; i++){
 80011d2:	2300      	movs	r3, #0
 80011d4:	71fb      	strb	r3, [r7, #7]
 80011d6:	e058      	b.n	800128a <button_reading+0xbe>
		 debounceButtonBuffer0[i] = debounceButtonBuffer1[i];
 80011d8:	79fa      	ldrb	r2, [r7, #7]
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	492f      	ldr	r1, [pc, #188]	; (800129c <button_reading+0xd0>)
 80011de:	5c89      	ldrb	r1, [r1, r2]
 80011e0:	4a2f      	ldr	r2, [pc, #188]	; (80012a0 <button_reading+0xd4>)
 80011e2:	54d1      	strb	r1, [r2, r3]
		 debounceButtonBuffer1[i] = debounceButtonBuffer2[i];
 80011e4:	79fa      	ldrb	r2, [r7, #7]
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	492e      	ldr	r1, [pc, #184]	; (80012a4 <button_reading+0xd8>)
 80011ea:	5c89      	ldrb	r1, [r1, r2]
 80011ec:	4a2b      	ldr	r2, [pc, #172]	; (800129c <button_reading+0xd0>)
 80011ee:	54d1      	strb	r1, [r2, r3]
		 debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(BUTTON_GPIO_Port[i] , BUTTON_Pin[i]);
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	4a2d      	ldr	r2, [pc, #180]	; (80012a8 <button_reading+0xdc>)
 80011f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	492c      	ldr	r1, [pc, #176]	; (80012ac <button_reading+0xe0>)
 80011fc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001200:	79fc      	ldrb	r4, [r7, #7]
 8001202:	4619      	mov	r1, r3
 8001204:	4610      	mov	r0, r2
 8001206:	f000 febb 	bl	8001f80 <HAL_GPIO_ReadPin>
 800120a:	4603      	mov	r3, r0
 800120c:	461a      	mov	r2, r3
 800120e:	4b25      	ldr	r3, [pc, #148]	; (80012a4 <button_reading+0xd8>)
 8001210:	551a      	strb	r2, [r3, r4]
		 if( (debounceButtonBuffer0[i] == debounceButtonBuffer1[i]) && (debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) )
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	4a22      	ldr	r2, [pc, #136]	; (80012a0 <button_reading+0xd4>)
 8001216:	5cd2      	ldrb	r2, [r2, r3]
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	4920      	ldr	r1, [pc, #128]	; (800129c <button_reading+0xd0>)
 800121c:	5ccb      	ldrb	r3, [r1, r3]
 800121e:	429a      	cmp	r2, r3
 8001220:	d10d      	bne.n	800123e <button_reading+0x72>
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	4a1d      	ldr	r2, [pc, #116]	; (800129c <button_reading+0xd0>)
 8001226:	5cd2      	ldrb	r2, [r2, r3]
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	491e      	ldr	r1, [pc, #120]	; (80012a4 <button_reading+0xd8>)
 800122c:	5ccb      	ldrb	r3, [r1, r3]
 800122e:	429a      	cmp	r2, r3
 8001230:	d105      	bne.n	800123e <button_reading+0x72>
			 buttonBuffer[i] = debounceButtonBuffer2[i];
 8001232:	79fa      	ldrb	r2, [r7, #7]
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	491b      	ldr	r1, [pc, #108]	; (80012a4 <button_reading+0xd8>)
 8001238:	5c89      	ldrb	r1, [r1, r2]
 800123a:	4a1d      	ldr	r2, [pc, #116]	; (80012b0 <button_reading+0xe4>)
 800123c:	54d1      	strb	r1, [r2, r3]
		 if( buttonBuffer[i] == BUTTON_IS_PRESSED ){
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	4a1b      	ldr	r2, [pc, #108]	; (80012b0 <button_reading+0xe4>)
 8001242:	5cd3      	ldrb	r3, [r2, r3]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d114      	bne.n	8001272 <button_reading+0xa6>
			 if( counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING ){
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	4a1a      	ldr	r2, [pc, #104]	; (80012b4 <button_reading+0xe8>)
 800124c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001250:	2b63      	cmp	r3, #99	; 0x63
 8001252:	d809      	bhi.n	8001268 <button_reading+0x9c>
				 counterForButtonPress1s[i]++;
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	4a17      	ldr	r2, [pc, #92]	; (80012b4 <button_reading+0xe8>)
 8001258:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800125c:	3201      	adds	r2, #1
 800125e:	b291      	uxth	r1, r2
 8001260:	4a14      	ldr	r2, [pc, #80]	; (80012b4 <button_reading+0xe8>)
 8001262:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001266:	e00d      	b.n	8001284 <button_reading+0xb8>
			 }
			 else{
				 flagForButtonPress1s[i] = 1;
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	4a13      	ldr	r2, [pc, #76]	; (80012b8 <button_reading+0xec>)
 800126c:	2101      	movs	r1, #1
 800126e:	54d1      	strb	r1, [r2, r3]
 8001270:	e008      	b.n	8001284 <button_reading+0xb8>
			 }
		 }
		 else {
			 counterForButtonPress1s[i] = 0;
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	4a0f      	ldr	r2, [pc, #60]	; (80012b4 <button_reading+0xe8>)
 8001276:	2100      	movs	r1, #0
 8001278:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			 flagForButtonPress1s[i] = 0;
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	4a0e      	ldr	r2, [pc, #56]	; (80012b8 <button_reading+0xec>)
 8001280:	2100      	movs	r1, #0
 8001282:	54d1      	strb	r1, [r2, r3]
	for ( char i = 0; i < NO_OF_BUTTONS ; i++){
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	3301      	adds	r3, #1
 8001288:	71fb      	strb	r3, [r7, #7]
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	2b02      	cmp	r3, #2
 800128e:	d9a3      	bls.n	80011d8 <button_reading+0xc>
		 }
	}
}
 8001290:	bf00      	nop
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	bd90      	pop	{r4, r7, pc}
 800129a:	bf00      	nop
 800129c:	200000bc 	.word	0x200000bc
 80012a0:	200000c4 	.word	0x200000c4
 80012a4:	200000c0 	.word	0x200000c0
 80012a8:	20000030 	.word	0x20000030
 80012ac:	2000003c 	.word	0x2000003c
 80012b0:	200000b8 	.word	0x200000b8
 80012b4:	200000cc 	.word	0x200000cc
 80012b8:	200000c8 	.word	0x200000c8

080012bc <is_button_pressed>:
unsigned char is_button_pressed(uint8_t index){
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	4603      	mov	r3, r0
 80012c4:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0;
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	d901      	bls.n	80012d0 <is_button_pressed+0x14>
 80012cc:	2300      	movs	r3, #0
 80012ce:	e007      	b.n	80012e0 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	4a06      	ldr	r2, [pc, #24]	; (80012ec <is_button_pressed+0x30>)
 80012d4:	5cd3      	ldrb	r3, [r2, r3]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	bf0c      	ite	eq
 80012da:	2301      	moveq	r3, #1
 80012dc:	2300      	movne	r3, #0
 80012de:	b2db      	uxtb	r3, r3
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bc80      	pop	{r7}
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	200000b8 	.word	0x200000b8

080012f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012f4:	f000 fb5a 	bl	80019ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012f8:	f000 f82a 	bl	8001350 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012fc:	f000 f8b0 	bl	8001460 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001300:	f000 f862 	bl	80013c8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001304:	480d      	ldr	r0, [pc, #52]	; (800133c <main+0x4c>)
 8001306:	f001 faaf 	bl	8002868 <HAL_TIM_Base_Start_IT>
  SCH_Init();
 800130a:	f000 f91d 	bl	8001548 <SCH_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Add_Task(button_reading,0,10);
 800130e:	220a      	movs	r2, #10
 8001310:	2100      	movs	r1, #0
 8001312:	480b      	ldr	r0, [pc, #44]	; (8001340 <main+0x50>)
 8001314:	f000 f94e 	bl	80015b4 <SCH_Add_Task>
  SCH_Add_Task(fsm_for_input_processing,0,10);
 8001318:	220a      	movs	r2, #10
 800131a:	2100      	movs	r1, #0
 800131c:	4809      	ldr	r0, [pc, #36]	; (8001344 <main+0x54>)
 800131e:	f000 f949 	bl	80015b4 <SCH_Add_Task>
  SCH_Add_Task(display_digit, 2, 250);
 8001322:	22fa      	movs	r2, #250	; 0xfa
 8001324:	2102      	movs	r1, #2
 8001326:	4808      	ldr	r0, [pc, #32]	; (8001348 <main+0x58>)
 8001328:	f000 f944 	bl	80015b4 <SCH_Add_Task>
  SCH_Add_Task(fsm_traffic_light,10,10);
 800132c:	220a      	movs	r2, #10
 800132e:	210a      	movs	r1, #10
 8001330:	4806      	ldr	r0, [pc, #24]	; (800134c <main+0x5c>)
 8001332:	f000 f93f 	bl	80015b4 <SCH_Add_Task>
//  SCH_Add_Task(ChuyenLED_YELLOW, 1000, 1000);
//  SCH_Add_Task(ChuyenLED_GREEN, 1000, 1000);

  while (1)
  {
	  SCH_Dispatch_Tasks();
 8001336:	f000 f9e1 	bl	80016fc <SCH_Dispatch_Tasks>
 800133a:	e7fc      	b.n	8001336 <main+0x46>
 800133c:	200000d8 	.word	0x200000d8
 8001340:	080011cd 	.word	0x080011cd
 8001344:	080011a5 	.word	0x080011a5
 8001348:	08000b69 	.word	0x08000b69
 800134c:	08000b89 	.word	0x08000b89

08001350 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b090      	sub	sp, #64	; 0x40
 8001354:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001356:	f107 0318 	add.w	r3, r7, #24
 800135a:	2228      	movs	r2, #40	; 0x28
 800135c:	2100      	movs	r1, #0
 800135e:	4618      	mov	r0, r3
 8001360:	f001 fe32 	bl	8002fc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001364:	1d3b      	adds	r3, r7, #4
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]
 800136e:	60da      	str	r2, [r3, #12]
 8001370:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001372:	2302      	movs	r3, #2
 8001374:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001376:	2301      	movs	r3, #1
 8001378:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800137a:	2310      	movs	r3, #16
 800137c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800137e:	2300      	movs	r3, #0
 8001380:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001382:	f107 0318 	add.w	r3, r7, #24
 8001386:	4618      	mov	r0, r3
 8001388:	f000 fe42 	bl	8002010 <HAL_RCC_OscConfig>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001392:	f000 f8d3 	bl	800153c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001396:	230f      	movs	r3, #15
 8001398:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800139a:	2300      	movs	r3, #0
 800139c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013a2:	2300      	movs	r3, #0
 80013a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013a6:	2300      	movs	r3, #0
 80013a8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013aa:	1d3b      	adds	r3, r7, #4
 80013ac:	2100      	movs	r1, #0
 80013ae:	4618      	mov	r0, r3
 80013b0:	f001 f8ae 	bl	8002510 <HAL_RCC_ClockConfig>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80013ba:	f000 f8bf 	bl	800153c <Error_Handler>
  }
}
 80013be:	bf00      	nop
 80013c0:	3740      	adds	r7, #64	; 0x40
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
	...

080013c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b086      	sub	sp, #24
 80013cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ce:	f107 0308 	add.w	r3, r7, #8
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	609a      	str	r2, [r3, #8]
 80013da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013dc:	463b      	mov	r3, r7
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013e4:	4b1d      	ldr	r3, [pc, #116]	; (800145c <MX_TIM2_Init+0x94>)
 80013e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80013ec:	4b1b      	ldr	r3, [pc, #108]	; (800145c <MX_TIM2_Init+0x94>)
 80013ee:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80013f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f4:	4b19      	ldr	r3, [pc, #100]	; (800145c <MX_TIM2_Init+0x94>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80013fa:	4b18      	ldr	r3, [pc, #96]	; (800145c <MX_TIM2_Init+0x94>)
 80013fc:	2209      	movs	r2, #9
 80013fe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001400:	4b16      	ldr	r3, [pc, #88]	; (800145c <MX_TIM2_Init+0x94>)
 8001402:	2200      	movs	r2, #0
 8001404:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001406:	4b15      	ldr	r3, [pc, #84]	; (800145c <MX_TIM2_Init+0x94>)
 8001408:	2200      	movs	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800140c:	4813      	ldr	r0, [pc, #76]	; (800145c <MX_TIM2_Init+0x94>)
 800140e:	f001 f9db 	bl	80027c8 <HAL_TIM_Base_Init>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001418:	f000 f890 	bl	800153c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800141c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001420:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001422:	f107 0308 	add.w	r3, r7, #8
 8001426:	4619      	mov	r1, r3
 8001428:	480c      	ldr	r0, [pc, #48]	; (800145c <MX_TIM2_Init+0x94>)
 800142a:	f001 fb59 	bl	8002ae0 <HAL_TIM_ConfigClockSource>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001434:	f000 f882 	bl	800153c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001438:	2300      	movs	r3, #0
 800143a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143c:	2300      	movs	r3, #0
 800143e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001440:	463b      	mov	r3, r7
 8001442:	4619      	mov	r1, r3
 8001444:	4805      	ldr	r0, [pc, #20]	; (800145c <MX_TIM2_Init+0x94>)
 8001446:	f001 fd31 	bl	8002eac <HAL_TIMEx_MasterConfigSynchronization>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001450:	f000 f874 	bl	800153c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001454:	bf00      	nop
 8001456:	3718      	adds	r7, #24
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	200000d8 	.word	0x200000d8

08001460 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001466:	f107 0308 	add.w	r3, r7, #8
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	609a      	str	r2, [r3, #8]
 8001472:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001474:	4b29      	ldr	r3, [pc, #164]	; (800151c <MX_GPIO_Init+0xbc>)
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	4a28      	ldr	r2, [pc, #160]	; (800151c <MX_GPIO_Init+0xbc>)
 800147a:	f043 0304 	orr.w	r3, r3, #4
 800147e:	6193      	str	r3, [r2, #24]
 8001480:	4b26      	ldr	r3, [pc, #152]	; (800151c <MX_GPIO_Init+0xbc>)
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	f003 0304 	and.w	r3, r3, #4
 8001488:	607b      	str	r3, [r7, #4]
 800148a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800148c:	4b23      	ldr	r3, [pc, #140]	; (800151c <MX_GPIO_Init+0xbc>)
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	4a22      	ldr	r2, [pc, #136]	; (800151c <MX_GPIO_Init+0xbc>)
 8001492:	f043 0308 	orr.w	r3, r3, #8
 8001496:	6193      	str	r3, [r2, #24]
 8001498:	4b20      	ldr	r3, [pc, #128]	; (800151c <MX_GPIO_Init+0xbc>)
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	f003 0308 	and.w	r3, r3, #8
 80014a0:	603b      	str	r3, [r7, #0]
 80014a2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin|LED_RED2_Pin
 80014a4:	2200      	movs	r2, #0
 80014a6:	f649 017e 	movw	r1, #39038	; 0x987e
 80014aa:	481d      	ldr	r0, [pc, #116]	; (8001520 <MX_GPIO_Init+0xc0>)
 80014ac:	f000 fd7f 	bl	8001fae <HAL_GPIO_WritePin>
                          |LED_YELLOW2_Pin|LED_GREEN2_Pin|EN0_Pin|EN1_Pin
                          |A3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A1_Pin|B1_Pin|C1_Pin|D2_Pin
 80014b0:	2200      	movs	r2, #0
 80014b2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80014b6:	481b      	ldr	r0, [pc, #108]	; (8001524 <MX_GPIO_Init+0xc4>)
 80014b8:	f000 fd79 	bl	8001fae <HAL_GPIO_WritePin>
                          |G1_Pin|A2_Pin|B2_Pin|C2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RED1_Pin LED_YELLOW1_Pin LED_GREEN1_Pin LED_RED2_Pin
                           LED_YELLOW2_Pin LED_GREEN2_Pin EN0_Pin EN1_Pin
                           A3_Pin */
  GPIO_InitStruct.Pin = LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin|LED_RED2_Pin
 80014bc:	f649 037e 	movw	r3, #39038	; 0x987e
 80014c0:	60bb      	str	r3, [r7, #8]
                          |LED_YELLOW2_Pin|LED_GREEN2_Pin|EN0_Pin|EN1_Pin
                          |A3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c2:	2301      	movs	r3, #1
 80014c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c6:	2300      	movs	r3, #0
 80014c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ca:	2302      	movs	r3, #2
 80014cc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ce:	f107 0308 	add.w	r3, r7, #8
 80014d2:	4619      	mov	r1, r3
 80014d4:	4812      	ldr	r0, [pc, #72]	; (8001520 <MX_GPIO_Init+0xc0>)
 80014d6:	f000 fbd9 	bl	8001c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin BUTTON_4_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin|BUTTON_4_Pin;
 80014da:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 80014de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014e0:	2300      	movs	r3, #0
 80014e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014e4:	2301      	movs	r3, #1
 80014e6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e8:	f107 0308 	add.w	r3, r7, #8
 80014ec:	4619      	mov	r1, r3
 80014ee:	480c      	ldr	r0, [pc, #48]	; (8001520 <MX_GPIO_Init+0xc0>)
 80014f0:	f000 fbcc 	bl	8001c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : A1_Pin B1_Pin C1_Pin D2_Pin
                           E2_Pin F2_Pin G2_Pin EN2_Pin
                           EN3_Pin D1_Pin E1_Pin F1_Pin
                           G1_Pin A2_Pin B2_Pin C2_Pin */
  GPIO_InitStruct.Pin = A1_Pin|B1_Pin|C1_Pin|D2_Pin
 80014f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014f8:	60bb      	str	r3, [r7, #8]
                          |E2_Pin|F2_Pin|G2_Pin|EN2_Pin
                          |EN3_Pin|D1_Pin|E1_Pin|F1_Pin
                          |G1_Pin|A2_Pin|B2_Pin|C2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fa:	2301      	movs	r3, #1
 80014fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fe:	2300      	movs	r3, #0
 8001500:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001502:	2302      	movs	r3, #2
 8001504:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001506:	f107 0308 	add.w	r3, r7, #8
 800150a:	4619      	mov	r1, r3
 800150c:	4805      	ldr	r0, [pc, #20]	; (8001524 <MX_GPIO_Init+0xc4>)
 800150e:	f000 fbbd 	bl	8001c8c <HAL_GPIO_Init>

}
 8001512:	bf00      	nop
 8001514:	3718      	adds	r7, #24
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	40021000 	.word	0x40021000
 8001520:	40010800 	.word	0x40010800
 8001524:	40010c00 	.word	0x40010c00

08001528 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim ) {
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	SCH_Update() ;
 8001530:	f000 f824 	bl	800157c <SCH_Update>
}
 8001534:	bf00      	nop
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}

0800153c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001540:	b672      	cpsid	i
}
 8001542:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001544:	e7fe      	b.n	8001544 <Error_Handler+0x8>
	...

08001548 <SCH_Init>:
uint32_t global_tick_count = 0;


#define TICK_OVERFLOW_THRESHOLD 1000000000

void SCH_Init(void) {
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
    unsigned char i;
    global_tick_count = 0;
 800154e:	4b0a      	ldr	r3, [pc, #40]	; (8001578 <SCH_Init+0x30>)
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
    for (i = 0; i < MAX_TASKS; i++) {
 8001554:	2300      	movs	r3, #0
 8001556:	71fb      	strb	r3, [r7, #7]
 8001558:	e006      	b.n	8001568 <SCH_Init+0x20>
        SCH_Delete_Task(i);
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	4618      	mov	r0, r3
 800155e:	f000 f92f 	bl	80017c0 <SCH_Delete_Task>
    for (i = 0; i < MAX_TASKS; i++) {
 8001562:	79fb      	ldrb	r3, [r7, #7]
 8001564:	3301      	adds	r3, #1
 8001566:	71fb      	strb	r3, [r7, #7]
 8001568:	79fb      	ldrb	r3, [r7, #7]
 800156a:	2b13      	cmp	r3, #19
 800156c:	d9f5      	bls.n	800155a <SCH_Init+0x12>
    }
}
 800156e:	bf00      	nop
 8001570:	bf00      	nop
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	200000d4 	.word	0x200000d4

0800157c <SCH_Update>:


void SCH_Update(void) {
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
    global_tick_count++;
 8001580:	4b09      	ldr	r3, [pc, #36]	; (80015a8 <SCH_Update+0x2c>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	3301      	adds	r3, #1
 8001586:	4a08      	ldr	r2, [pc, #32]	; (80015a8 <SCH_Update+0x2c>)
 8001588:	6013      	str	r3, [r2, #0]
    if (global_tick_count >= TICK_OVERFLOW_THRESHOLD) {
 800158a:	4b07      	ldr	r3, [pc, #28]	; (80015a8 <SCH_Update+0x2c>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a07      	ldr	r2, [pc, #28]	; (80015ac <SCH_Update+0x30>)
 8001590:	4293      	cmp	r3, r2
 8001592:	d905      	bls.n	80015a0 <SCH_Update+0x24>

        global_tick_count -= TICK_OVERFLOW_THRESHOLD;
 8001594:	4b04      	ldr	r3, [pc, #16]	; (80015a8 <SCH_Update+0x2c>)
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	4b05      	ldr	r3, [pc, #20]	; (80015b0 <SCH_Update+0x34>)
 800159a:	4413      	add	r3, r2
 800159c:	4a02      	ldr	r2, [pc, #8]	; (80015a8 <SCH_Update+0x2c>)
 800159e:	6013      	str	r3, [r2, #0]
//
//                SCH_tasks_G[i].NextRunTime -= TICK_OVERFLOW_THRESHOLD;
//            }
//        }
    }
}
 80015a0:	bf00      	nop
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bc80      	pop	{r7}
 80015a6:	4770      	bx	lr
 80015a8:	200000d4 	.word	0x200000d4
 80015ac:	3b9ac9ff 	.word	0x3b9ac9ff
 80015b0:	c4653600 	.word	0xc4653600

080015b4 <SCH_Add_Task>:

uint32_t SCH_Add_Task(void (*pF)(void), uint32_t DELAY, uint32_t PERIOD) {
 80015b4:	b480      	push	{r7}
 80015b6:	b087      	sub	sp, #28
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	60b9      	str	r1, [r7, #8]
 80015be:	607a      	str	r2, [r7, #4]
    unsigned char Index = 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	75fb      	strb	r3, [r7, #23]

    while ((SCH_tasks_G[Index].pTask != 0) && (Index < MAX_TASKS)) {
 80015c4:	e002      	b.n	80015cc <SCH_Add_Task+0x18>
        Index++;
 80015c6:	7dfb      	ldrb	r3, [r7, #23]
 80015c8:	3301      	adds	r3, #1
 80015ca:	75fb      	strb	r3, [r7, #23]
    while ((SCH_tasks_G[Index].pTask != 0) && (Index < MAX_TASKS)) {
 80015cc:	7dfa      	ldrb	r2, [r7, #23]
 80015ce:	4946      	ldr	r1, [pc, #280]	; (80016e8 <SCH_Add_Task+0x134>)
 80015d0:	4613      	mov	r3, r2
 80015d2:	005b      	lsls	r3, r3, #1
 80015d4:	4413      	add	r3, r2
 80015d6:	00db      	lsls	r3, r3, #3
 80015d8:	440b      	add	r3, r1
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d002      	beq.n	80015e6 <SCH_Add_Task+0x32>
 80015e0:	7dfb      	ldrb	r3, [r7, #23]
 80015e2:	2b13      	cmp	r3, #19
 80015e4:	d9ef      	bls.n	80015c6 <SCH_Add_Task+0x12>
    }

    if (Index == MAX_TASKS) return MAX_TASKS; // Full
 80015e6:	7dfb      	ldrb	r3, [r7, #23]
 80015e8:	2b14      	cmp	r3, #20
 80015ea:	d101      	bne.n	80015f0 <SCH_Add_Task+0x3c>
 80015ec:	2314      	movs	r3, #20
 80015ee:	e075      	b.n	80016dc <SCH_Add_Task+0x128>

    SCH_tasks_G[Index].pTask = pF;
 80015f0:	7dfa      	ldrb	r2, [r7, #23]
 80015f2:	493d      	ldr	r1, [pc, #244]	; (80016e8 <SCH_Add_Task+0x134>)
 80015f4:	4613      	mov	r3, r2
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	4413      	add	r3, r2
 80015fa:	00db      	lsls	r3, r3, #3
 80015fc:	440b      	add	r3, r1
 80015fe:	68fa      	ldr	r2, [r7, #12]
 8001600:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[Index].Delay = DELAY / 10;
 8001602:	7dfa      	ldrb	r2, [r7, #23]
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	4939      	ldr	r1, [pc, #228]	; (80016ec <SCH_Add_Task+0x138>)
 8001608:	fba1 1303 	umull	r1, r3, r1, r3
 800160c:	08d9      	lsrs	r1, r3, #3
 800160e:	4836      	ldr	r0, [pc, #216]	; (80016e8 <SCH_Add_Task+0x134>)
 8001610:	4613      	mov	r3, r2
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	4413      	add	r3, r2
 8001616:	00db      	lsls	r3, r3, #3
 8001618:	4403      	add	r3, r0
 800161a:	3304      	adds	r3, #4
 800161c:	6019      	str	r1, [r3, #0]
    SCH_tasks_G[Index].Period = PERIOD / 10;
 800161e:	7dfa      	ldrb	r2, [r7, #23]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	4932      	ldr	r1, [pc, #200]	; (80016ec <SCH_Add_Task+0x138>)
 8001624:	fba1 1303 	umull	r1, r3, r1, r3
 8001628:	08d9      	lsrs	r1, r3, #3
 800162a:	482f      	ldr	r0, [pc, #188]	; (80016e8 <SCH_Add_Task+0x134>)
 800162c:	4613      	mov	r3, r2
 800162e:	005b      	lsls	r3, r3, #1
 8001630:	4413      	add	r3, r2
 8001632:	00db      	lsls	r3, r3, #3
 8001634:	4403      	add	r3, r0
 8001636:	3308      	adds	r3, #8
 8001638:	6019      	str	r1, [r3, #0]
    SCH_tasks_G[Index].TaskID = Index;
 800163a:	7dfa      	ldrb	r2, [r7, #23]
 800163c:	7df9      	ldrb	r1, [r7, #23]
 800163e:	482a      	ldr	r0, [pc, #168]	; (80016e8 <SCH_Add_Task+0x134>)
 8001640:	4613      	mov	r3, r2
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	4413      	add	r3, r2
 8001646:	00db      	lsls	r3, r3, #3
 8001648:	4403      	add	r3, r0
 800164a:	3310      	adds	r3, #16
 800164c:	6019      	str	r1, [r3, #0]
    SCH_tasks_G[Index].RunMe = 0;
 800164e:	7dfa      	ldrb	r2, [r7, #23]
 8001650:	4925      	ldr	r1, [pc, #148]	; (80016e8 <SCH_Add_Task+0x134>)
 8001652:	4613      	mov	r3, r2
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	4413      	add	r3, r2
 8001658:	00db      	lsls	r3, r3, #3
 800165a:	440b      	add	r3, r1
 800165c:	330c      	adds	r3, #12
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]

    if (global_tick_count + SCH_tasks_G[Index].Delay >= TICK_OVERFLOW_THRESHOLD) SCH_tasks_G[Index].NextRunTime = global_tick_count + SCH_tasks_G[Index].Delay - TICK_OVERFLOW_THRESHOLD;
 8001662:	7dfa      	ldrb	r2, [r7, #23]
 8001664:	4920      	ldr	r1, [pc, #128]	; (80016e8 <SCH_Add_Task+0x134>)
 8001666:	4613      	mov	r3, r2
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	4413      	add	r3, r2
 800166c:	00db      	lsls	r3, r3, #3
 800166e:	440b      	add	r3, r1
 8001670:	3304      	adds	r3, #4
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	4b1e      	ldr	r3, [pc, #120]	; (80016f0 <SCH_Add_Task+0x13c>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4413      	add	r3, r2
 800167a:	4a1e      	ldr	r2, [pc, #120]	; (80016f4 <SCH_Add_Task+0x140>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d917      	bls.n	80016b0 <SCH_Add_Task+0xfc>
 8001680:	7dfa      	ldrb	r2, [r7, #23]
 8001682:	4919      	ldr	r1, [pc, #100]	; (80016e8 <SCH_Add_Task+0x134>)
 8001684:	4613      	mov	r3, r2
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	4413      	add	r3, r2
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	440b      	add	r3, r1
 800168e:	3304      	adds	r3, #4
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	4b17      	ldr	r3, [pc, #92]	; (80016f0 <SCH_Add_Task+0x13c>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4413      	add	r3, r2
 8001698:	7df9      	ldrb	r1, [r7, #23]
 800169a:	4a17      	ldr	r2, [pc, #92]	; (80016f8 <SCH_Add_Task+0x144>)
 800169c:	441a      	add	r2, r3
 800169e:	4812      	ldr	r0, [pc, #72]	; (80016e8 <SCH_Add_Task+0x134>)
 80016a0:	460b      	mov	r3, r1
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	440b      	add	r3, r1
 80016a6:	00db      	lsls	r3, r3, #3
 80016a8:	4403      	add	r3, r0
 80016aa:	3314      	adds	r3, #20
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	e014      	b.n	80016da <SCH_Add_Task+0x126>
    else SCH_tasks_G[Index].NextRunTime = global_tick_count + SCH_tasks_G[Index].Delay;
 80016b0:	7dfa      	ldrb	r2, [r7, #23]
 80016b2:	490d      	ldr	r1, [pc, #52]	; (80016e8 <SCH_Add_Task+0x134>)
 80016b4:	4613      	mov	r3, r2
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	4413      	add	r3, r2
 80016ba:	00db      	lsls	r3, r3, #3
 80016bc:	440b      	add	r3, r1
 80016be:	3304      	adds	r3, #4
 80016c0:	6819      	ldr	r1, [r3, #0]
 80016c2:	4b0b      	ldr	r3, [pc, #44]	; (80016f0 <SCH_Add_Task+0x13c>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	7dfa      	ldrb	r2, [r7, #23]
 80016c8:	4419      	add	r1, r3
 80016ca:	4807      	ldr	r0, [pc, #28]	; (80016e8 <SCH_Add_Task+0x134>)
 80016cc:	4613      	mov	r3, r2
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	4413      	add	r3, r2
 80016d2:	00db      	lsls	r3, r3, #3
 80016d4:	4403      	add	r3, r0
 80016d6:	3314      	adds	r3, #20
 80016d8:	6019      	str	r1, [r3, #0]

//    SCH_tasks_G[Index].NextRunTime = global_tick_count + SCH_tasks_G[Index].Delay;

    return Index;
 80016da:	7dfb      	ldrb	r3, [r7, #23]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	371c      	adds	r7, #28
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bc80      	pop	{r7}
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	20000120 	.word	0x20000120
 80016ec:	cccccccd 	.word	0xcccccccd
 80016f0:	200000d4 	.word	0x200000d4
 80016f4:	3b9ac9ff 	.word	0x3b9ac9ff
 80016f8:	c4653600 	.word	0xc4653600

080016fc <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
    unsigned char Index;

    for (Index = 0; Index < MAX_TASKS; Index++) {
 8001702:	2300      	movs	r3, #0
 8001704:	71fb      	strb	r3, [r7, #7]
 8001706:	e04f      	b.n	80017a8 <SCH_Dispatch_Tasks+0xac>
        if (SCH_tasks_G[Index].pTask) {
 8001708:	79fa      	ldrb	r2, [r7, #7]
 800170a:	492b      	ldr	r1, [pc, #172]	; (80017b8 <SCH_Dispatch_Tasks+0xbc>)
 800170c:	4613      	mov	r3, r2
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	4413      	add	r3, r2
 8001712:	00db      	lsls	r3, r3, #3
 8001714:	440b      	add	r3, r1
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d042      	beq.n	80017a2 <SCH_Dispatch_Tasks+0xa6>
            if ((int32_t)(global_tick_count - SCH_tasks_G[Index].NextRunTime) >= 0) {
 800171c:	4b27      	ldr	r3, [pc, #156]	; (80017bc <SCH_Dispatch_Tasks+0xc0>)
 800171e:	6819      	ldr	r1, [r3, #0]
 8001720:	79fa      	ldrb	r2, [r7, #7]
 8001722:	4825      	ldr	r0, [pc, #148]	; (80017b8 <SCH_Dispatch_Tasks+0xbc>)
 8001724:	4613      	mov	r3, r2
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	4413      	add	r3, r2
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	4403      	add	r3, r0
 800172e:	3314      	adds	r3, #20
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	1acb      	subs	r3, r1, r3
 8001734:	2b00      	cmp	r3, #0
 8001736:	db34      	blt.n	80017a2 <SCH_Dispatch_Tasks+0xa6>
                (*SCH_tasks_G[Index].pTask)();
 8001738:	79fa      	ldrb	r2, [r7, #7]
 800173a:	491f      	ldr	r1, [pc, #124]	; (80017b8 <SCH_Dispatch_Tasks+0xbc>)
 800173c:	4613      	mov	r3, r2
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	4413      	add	r3, r2
 8001742:	00db      	lsls	r3, r3, #3
 8001744:	440b      	add	r3, r1
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4798      	blx	r3

                if (SCH_tasks_G[Index].Period == 0) {
 800174a:	79fa      	ldrb	r2, [r7, #7]
 800174c:	491a      	ldr	r1, [pc, #104]	; (80017b8 <SCH_Dispatch_Tasks+0xbc>)
 800174e:	4613      	mov	r3, r2
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	4413      	add	r3, r2
 8001754:	00db      	lsls	r3, r3, #3
 8001756:	440b      	add	r3, r1
 8001758:	3308      	adds	r3, #8
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d104      	bne.n	800176a <SCH_Dispatch_Tasks+0x6e>
                    SCH_Delete_Task(Index);
 8001760:	79fb      	ldrb	r3, [r7, #7]
 8001762:	4618      	mov	r0, r3
 8001764:	f000 f82c 	bl	80017c0 <SCH_Delete_Task>
 8001768:	e01b      	b.n	80017a2 <SCH_Dispatch_Tasks+0xa6>
                } else {
                    SCH_tasks_G[Index].NextRunTime += SCH_tasks_G[Index].Period;
 800176a:	79fa      	ldrb	r2, [r7, #7]
 800176c:	4912      	ldr	r1, [pc, #72]	; (80017b8 <SCH_Dispatch_Tasks+0xbc>)
 800176e:	4613      	mov	r3, r2
 8001770:	005b      	lsls	r3, r3, #1
 8001772:	4413      	add	r3, r2
 8001774:	00db      	lsls	r3, r3, #3
 8001776:	440b      	add	r3, r1
 8001778:	3314      	adds	r3, #20
 800177a:	6819      	ldr	r1, [r3, #0]
 800177c:	79fa      	ldrb	r2, [r7, #7]
 800177e:	480e      	ldr	r0, [pc, #56]	; (80017b8 <SCH_Dispatch_Tasks+0xbc>)
 8001780:	4613      	mov	r3, r2
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	4413      	add	r3, r2
 8001786:	00db      	lsls	r3, r3, #3
 8001788:	4403      	add	r3, r0
 800178a:	3308      	adds	r3, #8
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	79fa      	ldrb	r2, [r7, #7]
 8001790:	4419      	add	r1, r3
 8001792:	4809      	ldr	r0, [pc, #36]	; (80017b8 <SCH_Dispatch_Tasks+0xbc>)
 8001794:	4613      	mov	r3, r2
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	4413      	add	r3, r2
 800179a:	00db      	lsls	r3, r3, #3
 800179c:	4403      	add	r3, r0
 800179e:	3314      	adds	r3, #20
 80017a0:	6019      	str	r1, [r3, #0]
    for (Index = 0; Index < MAX_TASKS; Index++) {
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	3301      	adds	r3, #1
 80017a6:	71fb      	strb	r3, [r7, #7]
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	2b13      	cmp	r3, #19
 80017ac:	d9ac      	bls.n	8001708 <SCH_Dispatch_Tasks+0xc>
                }
            }
        }
    }
}
 80017ae:	bf00      	nop
 80017b0:	bf00      	nop
 80017b2:	3708      	adds	r7, #8
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	20000120 	.word	0x20000120
 80017bc:	200000d4 	.word	0x200000d4

080017c0 <SCH_Delete_Task>:

uint8_t SCH_Delete_Task(uint32_t taskID) {
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
    if (taskID >= MAX_TASKS) return 0;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2b13      	cmp	r3, #19
 80017cc:	d901      	bls.n	80017d2 <SCH_Delete_Task+0x12>
 80017ce:	2300      	movs	r3, #0
 80017d0:	e031      	b.n	8001836 <SCH_Delete_Task+0x76>

    SCH_tasks_G[taskID].pTask = 0x0000;
 80017d2:	491b      	ldr	r1, [pc, #108]	; (8001840 <SCH_Delete_Task+0x80>)
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	4613      	mov	r3, r2
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	4413      	add	r3, r2
 80017dc:	00db      	lsls	r3, r3, #3
 80017de:	440b      	add	r3, r1
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[taskID].Delay = 0;
 80017e4:	4916      	ldr	r1, [pc, #88]	; (8001840 <SCH_Delete_Task+0x80>)
 80017e6:	687a      	ldr	r2, [r7, #4]
 80017e8:	4613      	mov	r3, r2
 80017ea:	005b      	lsls	r3, r3, #1
 80017ec:	4413      	add	r3, r2
 80017ee:	00db      	lsls	r3, r3, #3
 80017f0:	440b      	add	r3, r1
 80017f2:	3304      	adds	r3, #4
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[taskID].Period = 0;
 80017f8:	4911      	ldr	r1, [pc, #68]	; (8001840 <SCH_Delete_Task+0x80>)
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	4613      	mov	r3, r2
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	4413      	add	r3, r2
 8001802:	00db      	lsls	r3, r3, #3
 8001804:	440b      	add	r3, r1
 8001806:	3308      	adds	r3, #8
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[taskID].RunMe = 0;
 800180c:	490c      	ldr	r1, [pc, #48]	; (8001840 <SCH_Delete_Task+0x80>)
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	4613      	mov	r3, r2
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	4413      	add	r3, r2
 8001816:	00db      	lsls	r3, r3, #3
 8001818:	440b      	add	r3, r1
 800181a:	330c      	adds	r3, #12
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[taskID].NextRunTime = 0;
 8001820:	4907      	ldr	r1, [pc, #28]	; (8001840 <SCH_Delete_Task+0x80>)
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	4613      	mov	r3, r2
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	4413      	add	r3, r2
 800182a:	00db      	lsls	r3, r3, #3
 800182c:	440b      	add	r3, r1
 800182e:	3314      	adds	r3, #20
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]

    return 1;
 8001834:	2301      	movs	r3, #1
}
 8001836:	4618      	mov	r0, r3
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	bc80      	pop	{r7}
 800183e:	4770      	bx	lr
 8001840:	20000120 	.word	0x20000120

08001844 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800184a:	4b15      	ldr	r3, [pc, #84]	; (80018a0 <HAL_MspInit+0x5c>)
 800184c:	699b      	ldr	r3, [r3, #24]
 800184e:	4a14      	ldr	r2, [pc, #80]	; (80018a0 <HAL_MspInit+0x5c>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	6193      	str	r3, [r2, #24]
 8001856:	4b12      	ldr	r3, [pc, #72]	; (80018a0 <HAL_MspInit+0x5c>)
 8001858:	699b      	ldr	r3, [r3, #24]
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	60bb      	str	r3, [r7, #8]
 8001860:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001862:	4b0f      	ldr	r3, [pc, #60]	; (80018a0 <HAL_MspInit+0x5c>)
 8001864:	69db      	ldr	r3, [r3, #28]
 8001866:	4a0e      	ldr	r2, [pc, #56]	; (80018a0 <HAL_MspInit+0x5c>)
 8001868:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800186c:	61d3      	str	r3, [r2, #28]
 800186e:	4b0c      	ldr	r3, [pc, #48]	; (80018a0 <HAL_MspInit+0x5c>)
 8001870:	69db      	ldr	r3, [r3, #28]
 8001872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001876:	607b      	str	r3, [r7, #4]
 8001878:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800187a:	4b0a      	ldr	r3, [pc, #40]	; (80018a4 <HAL_MspInit+0x60>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	60fb      	str	r3, [r7, #12]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001886:	60fb      	str	r3, [r7, #12]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	4a04      	ldr	r2, [pc, #16]	; (80018a4 <HAL_MspInit+0x60>)
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001896:	bf00      	nop
 8001898:	3714      	adds	r7, #20
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr
 80018a0:	40021000 	.word	0x40021000
 80018a4:	40010000 	.word	0x40010000

080018a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018b8:	d113      	bne.n	80018e2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018ba:	4b0c      	ldr	r3, [pc, #48]	; (80018ec <HAL_TIM_Base_MspInit+0x44>)
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	4a0b      	ldr	r2, [pc, #44]	; (80018ec <HAL_TIM_Base_MspInit+0x44>)
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	61d3      	str	r3, [r2, #28]
 80018c6:	4b09      	ldr	r3, [pc, #36]	; (80018ec <HAL_TIM_Base_MspInit+0x44>)
 80018c8:	69db      	ldr	r3, [r3, #28]
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80018d2:	2200      	movs	r2, #0
 80018d4:	2100      	movs	r1, #0
 80018d6:	201c      	movs	r0, #28
 80018d8:	f000 f9a1 	bl	8001c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018dc:	201c      	movs	r0, #28
 80018de:	f000 f9ba 	bl	8001c56 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80018e2:	bf00      	nop
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40021000 	.word	0x40021000

080018f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018f4:	e7fe      	b.n	80018f4 <NMI_Handler+0x4>

080018f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018f6:	b480      	push	{r7}
 80018f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018fa:	e7fe      	b.n	80018fa <HardFault_Handler+0x4>

080018fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001900:	e7fe      	b.n	8001900 <MemManage_Handler+0x4>

08001902 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001902:	b480      	push	{r7}
 8001904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001906:	e7fe      	b.n	8001906 <BusFault_Handler+0x4>

08001908 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800190c:	e7fe      	b.n	800190c <UsageFault_Handler+0x4>

0800190e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800190e:	b480      	push	{r7}
 8001910:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001912:	bf00      	nop
 8001914:	46bd      	mov	sp, r7
 8001916:	bc80      	pop	{r7}
 8001918:	4770      	bx	lr

0800191a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800191a:	b480      	push	{r7}
 800191c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800191e:	bf00      	nop
 8001920:	46bd      	mov	sp, r7
 8001922:	bc80      	pop	{r7}
 8001924:	4770      	bx	lr

08001926 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001926:	b480      	push	{r7}
 8001928:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800192a:	bf00      	nop
 800192c:	46bd      	mov	sp, r7
 800192e:	bc80      	pop	{r7}
 8001930:	4770      	bx	lr

08001932 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001936:	f000 f87f 	bl	8001a38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800193a:	bf00      	nop
 800193c:	bd80      	pop	{r7, pc}
	...

08001940 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001944:	4802      	ldr	r0, [pc, #8]	; (8001950 <TIM2_IRQHandler+0x10>)
 8001946:	f000 ffdb 	bl	8002900 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	200000d8 	.word	0x200000d8

08001954 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001958:	bf00      	nop
 800195a:	46bd      	mov	sp, r7
 800195c:	bc80      	pop	{r7}
 800195e:	4770      	bx	lr

08001960 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001960:	f7ff fff8 	bl	8001954 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001964:	480b      	ldr	r0, [pc, #44]	; (8001994 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001966:	490c      	ldr	r1, [pc, #48]	; (8001998 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001968:	4a0c      	ldr	r2, [pc, #48]	; (800199c <LoopFillZerobss+0x16>)
  movs r3, #0
 800196a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800196c:	e002      	b.n	8001974 <LoopCopyDataInit>

0800196e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800196e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001970:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001972:	3304      	adds	r3, #4

08001974 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001974:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001976:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001978:	d3f9      	bcc.n	800196e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800197a:	4a09      	ldr	r2, [pc, #36]	; (80019a0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800197c:	4c09      	ldr	r4, [pc, #36]	; (80019a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800197e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001980:	e001      	b.n	8001986 <LoopFillZerobss>

08001982 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001982:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001984:	3204      	adds	r2, #4

08001986 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001986:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001988:	d3fb      	bcc.n	8001982 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800198a:	f001 faf9 	bl	8002f80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800198e:	f7ff fcaf 	bl	80012f0 <main>
  bx lr
 8001992:	4770      	bx	lr
  ldr r0, =_sdata
 8001994:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001998:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 800199c:	0800301c 	.word	0x0800301c
  ldr r2, =_sbss
 80019a0:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 80019a4:	20000304 	.word	0x20000304

080019a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019a8:	e7fe      	b.n	80019a8 <ADC1_2_IRQHandler>
	...

080019ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019b0:	4b08      	ldr	r3, [pc, #32]	; (80019d4 <HAL_Init+0x28>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a07      	ldr	r2, [pc, #28]	; (80019d4 <HAL_Init+0x28>)
 80019b6:	f043 0310 	orr.w	r3, r3, #16
 80019ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019bc:	2003      	movs	r0, #3
 80019be:	f000 f923 	bl	8001c08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019c2:	200f      	movs	r0, #15
 80019c4:	f000 f808 	bl	80019d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019c8:	f7ff ff3c 	bl	8001844 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	40022000 	.word	0x40022000

080019d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019e0:	4b12      	ldr	r3, [pc, #72]	; (8001a2c <HAL_InitTick+0x54>)
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	4b12      	ldr	r3, [pc, #72]	; (8001a30 <HAL_InitTick+0x58>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	4619      	mov	r1, r3
 80019ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80019f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f6:	4618      	mov	r0, r3
 80019f8:	f000 f93b 	bl	8001c72 <HAL_SYSTICK_Config>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e00e      	b.n	8001a24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2b0f      	cmp	r3, #15
 8001a0a:	d80a      	bhi.n	8001a22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	6879      	ldr	r1, [r7, #4]
 8001a10:	f04f 30ff 	mov.w	r0, #4294967295
 8001a14:	f000 f903 	bl	8001c1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a18:	4a06      	ldr	r2, [pc, #24]	; (8001a34 <HAL_InitTick+0x5c>)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	e000      	b.n	8001a24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3708      	adds	r7, #8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20000044 	.word	0x20000044
 8001a30:	2000004c 	.word	0x2000004c
 8001a34:	20000048 	.word	0x20000048

08001a38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a3c:	4b05      	ldr	r3, [pc, #20]	; (8001a54 <HAL_IncTick+0x1c>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	461a      	mov	r2, r3
 8001a42:	4b05      	ldr	r3, [pc, #20]	; (8001a58 <HAL_IncTick+0x20>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4413      	add	r3, r2
 8001a48:	4a03      	ldr	r2, [pc, #12]	; (8001a58 <HAL_IncTick+0x20>)
 8001a4a:	6013      	str	r3, [r2, #0]
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bc80      	pop	{r7}
 8001a52:	4770      	bx	lr
 8001a54:	2000004c 	.word	0x2000004c
 8001a58:	20000300 	.word	0x20000300

08001a5c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a60:	4b02      	ldr	r3, [pc, #8]	; (8001a6c <HAL_GetTick+0x10>)
 8001a62:	681b      	ldr	r3, [r3, #0]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bc80      	pop	{r7}
 8001a6a:	4770      	bx	lr
 8001a6c:	20000300 	.word	0x20000300

08001a70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b085      	sub	sp, #20
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f003 0307 	and.w	r3, r3, #7
 8001a7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a80:	4b0c      	ldr	r3, [pc, #48]	; (8001ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a86:	68ba      	ldr	r2, [r7, #8]
 8001a88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aa2:	4a04      	ldr	r2, [pc, #16]	; (8001ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	60d3      	str	r3, [r2, #12]
}
 8001aa8:	bf00      	nop
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bc80      	pop	{r7}
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	e000ed00 	.word	0xe000ed00

08001ab8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001abc:	4b04      	ldr	r3, [pc, #16]	; (8001ad0 <__NVIC_GetPriorityGrouping+0x18>)
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	0a1b      	lsrs	r3, r3, #8
 8001ac2:	f003 0307 	and.w	r3, r3, #7
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bc80      	pop	{r7}
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	e000ed00 	.word	0xe000ed00

08001ad4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	db0b      	blt.n	8001afe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	f003 021f 	and.w	r2, r3, #31
 8001aec:	4906      	ldr	r1, [pc, #24]	; (8001b08 <__NVIC_EnableIRQ+0x34>)
 8001aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af2:	095b      	lsrs	r3, r3, #5
 8001af4:	2001      	movs	r0, #1
 8001af6:	fa00 f202 	lsl.w	r2, r0, r2
 8001afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001afe:	bf00      	nop
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bc80      	pop	{r7}
 8001b06:	4770      	bx	lr
 8001b08:	e000e100 	.word	0xe000e100

08001b0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	6039      	str	r1, [r7, #0]
 8001b16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	db0a      	blt.n	8001b36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	b2da      	uxtb	r2, r3
 8001b24:	490c      	ldr	r1, [pc, #48]	; (8001b58 <__NVIC_SetPriority+0x4c>)
 8001b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2a:	0112      	lsls	r2, r2, #4
 8001b2c:	b2d2      	uxtb	r2, r2
 8001b2e:	440b      	add	r3, r1
 8001b30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b34:	e00a      	b.n	8001b4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	b2da      	uxtb	r2, r3
 8001b3a:	4908      	ldr	r1, [pc, #32]	; (8001b5c <__NVIC_SetPriority+0x50>)
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	f003 030f 	and.w	r3, r3, #15
 8001b42:	3b04      	subs	r3, #4
 8001b44:	0112      	lsls	r2, r2, #4
 8001b46:	b2d2      	uxtb	r2, r2
 8001b48:	440b      	add	r3, r1
 8001b4a:	761a      	strb	r2, [r3, #24]
}
 8001b4c:	bf00      	nop
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bc80      	pop	{r7}
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	e000e100 	.word	0xe000e100
 8001b5c:	e000ed00 	.word	0xe000ed00

08001b60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b089      	sub	sp, #36	; 0x24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	60f8      	str	r0, [r7, #12]
 8001b68:	60b9      	str	r1, [r7, #8]
 8001b6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f003 0307 	and.w	r3, r3, #7
 8001b72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	f1c3 0307 	rsb	r3, r3, #7
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	bf28      	it	cs
 8001b7e:	2304      	movcs	r3, #4
 8001b80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	3304      	adds	r3, #4
 8001b86:	2b06      	cmp	r3, #6
 8001b88:	d902      	bls.n	8001b90 <NVIC_EncodePriority+0x30>
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3b03      	subs	r3, #3
 8001b8e:	e000      	b.n	8001b92 <NVIC_EncodePriority+0x32>
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b94:	f04f 32ff 	mov.w	r2, #4294967295
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	43da      	mvns	r2, r3
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	401a      	ands	r2, r3
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ba8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb2:	43d9      	mvns	r1, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb8:	4313      	orrs	r3, r2
         );
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3724      	adds	r7, #36	; 0x24
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr

08001bc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bd4:	d301      	bcc.n	8001bda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e00f      	b.n	8001bfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bda:	4a0a      	ldr	r2, [pc, #40]	; (8001c04 <SysTick_Config+0x40>)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	3b01      	subs	r3, #1
 8001be0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001be2:	210f      	movs	r1, #15
 8001be4:	f04f 30ff 	mov.w	r0, #4294967295
 8001be8:	f7ff ff90 	bl	8001b0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bec:	4b05      	ldr	r3, [pc, #20]	; (8001c04 <SysTick_Config+0x40>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bf2:	4b04      	ldr	r3, [pc, #16]	; (8001c04 <SysTick_Config+0x40>)
 8001bf4:	2207      	movs	r2, #7
 8001bf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bf8:	2300      	movs	r3, #0
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	e000e010 	.word	0xe000e010

08001c08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f7ff ff2d 	bl	8001a70 <__NVIC_SetPriorityGrouping>
}
 8001c16:	bf00      	nop
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b086      	sub	sp, #24
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	4603      	mov	r3, r0
 8001c26:	60b9      	str	r1, [r7, #8]
 8001c28:	607a      	str	r2, [r7, #4]
 8001c2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c30:	f7ff ff42 	bl	8001ab8 <__NVIC_GetPriorityGrouping>
 8001c34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c36:	687a      	ldr	r2, [r7, #4]
 8001c38:	68b9      	ldr	r1, [r7, #8]
 8001c3a:	6978      	ldr	r0, [r7, #20]
 8001c3c:	f7ff ff90 	bl	8001b60 <NVIC_EncodePriority>
 8001c40:	4602      	mov	r2, r0
 8001c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c46:	4611      	mov	r1, r2
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff ff5f 	bl	8001b0c <__NVIC_SetPriority>
}
 8001c4e:	bf00      	nop
 8001c50:	3718      	adds	r7, #24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b082      	sub	sp, #8
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff ff35 	bl	8001ad4 <__NVIC_EnableIRQ>
}
 8001c6a:	bf00      	nop
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b082      	sub	sp, #8
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f7ff ffa2 	bl	8001bc4 <SysTick_Config>
 8001c80:	4603      	mov	r3, r0
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
	...

08001c8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b08b      	sub	sp, #44	; 0x2c
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c96:	2300      	movs	r3, #0
 8001c98:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c9e:	e148      	b.n	8001f32 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	69fa      	ldr	r2, [r7, #28]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001cb4:	69ba      	ldr	r2, [r7, #24]
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	f040 8137 	bne.w	8001f2c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	4aa3      	ldr	r2, [pc, #652]	; (8001f50 <HAL_GPIO_Init+0x2c4>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d05e      	beq.n	8001d86 <HAL_GPIO_Init+0xfa>
 8001cc8:	4aa1      	ldr	r2, [pc, #644]	; (8001f50 <HAL_GPIO_Init+0x2c4>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d875      	bhi.n	8001dba <HAL_GPIO_Init+0x12e>
 8001cce:	4aa1      	ldr	r2, [pc, #644]	; (8001f54 <HAL_GPIO_Init+0x2c8>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d058      	beq.n	8001d86 <HAL_GPIO_Init+0xfa>
 8001cd4:	4a9f      	ldr	r2, [pc, #636]	; (8001f54 <HAL_GPIO_Init+0x2c8>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d86f      	bhi.n	8001dba <HAL_GPIO_Init+0x12e>
 8001cda:	4a9f      	ldr	r2, [pc, #636]	; (8001f58 <HAL_GPIO_Init+0x2cc>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d052      	beq.n	8001d86 <HAL_GPIO_Init+0xfa>
 8001ce0:	4a9d      	ldr	r2, [pc, #628]	; (8001f58 <HAL_GPIO_Init+0x2cc>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d869      	bhi.n	8001dba <HAL_GPIO_Init+0x12e>
 8001ce6:	4a9d      	ldr	r2, [pc, #628]	; (8001f5c <HAL_GPIO_Init+0x2d0>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d04c      	beq.n	8001d86 <HAL_GPIO_Init+0xfa>
 8001cec:	4a9b      	ldr	r2, [pc, #620]	; (8001f5c <HAL_GPIO_Init+0x2d0>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d863      	bhi.n	8001dba <HAL_GPIO_Init+0x12e>
 8001cf2:	4a9b      	ldr	r2, [pc, #620]	; (8001f60 <HAL_GPIO_Init+0x2d4>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d046      	beq.n	8001d86 <HAL_GPIO_Init+0xfa>
 8001cf8:	4a99      	ldr	r2, [pc, #612]	; (8001f60 <HAL_GPIO_Init+0x2d4>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d85d      	bhi.n	8001dba <HAL_GPIO_Init+0x12e>
 8001cfe:	2b12      	cmp	r3, #18
 8001d00:	d82a      	bhi.n	8001d58 <HAL_GPIO_Init+0xcc>
 8001d02:	2b12      	cmp	r3, #18
 8001d04:	d859      	bhi.n	8001dba <HAL_GPIO_Init+0x12e>
 8001d06:	a201      	add	r2, pc, #4	; (adr r2, 8001d0c <HAL_GPIO_Init+0x80>)
 8001d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d0c:	08001d87 	.word	0x08001d87
 8001d10:	08001d61 	.word	0x08001d61
 8001d14:	08001d73 	.word	0x08001d73
 8001d18:	08001db5 	.word	0x08001db5
 8001d1c:	08001dbb 	.word	0x08001dbb
 8001d20:	08001dbb 	.word	0x08001dbb
 8001d24:	08001dbb 	.word	0x08001dbb
 8001d28:	08001dbb 	.word	0x08001dbb
 8001d2c:	08001dbb 	.word	0x08001dbb
 8001d30:	08001dbb 	.word	0x08001dbb
 8001d34:	08001dbb 	.word	0x08001dbb
 8001d38:	08001dbb 	.word	0x08001dbb
 8001d3c:	08001dbb 	.word	0x08001dbb
 8001d40:	08001dbb 	.word	0x08001dbb
 8001d44:	08001dbb 	.word	0x08001dbb
 8001d48:	08001dbb 	.word	0x08001dbb
 8001d4c:	08001dbb 	.word	0x08001dbb
 8001d50:	08001d69 	.word	0x08001d69
 8001d54:	08001d7d 	.word	0x08001d7d
 8001d58:	4a82      	ldr	r2, [pc, #520]	; (8001f64 <HAL_GPIO_Init+0x2d8>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d013      	beq.n	8001d86 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d5e:	e02c      	b.n	8001dba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	623b      	str	r3, [r7, #32]
          break;
 8001d66:	e029      	b.n	8001dbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	3304      	adds	r3, #4
 8001d6e:	623b      	str	r3, [r7, #32]
          break;
 8001d70:	e024      	b.n	8001dbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	68db      	ldr	r3, [r3, #12]
 8001d76:	3308      	adds	r3, #8
 8001d78:	623b      	str	r3, [r7, #32]
          break;
 8001d7a:	e01f      	b.n	8001dbc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	330c      	adds	r3, #12
 8001d82:	623b      	str	r3, [r7, #32]
          break;
 8001d84:	e01a      	b.n	8001dbc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d102      	bne.n	8001d94 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d8e:	2304      	movs	r3, #4
 8001d90:	623b      	str	r3, [r7, #32]
          break;
 8001d92:	e013      	b.n	8001dbc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d105      	bne.n	8001da8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d9c:	2308      	movs	r3, #8
 8001d9e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	69fa      	ldr	r2, [r7, #28]
 8001da4:	611a      	str	r2, [r3, #16]
          break;
 8001da6:	e009      	b.n	8001dbc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001da8:	2308      	movs	r3, #8
 8001daa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	69fa      	ldr	r2, [r7, #28]
 8001db0:	615a      	str	r2, [r3, #20]
          break;
 8001db2:	e003      	b.n	8001dbc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001db4:	2300      	movs	r3, #0
 8001db6:	623b      	str	r3, [r7, #32]
          break;
 8001db8:	e000      	b.n	8001dbc <HAL_GPIO_Init+0x130>
          break;
 8001dba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001dbc:	69bb      	ldr	r3, [r7, #24]
 8001dbe:	2bff      	cmp	r3, #255	; 0xff
 8001dc0:	d801      	bhi.n	8001dc6 <HAL_GPIO_Init+0x13a>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	e001      	b.n	8001dca <HAL_GPIO_Init+0x13e>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	3304      	adds	r3, #4
 8001dca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001dcc:	69bb      	ldr	r3, [r7, #24]
 8001dce:	2bff      	cmp	r3, #255	; 0xff
 8001dd0:	d802      	bhi.n	8001dd8 <HAL_GPIO_Init+0x14c>
 8001dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	e002      	b.n	8001dde <HAL_GPIO_Init+0x152>
 8001dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dda:	3b08      	subs	r3, #8
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	210f      	movs	r1, #15
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	fa01 f303 	lsl.w	r3, r1, r3
 8001dec:	43db      	mvns	r3, r3
 8001dee:	401a      	ands	r2, r3
 8001df0:	6a39      	ldr	r1, [r7, #32]
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	fa01 f303 	lsl.w	r3, r1, r3
 8001df8:	431a      	orrs	r2, r3
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f000 8090 	beq.w	8001f2c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e0c:	4b56      	ldr	r3, [pc, #344]	; (8001f68 <HAL_GPIO_Init+0x2dc>)
 8001e0e:	699b      	ldr	r3, [r3, #24]
 8001e10:	4a55      	ldr	r2, [pc, #340]	; (8001f68 <HAL_GPIO_Init+0x2dc>)
 8001e12:	f043 0301 	orr.w	r3, r3, #1
 8001e16:	6193      	str	r3, [r2, #24]
 8001e18:	4b53      	ldr	r3, [pc, #332]	; (8001f68 <HAL_GPIO_Init+0x2dc>)
 8001e1a:	699b      	ldr	r3, [r3, #24]
 8001e1c:	f003 0301 	and.w	r3, r3, #1
 8001e20:	60bb      	str	r3, [r7, #8]
 8001e22:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e24:	4a51      	ldr	r2, [pc, #324]	; (8001f6c <HAL_GPIO_Init+0x2e0>)
 8001e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e28:	089b      	lsrs	r3, r3, #2
 8001e2a:	3302      	adds	r3, #2
 8001e2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e30:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e34:	f003 0303 	and.w	r3, r3, #3
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	220f      	movs	r2, #15
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	43db      	mvns	r3, r3
 8001e42:	68fa      	ldr	r2, [r7, #12]
 8001e44:	4013      	ands	r3, r2
 8001e46:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	4a49      	ldr	r2, [pc, #292]	; (8001f70 <HAL_GPIO_Init+0x2e4>)
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d00d      	beq.n	8001e6c <HAL_GPIO_Init+0x1e0>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4a48      	ldr	r2, [pc, #288]	; (8001f74 <HAL_GPIO_Init+0x2e8>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d007      	beq.n	8001e68 <HAL_GPIO_Init+0x1dc>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4a47      	ldr	r2, [pc, #284]	; (8001f78 <HAL_GPIO_Init+0x2ec>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d101      	bne.n	8001e64 <HAL_GPIO_Init+0x1d8>
 8001e60:	2302      	movs	r3, #2
 8001e62:	e004      	b.n	8001e6e <HAL_GPIO_Init+0x1e2>
 8001e64:	2303      	movs	r3, #3
 8001e66:	e002      	b.n	8001e6e <HAL_GPIO_Init+0x1e2>
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e000      	b.n	8001e6e <HAL_GPIO_Init+0x1e2>
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e70:	f002 0203 	and.w	r2, r2, #3
 8001e74:	0092      	lsls	r2, r2, #2
 8001e76:	4093      	lsls	r3, r2
 8001e78:	68fa      	ldr	r2, [r7, #12]
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e7e:	493b      	ldr	r1, [pc, #236]	; (8001f6c <HAL_GPIO_Init+0x2e0>)
 8001e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e82:	089b      	lsrs	r3, r3, #2
 8001e84:	3302      	adds	r3, #2
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d006      	beq.n	8001ea6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e98:	4b38      	ldr	r3, [pc, #224]	; (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001e9a:	689a      	ldr	r2, [r3, #8]
 8001e9c:	4937      	ldr	r1, [pc, #220]	; (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001e9e:	69bb      	ldr	r3, [r7, #24]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	608b      	str	r3, [r1, #8]
 8001ea4:	e006      	b.n	8001eb4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ea6:	4b35      	ldr	r3, [pc, #212]	; (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001ea8:	689a      	ldr	r2, [r3, #8]
 8001eaa:	69bb      	ldr	r3, [r7, #24]
 8001eac:	43db      	mvns	r3, r3
 8001eae:	4933      	ldr	r1, [pc, #204]	; (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d006      	beq.n	8001ece <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ec0:	4b2e      	ldr	r3, [pc, #184]	; (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001ec2:	68da      	ldr	r2, [r3, #12]
 8001ec4:	492d      	ldr	r1, [pc, #180]	; (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	60cb      	str	r3, [r1, #12]
 8001ecc:	e006      	b.n	8001edc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ece:	4b2b      	ldr	r3, [pc, #172]	; (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001ed0:	68da      	ldr	r2, [r3, #12]
 8001ed2:	69bb      	ldr	r3, [r7, #24]
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	4929      	ldr	r1, [pc, #164]	; (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001ed8:	4013      	ands	r3, r2
 8001eda:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d006      	beq.n	8001ef6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ee8:	4b24      	ldr	r3, [pc, #144]	; (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001eea:	685a      	ldr	r2, [r3, #4]
 8001eec:	4923      	ldr	r1, [pc, #140]	; (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	604b      	str	r3, [r1, #4]
 8001ef4:	e006      	b.n	8001f04 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001ef6:	4b21      	ldr	r3, [pc, #132]	; (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001ef8:	685a      	ldr	r2, [r3, #4]
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	43db      	mvns	r3, r3
 8001efe:	491f      	ldr	r1, [pc, #124]	; (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001f00:	4013      	ands	r3, r2
 8001f02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d006      	beq.n	8001f1e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f10:	4b1a      	ldr	r3, [pc, #104]	; (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	4919      	ldr	r1, [pc, #100]	; (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	600b      	str	r3, [r1, #0]
 8001f1c:	e006      	b.n	8001f2c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f1e:	4b17      	ldr	r3, [pc, #92]	; (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	69bb      	ldr	r3, [r7, #24]
 8001f24:	43db      	mvns	r3, r3
 8001f26:	4915      	ldr	r1, [pc, #84]	; (8001f7c <HAL_GPIO_Init+0x2f0>)
 8001f28:	4013      	ands	r3, r2
 8001f2a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2e:	3301      	adds	r3, #1
 8001f30:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f38:	fa22 f303 	lsr.w	r3, r2, r3
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	f47f aeaf 	bne.w	8001ca0 <HAL_GPIO_Init+0x14>
  }
}
 8001f42:	bf00      	nop
 8001f44:	bf00      	nop
 8001f46:	372c      	adds	r7, #44	; 0x2c
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bc80      	pop	{r7}
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop
 8001f50:	10320000 	.word	0x10320000
 8001f54:	10310000 	.word	0x10310000
 8001f58:	10220000 	.word	0x10220000
 8001f5c:	10210000 	.word	0x10210000
 8001f60:	10120000 	.word	0x10120000
 8001f64:	10110000 	.word	0x10110000
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	40010000 	.word	0x40010000
 8001f70:	40010800 	.word	0x40010800
 8001f74:	40010c00 	.word	0x40010c00
 8001f78:	40011000 	.word	0x40011000
 8001f7c:	40010400 	.word	0x40010400

08001f80 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b085      	sub	sp, #20
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	460b      	mov	r3, r1
 8001f8a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689a      	ldr	r2, [r3, #8]
 8001f90:	887b      	ldrh	r3, [r7, #2]
 8001f92:	4013      	ands	r3, r2
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d002      	beq.n	8001f9e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	73fb      	strb	r3, [r7, #15]
 8001f9c:	e001      	b.n	8001fa2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3714      	adds	r7, #20
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bc80      	pop	{r7}
 8001fac:	4770      	bx	lr

08001fae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	b083      	sub	sp, #12
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	6078      	str	r0, [r7, #4]
 8001fb6:	460b      	mov	r3, r1
 8001fb8:	807b      	strh	r3, [r7, #2]
 8001fba:	4613      	mov	r3, r2
 8001fbc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fbe:	787b      	ldrb	r3, [r7, #1]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d003      	beq.n	8001fcc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fc4:	887a      	ldrh	r2, [r7, #2]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001fca:	e003      	b.n	8001fd4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001fcc:	887b      	ldrh	r3, [r7, #2]
 8001fce:	041a      	lsls	r2, r3, #16
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	611a      	str	r2, [r3, #16]
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bc80      	pop	{r7}
 8001fdc:	4770      	bx	lr

08001fde <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	b085      	sub	sp, #20
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ff0:	887a      	ldrh	r2, [r7, #2]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	041a      	lsls	r2, r3, #16
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	43d9      	mvns	r1, r3
 8001ffc:	887b      	ldrh	r3, [r7, #2]
 8001ffe:	400b      	ands	r3, r1
 8002000:	431a      	orrs	r2, r3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	611a      	str	r2, [r3, #16]
}
 8002006:	bf00      	nop
 8002008:	3714      	adds	r7, #20
 800200a:	46bd      	mov	sp, r7
 800200c:	bc80      	pop	{r7}
 800200e:	4770      	bx	lr

08002010 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d101      	bne.n	8002022 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e26c      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	2b00      	cmp	r3, #0
 800202c:	f000 8087 	beq.w	800213e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002030:	4b92      	ldr	r3, [pc, #584]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f003 030c 	and.w	r3, r3, #12
 8002038:	2b04      	cmp	r3, #4
 800203a:	d00c      	beq.n	8002056 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800203c:	4b8f      	ldr	r3, [pc, #572]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f003 030c 	and.w	r3, r3, #12
 8002044:	2b08      	cmp	r3, #8
 8002046:	d112      	bne.n	800206e <HAL_RCC_OscConfig+0x5e>
 8002048:	4b8c      	ldr	r3, [pc, #560]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002050:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002054:	d10b      	bne.n	800206e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002056:	4b89      	ldr	r3, [pc, #548]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800205e:	2b00      	cmp	r3, #0
 8002060:	d06c      	beq.n	800213c <HAL_RCC_OscConfig+0x12c>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d168      	bne.n	800213c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e246      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002076:	d106      	bne.n	8002086 <HAL_RCC_OscConfig+0x76>
 8002078:	4b80      	ldr	r3, [pc, #512]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a7f      	ldr	r2, [pc, #508]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 800207e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002082:	6013      	str	r3, [r2, #0]
 8002084:	e02e      	b.n	80020e4 <HAL_RCC_OscConfig+0xd4>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d10c      	bne.n	80020a8 <HAL_RCC_OscConfig+0x98>
 800208e:	4b7b      	ldr	r3, [pc, #492]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a7a      	ldr	r2, [pc, #488]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 8002094:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002098:	6013      	str	r3, [r2, #0]
 800209a:	4b78      	ldr	r3, [pc, #480]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a77      	ldr	r2, [pc, #476]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 80020a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020a4:	6013      	str	r3, [r2, #0]
 80020a6:	e01d      	b.n	80020e4 <HAL_RCC_OscConfig+0xd4>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020b0:	d10c      	bne.n	80020cc <HAL_RCC_OscConfig+0xbc>
 80020b2:	4b72      	ldr	r3, [pc, #456]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a71      	ldr	r2, [pc, #452]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 80020b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020bc:	6013      	str	r3, [r2, #0]
 80020be:	4b6f      	ldr	r3, [pc, #444]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a6e      	ldr	r2, [pc, #440]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 80020c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020c8:	6013      	str	r3, [r2, #0]
 80020ca:	e00b      	b.n	80020e4 <HAL_RCC_OscConfig+0xd4>
 80020cc:	4b6b      	ldr	r3, [pc, #428]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a6a      	ldr	r2, [pc, #424]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 80020d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020d6:	6013      	str	r3, [r2, #0]
 80020d8:	4b68      	ldr	r3, [pc, #416]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a67      	ldr	r2, [pc, #412]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 80020de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d013      	beq.n	8002114 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ec:	f7ff fcb6 	bl	8001a5c <HAL_GetTick>
 80020f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020f2:	e008      	b.n	8002106 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020f4:	f7ff fcb2 	bl	8001a5c <HAL_GetTick>
 80020f8:	4602      	mov	r2, r0
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	2b64      	cmp	r3, #100	; 0x64
 8002100:	d901      	bls.n	8002106 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002102:	2303      	movs	r3, #3
 8002104:	e1fa      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002106:	4b5d      	ldr	r3, [pc, #372]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d0f0      	beq.n	80020f4 <HAL_RCC_OscConfig+0xe4>
 8002112:	e014      	b.n	800213e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002114:	f7ff fca2 	bl	8001a5c <HAL_GetTick>
 8002118:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800211a:	e008      	b.n	800212e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800211c:	f7ff fc9e 	bl	8001a5c <HAL_GetTick>
 8002120:	4602      	mov	r2, r0
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	2b64      	cmp	r3, #100	; 0x64
 8002128:	d901      	bls.n	800212e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800212a:	2303      	movs	r3, #3
 800212c:	e1e6      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800212e:	4b53      	ldr	r3, [pc, #332]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1f0      	bne.n	800211c <HAL_RCC_OscConfig+0x10c>
 800213a:	e000      	b.n	800213e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800213c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d063      	beq.n	8002212 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800214a:	4b4c      	ldr	r3, [pc, #304]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f003 030c 	and.w	r3, r3, #12
 8002152:	2b00      	cmp	r3, #0
 8002154:	d00b      	beq.n	800216e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002156:	4b49      	ldr	r3, [pc, #292]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	f003 030c 	and.w	r3, r3, #12
 800215e:	2b08      	cmp	r3, #8
 8002160:	d11c      	bne.n	800219c <HAL_RCC_OscConfig+0x18c>
 8002162:	4b46      	ldr	r3, [pc, #280]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d116      	bne.n	800219c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800216e:	4b43      	ldr	r3, [pc, #268]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0302 	and.w	r3, r3, #2
 8002176:	2b00      	cmp	r3, #0
 8002178:	d005      	beq.n	8002186 <HAL_RCC_OscConfig+0x176>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	691b      	ldr	r3, [r3, #16]
 800217e:	2b01      	cmp	r3, #1
 8002180:	d001      	beq.n	8002186 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e1ba      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002186:	4b3d      	ldr	r3, [pc, #244]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	695b      	ldr	r3, [r3, #20]
 8002192:	00db      	lsls	r3, r3, #3
 8002194:	4939      	ldr	r1, [pc, #228]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 8002196:	4313      	orrs	r3, r2
 8002198:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800219a:	e03a      	b.n	8002212 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	691b      	ldr	r3, [r3, #16]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d020      	beq.n	80021e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021a4:	4b36      	ldr	r3, [pc, #216]	; (8002280 <HAL_RCC_OscConfig+0x270>)
 80021a6:	2201      	movs	r2, #1
 80021a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021aa:	f7ff fc57 	bl	8001a5c <HAL_GetTick>
 80021ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021b0:	e008      	b.n	80021c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021b2:	f7ff fc53 	bl	8001a5c <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d901      	bls.n	80021c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80021c0:	2303      	movs	r3, #3
 80021c2:	e19b      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021c4:	4b2d      	ldr	r3, [pc, #180]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 0302 	and.w	r3, r3, #2
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d0f0      	beq.n	80021b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021d0:	4b2a      	ldr	r3, [pc, #168]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	695b      	ldr	r3, [r3, #20]
 80021dc:	00db      	lsls	r3, r3, #3
 80021de:	4927      	ldr	r1, [pc, #156]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 80021e0:	4313      	orrs	r3, r2
 80021e2:	600b      	str	r3, [r1, #0]
 80021e4:	e015      	b.n	8002212 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021e6:	4b26      	ldr	r3, [pc, #152]	; (8002280 <HAL_RCC_OscConfig+0x270>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ec:	f7ff fc36 	bl	8001a5c <HAL_GetTick>
 80021f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021f2:	e008      	b.n	8002206 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021f4:	f7ff fc32 	bl	8001a5c <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d901      	bls.n	8002206 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e17a      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002206:	4b1d      	ldr	r3, [pc, #116]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b00      	cmp	r3, #0
 8002210:	d1f0      	bne.n	80021f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0308 	and.w	r3, r3, #8
 800221a:	2b00      	cmp	r3, #0
 800221c:	d03a      	beq.n	8002294 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d019      	beq.n	800225a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002226:	4b17      	ldr	r3, [pc, #92]	; (8002284 <HAL_RCC_OscConfig+0x274>)
 8002228:	2201      	movs	r2, #1
 800222a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800222c:	f7ff fc16 	bl	8001a5c <HAL_GetTick>
 8002230:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002232:	e008      	b.n	8002246 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002234:	f7ff fc12 	bl	8001a5c <HAL_GetTick>
 8002238:	4602      	mov	r2, r0
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	2b02      	cmp	r3, #2
 8002240:	d901      	bls.n	8002246 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e15a      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002246:	4b0d      	ldr	r3, [pc, #52]	; (800227c <HAL_RCC_OscConfig+0x26c>)
 8002248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800224a:	f003 0302 	and.w	r3, r3, #2
 800224e:	2b00      	cmp	r3, #0
 8002250:	d0f0      	beq.n	8002234 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002252:	2001      	movs	r0, #1
 8002254:	f000 fa9a 	bl	800278c <RCC_Delay>
 8002258:	e01c      	b.n	8002294 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800225a:	4b0a      	ldr	r3, [pc, #40]	; (8002284 <HAL_RCC_OscConfig+0x274>)
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002260:	f7ff fbfc 	bl	8001a5c <HAL_GetTick>
 8002264:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002266:	e00f      	b.n	8002288 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002268:	f7ff fbf8 	bl	8001a5c <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b02      	cmp	r3, #2
 8002274:	d908      	bls.n	8002288 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e140      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>
 800227a:	bf00      	nop
 800227c:	40021000 	.word	0x40021000
 8002280:	42420000 	.word	0x42420000
 8002284:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002288:	4b9e      	ldr	r3, [pc, #632]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 800228a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800228c:	f003 0302 	and.w	r3, r3, #2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d1e9      	bne.n	8002268 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0304 	and.w	r3, r3, #4
 800229c:	2b00      	cmp	r3, #0
 800229e:	f000 80a6 	beq.w	80023ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022a2:	2300      	movs	r3, #0
 80022a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022a6:	4b97      	ldr	r3, [pc, #604]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d10d      	bne.n	80022ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022b2:	4b94      	ldr	r3, [pc, #592]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 80022b4:	69db      	ldr	r3, [r3, #28]
 80022b6:	4a93      	ldr	r2, [pc, #588]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 80022b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022bc:	61d3      	str	r3, [r2, #28]
 80022be:	4b91      	ldr	r3, [pc, #580]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022c6:	60bb      	str	r3, [r7, #8]
 80022c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022ca:	2301      	movs	r3, #1
 80022cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ce:	4b8e      	ldr	r3, [pc, #568]	; (8002508 <HAL_RCC_OscConfig+0x4f8>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d118      	bne.n	800230c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022da:	4b8b      	ldr	r3, [pc, #556]	; (8002508 <HAL_RCC_OscConfig+0x4f8>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a8a      	ldr	r2, [pc, #552]	; (8002508 <HAL_RCC_OscConfig+0x4f8>)
 80022e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022e6:	f7ff fbb9 	bl	8001a5c <HAL_GetTick>
 80022ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ec:	e008      	b.n	8002300 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ee:	f7ff fbb5 	bl	8001a5c <HAL_GetTick>
 80022f2:	4602      	mov	r2, r0
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b64      	cmp	r3, #100	; 0x64
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e0fd      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002300:	4b81      	ldr	r3, [pc, #516]	; (8002508 <HAL_RCC_OscConfig+0x4f8>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002308:	2b00      	cmp	r3, #0
 800230a:	d0f0      	beq.n	80022ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d106      	bne.n	8002322 <HAL_RCC_OscConfig+0x312>
 8002314:	4b7b      	ldr	r3, [pc, #492]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 8002316:	6a1b      	ldr	r3, [r3, #32]
 8002318:	4a7a      	ldr	r2, [pc, #488]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 800231a:	f043 0301 	orr.w	r3, r3, #1
 800231e:	6213      	str	r3, [r2, #32]
 8002320:	e02d      	b.n	800237e <HAL_RCC_OscConfig+0x36e>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d10c      	bne.n	8002344 <HAL_RCC_OscConfig+0x334>
 800232a:	4b76      	ldr	r3, [pc, #472]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 800232c:	6a1b      	ldr	r3, [r3, #32]
 800232e:	4a75      	ldr	r2, [pc, #468]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 8002330:	f023 0301 	bic.w	r3, r3, #1
 8002334:	6213      	str	r3, [r2, #32]
 8002336:	4b73      	ldr	r3, [pc, #460]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 8002338:	6a1b      	ldr	r3, [r3, #32]
 800233a:	4a72      	ldr	r2, [pc, #456]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 800233c:	f023 0304 	bic.w	r3, r3, #4
 8002340:	6213      	str	r3, [r2, #32]
 8002342:	e01c      	b.n	800237e <HAL_RCC_OscConfig+0x36e>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	2b05      	cmp	r3, #5
 800234a:	d10c      	bne.n	8002366 <HAL_RCC_OscConfig+0x356>
 800234c:	4b6d      	ldr	r3, [pc, #436]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 800234e:	6a1b      	ldr	r3, [r3, #32]
 8002350:	4a6c      	ldr	r2, [pc, #432]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 8002352:	f043 0304 	orr.w	r3, r3, #4
 8002356:	6213      	str	r3, [r2, #32]
 8002358:	4b6a      	ldr	r3, [pc, #424]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 800235a:	6a1b      	ldr	r3, [r3, #32]
 800235c:	4a69      	ldr	r2, [pc, #420]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 800235e:	f043 0301 	orr.w	r3, r3, #1
 8002362:	6213      	str	r3, [r2, #32]
 8002364:	e00b      	b.n	800237e <HAL_RCC_OscConfig+0x36e>
 8002366:	4b67      	ldr	r3, [pc, #412]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 8002368:	6a1b      	ldr	r3, [r3, #32]
 800236a:	4a66      	ldr	r2, [pc, #408]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 800236c:	f023 0301 	bic.w	r3, r3, #1
 8002370:	6213      	str	r3, [r2, #32]
 8002372:	4b64      	ldr	r3, [pc, #400]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 8002374:	6a1b      	ldr	r3, [r3, #32]
 8002376:	4a63      	ldr	r2, [pc, #396]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 8002378:	f023 0304 	bic.w	r3, r3, #4
 800237c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d015      	beq.n	80023b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002386:	f7ff fb69 	bl	8001a5c <HAL_GetTick>
 800238a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800238c:	e00a      	b.n	80023a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800238e:	f7ff fb65 	bl	8001a5c <HAL_GetTick>
 8002392:	4602      	mov	r2, r0
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	f241 3288 	movw	r2, #5000	; 0x1388
 800239c:	4293      	cmp	r3, r2
 800239e:	d901      	bls.n	80023a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e0ab      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023a4:	4b57      	ldr	r3, [pc, #348]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 80023a6:	6a1b      	ldr	r3, [r3, #32]
 80023a8:	f003 0302 	and.w	r3, r3, #2
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d0ee      	beq.n	800238e <HAL_RCC_OscConfig+0x37e>
 80023b0:	e014      	b.n	80023dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023b2:	f7ff fb53 	bl	8001a5c <HAL_GetTick>
 80023b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023b8:	e00a      	b.n	80023d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ba:	f7ff fb4f 	bl	8001a5c <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d901      	bls.n	80023d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	e095      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023d0:	4b4c      	ldr	r3, [pc, #304]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	f003 0302 	and.w	r3, r3, #2
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d1ee      	bne.n	80023ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023dc:	7dfb      	ldrb	r3, [r7, #23]
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d105      	bne.n	80023ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023e2:	4b48      	ldr	r3, [pc, #288]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	4a47      	ldr	r2, [pc, #284]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 80023e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	69db      	ldr	r3, [r3, #28]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f000 8081 	beq.w	80024fa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023f8:	4b42      	ldr	r3, [pc, #264]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f003 030c 	and.w	r3, r3, #12
 8002400:	2b08      	cmp	r3, #8
 8002402:	d061      	beq.n	80024c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	69db      	ldr	r3, [r3, #28]
 8002408:	2b02      	cmp	r3, #2
 800240a:	d146      	bne.n	800249a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800240c:	4b3f      	ldr	r3, [pc, #252]	; (800250c <HAL_RCC_OscConfig+0x4fc>)
 800240e:	2200      	movs	r2, #0
 8002410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002412:	f7ff fb23 	bl	8001a5c <HAL_GetTick>
 8002416:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002418:	e008      	b.n	800242c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800241a:	f7ff fb1f 	bl	8001a5c <HAL_GetTick>
 800241e:	4602      	mov	r2, r0
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	2b02      	cmp	r3, #2
 8002426:	d901      	bls.n	800242c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002428:	2303      	movs	r3, #3
 800242a:	e067      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800242c:	4b35      	ldr	r3, [pc, #212]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002434:	2b00      	cmp	r3, #0
 8002436:	d1f0      	bne.n	800241a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a1b      	ldr	r3, [r3, #32]
 800243c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002440:	d108      	bne.n	8002454 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002442:	4b30      	ldr	r3, [pc, #192]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	492d      	ldr	r1, [pc, #180]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 8002450:	4313      	orrs	r3, r2
 8002452:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002454:	4b2b      	ldr	r3, [pc, #172]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6a19      	ldr	r1, [r3, #32]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002464:	430b      	orrs	r3, r1
 8002466:	4927      	ldr	r1, [pc, #156]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 8002468:	4313      	orrs	r3, r2
 800246a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800246c:	4b27      	ldr	r3, [pc, #156]	; (800250c <HAL_RCC_OscConfig+0x4fc>)
 800246e:	2201      	movs	r2, #1
 8002470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002472:	f7ff faf3 	bl	8001a5c <HAL_GetTick>
 8002476:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002478:	e008      	b.n	800248c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800247a:	f7ff faef 	bl	8001a5c <HAL_GetTick>
 800247e:	4602      	mov	r2, r0
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	2b02      	cmp	r3, #2
 8002486:	d901      	bls.n	800248c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002488:	2303      	movs	r3, #3
 800248a:	e037      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800248c:	4b1d      	ldr	r3, [pc, #116]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002494:	2b00      	cmp	r3, #0
 8002496:	d0f0      	beq.n	800247a <HAL_RCC_OscConfig+0x46a>
 8002498:	e02f      	b.n	80024fa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800249a:	4b1c      	ldr	r3, [pc, #112]	; (800250c <HAL_RCC_OscConfig+0x4fc>)
 800249c:	2200      	movs	r2, #0
 800249e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a0:	f7ff fadc 	bl	8001a5c <HAL_GetTick>
 80024a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024a6:	e008      	b.n	80024ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024a8:	f7ff fad8 	bl	8001a5c <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e020      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024ba:	4b12      	ldr	r3, [pc, #72]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d1f0      	bne.n	80024a8 <HAL_RCC_OscConfig+0x498>
 80024c6:	e018      	b.n	80024fa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	69db      	ldr	r3, [r3, #28]
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d101      	bne.n	80024d4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e013      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024d4:	4b0b      	ldr	r3, [pc, #44]	; (8002504 <HAL_RCC_OscConfig+0x4f4>)
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a1b      	ldr	r3, [r3, #32]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d106      	bne.n	80024f6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d001      	beq.n	80024fa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e000      	b.n	80024fc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80024fa:	2300      	movs	r3, #0
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3718      	adds	r7, #24
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	40021000 	.word	0x40021000
 8002508:	40007000 	.word	0x40007000
 800250c:	42420060 	.word	0x42420060

08002510 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d101      	bne.n	8002524 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e0d0      	b.n	80026c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002524:	4b6a      	ldr	r3, [pc, #424]	; (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0307 	and.w	r3, r3, #7
 800252c:	683a      	ldr	r2, [r7, #0]
 800252e:	429a      	cmp	r2, r3
 8002530:	d910      	bls.n	8002554 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002532:	4b67      	ldr	r3, [pc, #412]	; (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f023 0207 	bic.w	r2, r3, #7
 800253a:	4965      	ldr	r1, [pc, #404]	; (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	4313      	orrs	r3, r2
 8002540:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002542:	4b63      	ldr	r3, [pc, #396]	; (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0307 	and.w	r3, r3, #7
 800254a:	683a      	ldr	r2, [r7, #0]
 800254c:	429a      	cmp	r2, r3
 800254e:	d001      	beq.n	8002554 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e0b8      	b.n	80026c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0302 	and.w	r3, r3, #2
 800255c:	2b00      	cmp	r3, #0
 800255e:	d020      	beq.n	80025a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0304 	and.w	r3, r3, #4
 8002568:	2b00      	cmp	r3, #0
 800256a:	d005      	beq.n	8002578 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800256c:	4b59      	ldr	r3, [pc, #356]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	4a58      	ldr	r2, [pc, #352]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002572:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002576:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0308 	and.w	r3, r3, #8
 8002580:	2b00      	cmp	r3, #0
 8002582:	d005      	beq.n	8002590 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002584:	4b53      	ldr	r3, [pc, #332]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	4a52      	ldr	r2, [pc, #328]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 800258a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800258e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002590:	4b50      	ldr	r3, [pc, #320]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	494d      	ldr	r1, [pc, #308]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d040      	beq.n	8002630 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d107      	bne.n	80025c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025b6:	4b47      	ldr	r3, [pc, #284]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d115      	bne.n	80025ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e07f      	b.n	80026c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d107      	bne.n	80025de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ce:	4b41      	ldr	r3, [pc, #260]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d109      	bne.n	80025ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e073      	b.n	80026c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025de:	4b3d      	ldr	r3, [pc, #244]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d101      	bne.n	80025ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e06b      	b.n	80026c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025ee:	4b39      	ldr	r3, [pc, #228]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f023 0203 	bic.w	r2, r3, #3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	4936      	ldr	r1, [pc, #216]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 80025fc:	4313      	orrs	r3, r2
 80025fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002600:	f7ff fa2c 	bl	8001a5c <HAL_GetTick>
 8002604:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002606:	e00a      	b.n	800261e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002608:	f7ff fa28 	bl	8001a5c <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	f241 3288 	movw	r2, #5000	; 0x1388
 8002616:	4293      	cmp	r3, r2
 8002618:	d901      	bls.n	800261e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e053      	b.n	80026c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800261e:	4b2d      	ldr	r3, [pc, #180]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f003 020c 	and.w	r2, r3, #12
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	429a      	cmp	r2, r3
 800262e:	d1eb      	bne.n	8002608 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002630:	4b27      	ldr	r3, [pc, #156]	; (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0307 	and.w	r3, r3, #7
 8002638:	683a      	ldr	r2, [r7, #0]
 800263a:	429a      	cmp	r2, r3
 800263c:	d210      	bcs.n	8002660 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800263e:	4b24      	ldr	r3, [pc, #144]	; (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f023 0207 	bic.w	r2, r3, #7
 8002646:	4922      	ldr	r1, [pc, #136]	; (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	4313      	orrs	r3, r2
 800264c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800264e:	4b20      	ldr	r3, [pc, #128]	; (80026d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0307 	and.w	r3, r3, #7
 8002656:	683a      	ldr	r2, [r7, #0]
 8002658:	429a      	cmp	r2, r3
 800265a:	d001      	beq.n	8002660 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e032      	b.n	80026c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0304 	and.w	r3, r3, #4
 8002668:	2b00      	cmp	r3, #0
 800266a:	d008      	beq.n	800267e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800266c:	4b19      	ldr	r3, [pc, #100]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	4916      	ldr	r1, [pc, #88]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 800267a:	4313      	orrs	r3, r2
 800267c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0308 	and.w	r3, r3, #8
 8002686:	2b00      	cmp	r3, #0
 8002688:	d009      	beq.n	800269e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800268a:	4b12      	ldr	r3, [pc, #72]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	00db      	lsls	r3, r3, #3
 8002698:	490e      	ldr	r1, [pc, #56]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 800269a:	4313      	orrs	r3, r2
 800269c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800269e:	f000 f821 	bl	80026e4 <HAL_RCC_GetSysClockFreq>
 80026a2:	4602      	mov	r2, r0
 80026a4:	4b0b      	ldr	r3, [pc, #44]	; (80026d4 <HAL_RCC_ClockConfig+0x1c4>)
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	091b      	lsrs	r3, r3, #4
 80026aa:	f003 030f 	and.w	r3, r3, #15
 80026ae:	490a      	ldr	r1, [pc, #40]	; (80026d8 <HAL_RCC_ClockConfig+0x1c8>)
 80026b0:	5ccb      	ldrb	r3, [r1, r3]
 80026b2:	fa22 f303 	lsr.w	r3, r2, r3
 80026b6:	4a09      	ldr	r2, [pc, #36]	; (80026dc <HAL_RCC_ClockConfig+0x1cc>)
 80026b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80026ba:	4b09      	ldr	r3, [pc, #36]	; (80026e0 <HAL_RCC_ClockConfig+0x1d0>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff f98a 	bl	80019d8 <HAL_InitTick>

  return HAL_OK;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3710      	adds	r7, #16
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	40022000 	.word	0x40022000
 80026d4:	40021000 	.word	0x40021000
 80026d8:	08002ff0 	.word	0x08002ff0
 80026dc:	20000044 	.word	0x20000044
 80026e0:	20000048 	.word	0x20000048

080026e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b087      	sub	sp, #28
 80026e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	60fb      	str	r3, [r7, #12]
 80026ee:	2300      	movs	r3, #0
 80026f0:	60bb      	str	r3, [r7, #8]
 80026f2:	2300      	movs	r3, #0
 80026f4:	617b      	str	r3, [r7, #20]
 80026f6:	2300      	movs	r3, #0
 80026f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80026fa:	2300      	movs	r3, #0
 80026fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80026fe:	4b1e      	ldr	r3, [pc, #120]	; (8002778 <HAL_RCC_GetSysClockFreq+0x94>)
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f003 030c 	and.w	r3, r3, #12
 800270a:	2b04      	cmp	r3, #4
 800270c:	d002      	beq.n	8002714 <HAL_RCC_GetSysClockFreq+0x30>
 800270e:	2b08      	cmp	r3, #8
 8002710:	d003      	beq.n	800271a <HAL_RCC_GetSysClockFreq+0x36>
 8002712:	e027      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002714:	4b19      	ldr	r3, [pc, #100]	; (800277c <HAL_RCC_GetSysClockFreq+0x98>)
 8002716:	613b      	str	r3, [r7, #16]
      break;
 8002718:	e027      	b.n	800276a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	0c9b      	lsrs	r3, r3, #18
 800271e:	f003 030f 	and.w	r3, r3, #15
 8002722:	4a17      	ldr	r2, [pc, #92]	; (8002780 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002724:	5cd3      	ldrb	r3, [r2, r3]
 8002726:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d010      	beq.n	8002754 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002732:	4b11      	ldr	r3, [pc, #68]	; (8002778 <HAL_RCC_GetSysClockFreq+0x94>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	0c5b      	lsrs	r3, r3, #17
 8002738:	f003 0301 	and.w	r3, r3, #1
 800273c:	4a11      	ldr	r2, [pc, #68]	; (8002784 <HAL_RCC_GetSysClockFreq+0xa0>)
 800273e:	5cd3      	ldrb	r3, [r2, r3]
 8002740:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a0d      	ldr	r2, [pc, #52]	; (800277c <HAL_RCC_GetSysClockFreq+0x98>)
 8002746:	fb02 f203 	mul.w	r2, r2, r3
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002750:	617b      	str	r3, [r7, #20]
 8002752:	e004      	b.n	800275e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4a0c      	ldr	r2, [pc, #48]	; (8002788 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002758:	fb02 f303 	mul.w	r3, r2, r3
 800275c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	613b      	str	r3, [r7, #16]
      break;
 8002762:	e002      	b.n	800276a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002764:	4b05      	ldr	r3, [pc, #20]	; (800277c <HAL_RCC_GetSysClockFreq+0x98>)
 8002766:	613b      	str	r3, [r7, #16]
      break;
 8002768:	bf00      	nop
    }
  }
  return sysclockfreq;
 800276a:	693b      	ldr	r3, [r7, #16]
}
 800276c:	4618      	mov	r0, r3
 800276e:	371c      	adds	r7, #28
 8002770:	46bd      	mov	sp, r7
 8002772:	bc80      	pop	{r7}
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	40021000 	.word	0x40021000
 800277c:	007a1200 	.word	0x007a1200
 8002780:	08003000 	.word	0x08003000
 8002784:	08003010 	.word	0x08003010
 8002788:	003d0900 	.word	0x003d0900

0800278c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800278c:	b480      	push	{r7}
 800278e:	b085      	sub	sp, #20
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002794:	4b0a      	ldr	r3, [pc, #40]	; (80027c0 <RCC_Delay+0x34>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a0a      	ldr	r2, [pc, #40]	; (80027c4 <RCC_Delay+0x38>)
 800279a:	fba2 2303 	umull	r2, r3, r2, r3
 800279e:	0a5b      	lsrs	r3, r3, #9
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	fb02 f303 	mul.w	r3, r2, r3
 80027a6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027a8:	bf00      	nop
  }
  while (Delay --);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	1e5a      	subs	r2, r3, #1
 80027ae:	60fa      	str	r2, [r7, #12]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d1f9      	bne.n	80027a8 <RCC_Delay+0x1c>
}
 80027b4:	bf00      	nop
 80027b6:	bf00      	nop
 80027b8:	3714      	adds	r7, #20
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bc80      	pop	{r7}
 80027be:	4770      	bx	lr
 80027c0:	20000044 	.word	0x20000044
 80027c4:	10624dd3 	.word	0x10624dd3

080027c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d101      	bne.n	80027da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e041      	b.n	800285e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d106      	bne.n	80027f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f7ff f85a 	bl	80018a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2202      	movs	r2, #2
 80027f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	3304      	adds	r3, #4
 8002804:	4619      	mov	r1, r3
 8002806:	4610      	mov	r0, r2
 8002808:	f000 fa56 	bl	8002cb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2201      	movs	r2, #1
 8002820:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2201      	movs	r2, #1
 8002838:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2201      	movs	r2, #1
 8002840:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2201      	movs	r2, #1
 8002848:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2201      	movs	r2, #1
 8002858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	3708      	adds	r7, #8
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
	...

08002868 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002868:	b480      	push	{r7}
 800286a:	b085      	sub	sp, #20
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002876:	b2db      	uxtb	r3, r3
 8002878:	2b01      	cmp	r3, #1
 800287a:	d001      	beq.n	8002880 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e035      	b.n	80028ec <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2202      	movs	r2, #2
 8002884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	68da      	ldr	r2, [r3, #12]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f042 0201 	orr.w	r2, r2, #1
 8002896:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a16      	ldr	r2, [pc, #88]	; (80028f8 <HAL_TIM_Base_Start_IT+0x90>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d009      	beq.n	80028b6 <HAL_TIM_Base_Start_IT+0x4e>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028aa:	d004      	beq.n	80028b6 <HAL_TIM_Base_Start_IT+0x4e>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a12      	ldr	r2, [pc, #72]	; (80028fc <HAL_TIM_Base_Start_IT+0x94>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d111      	bne.n	80028da <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f003 0307 	and.w	r3, r3, #7
 80028c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2b06      	cmp	r3, #6
 80028c6:	d010      	beq.n	80028ea <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f042 0201 	orr.w	r2, r2, #1
 80028d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028d8:	e007      	b.n	80028ea <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f042 0201 	orr.w	r2, r2, #1
 80028e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028ea:	2300      	movs	r3, #0
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bc80      	pop	{r7}
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	40012c00 	.word	0x40012c00
 80028fc:	40000400 	.word	0x40000400

08002900 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	691b      	ldr	r3, [r3, #16]
 8002916:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d020      	beq.n	8002964 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f003 0302 	and.w	r3, r3, #2
 8002928:	2b00      	cmp	r3, #0
 800292a:	d01b      	beq.n	8002964 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f06f 0202 	mvn.w	r2, #2
 8002934:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2201      	movs	r2, #1
 800293a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	699b      	ldr	r3, [r3, #24]
 8002942:	f003 0303 	and.w	r3, r3, #3
 8002946:	2b00      	cmp	r3, #0
 8002948:	d003      	beq.n	8002952 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f000 f998 	bl	8002c80 <HAL_TIM_IC_CaptureCallback>
 8002950:	e005      	b.n	800295e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 f98b 	bl	8002c6e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f000 f99a 	bl	8002c92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	f003 0304 	and.w	r3, r3, #4
 800296a:	2b00      	cmp	r3, #0
 800296c:	d020      	beq.n	80029b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f003 0304 	and.w	r3, r3, #4
 8002974:	2b00      	cmp	r3, #0
 8002976:	d01b      	beq.n	80029b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f06f 0204 	mvn.w	r2, #4
 8002980:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2202      	movs	r2, #2
 8002986:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	699b      	ldr	r3, [r3, #24]
 800298e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 f972 	bl	8002c80 <HAL_TIM_IC_CaptureCallback>
 800299c:	e005      	b.n	80029aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f000 f965 	bl	8002c6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f000 f974 	bl	8002c92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2200      	movs	r2, #0
 80029ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	f003 0308 	and.w	r3, r3, #8
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d020      	beq.n	80029fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f003 0308 	and.w	r3, r3, #8
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d01b      	beq.n	80029fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f06f 0208 	mvn.w	r2, #8
 80029cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2204      	movs	r2, #4
 80029d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	69db      	ldr	r3, [r3, #28]
 80029da:	f003 0303 	and.w	r3, r3, #3
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d003      	beq.n	80029ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f000 f94c 	bl	8002c80 <HAL_TIM_IC_CaptureCallback>
 80029e8:	e005      	b.n	80029f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 f93f 	bl	8002c6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f000 f94e 	bl	8002c92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	f003 0310 	and.w	r3, r3, #16
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d020      	beq.n	8002a48 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f003 0310 	and.w	r3, r3, #16
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d01b      	beq.n	8002a48 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f06f 0210 	mvn.w	r2, #16
 8002a18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2208      	movs	r2, #8
 8002a1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	69db      	ldr	r3, [r3, #28]
 8002a26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d003      	beq.n	8002a36 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f000 f926 	bl	8002c80 <HAL_TIM_IC_CaptureCallback>
 8002a34:	e005      	b.n	8002a42 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 f919 	bl	8002c6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f000 f928 	bl	8002c92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d00c      	beq.n	8002a6c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	f003 0301 	and.w	r3, r3, #1
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d007      	beq.n	8002a6c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f06f 0201 	mvn.w	r2, #1
 8002a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f7fe fd5e 	bl	8001528 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00c      	beq.n	8002a90 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d007      	beq.n	8002a90 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 fa6f 	bl	8002f6e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d00c      	beq.n	8002ab4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d007      	beq.n	8002ab4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002aac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 f8f8 	bl	8002ca4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	f003 0320 	and.w	r3, r3, #32
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d00c      	beq.n	8002ad8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	f003 0320 	and.w	r3, r3, #32
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d007      	beq.n	8002ad8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f06f 0220 	mvn.w	r2, #32
 8002ad0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 fa42 	bl	8002f5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ad8:	bf00      	nop
 8002ada:	3710      	adds	r7, #16
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002aea:	2300      	movs	r3, #0
 8002aec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d101      	bne.n	8002afc <HAL_TIM_ConfigClockSource+0x1c>
 8002af8:	2302      	movs	r3, #2
 8002afa:	e0b4      	b.n	8002c66 <HAL_TIM_ConfigClockSource+0x186>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2202      	movs	r2, #2
 8002b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002b1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b22:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68ba      	ldr	r2, [r7, #8]
 8002b2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b34:	d03e      	beq.n	8002bb4 <HAL_TIM_ConfigClockSource+0xd4>
 8002b36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b3a:	f200 8087 	bhi.w	8002c4c <HAL_TIM_ConfigClockSource+0x16c>
 8002b3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b42:	f000 8086 	beq.w	8002c52 <HAL_TIM_ConfigClockSource+0x172>
 8002b46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b4a:	d87f      	bhi.n	8002c4c <HAL_TIM_ConfigClockSource+0x16c>
 8002b4c:	2b70      	cmp	r3, #112	; 0x70
 8002b4e:	d01a      	beq.n	8002b86 <HAL_TIM_ConfigClockSource+0xa6>
 8002b50:	2b70      	cmp	r3, #112	; 0x70
 8002b52:	d87b      	bhi.n	8002c4c <HAL_TIM_ConfigClockSource+0x16c>
 8002b54:	2b60      	cmp	r3, #96	; 0x60
 8002b56:	d050      	beq.n	8002bfa <HAL_TIM_ConfigClockSource+0x11a>
 8002b58:	2b60      	cmp	r3, #96	; 0x60
 8002b5a:	d877      	bhi.n	8002c4c <HAL_TIM_ConfigClockSource+0x16c>
 8002b5c:	2b50      	cmp	r3, #80	; 0x50
 8002b5e:	d03c      	beq.n	8002bda <HAL_TIM_ConfigClockSource+0xfa>
 8002b60:	2b50      	cmp	r3, #80	; 0x50
 8002b62:	d873      	bhi.n	8002c4c <HAL_TIM_ConfigClockSource+0x16c>
 8002b64:	2b40      	cmp	r3, #64	; 0x40
 8002b66:	d058      	beq.n	8002c1a <HAL_TIM_ConfigClockSource+0x13a>
 8002b68:	2b40      	cmp	r3, #64	; 0x40
 8002b6a:	d86f      	bhi.n	8002c4c <HAL_TIM_ConfigClockSource+0x16c>
 8002b6c:	2b30      	cmp	r3, #48	; 0x30
 8002b6e:	d064      	beq.n	8002c3a <HAL_TIM_ConfigClockSource+0x15a>
 8002b70:	2b30      	cmp	r3, #48	; 0x30
 8002b72:	d86b      	bhi.n	8002c4c <HAL_TIM_ConfigClockSource+0x16c>
 8002b74:	2b20      	cmp	r3, #32
 8002b76:	d060      	beq.n	8002c3a <HAL_TIM_ConfigClockSource+0x15a>
 8002b78:	2b20      	cmp	r3, #32
 8002b7a:	d867      	bhi.n	8002c4c <HAL_TIM_ConfigClockSource+0x16c>
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d05c      	beq.n	8002c3a <HAL_TIM_ConfigClockSource+0x15a>
 8002b80:	2b10      	cmp	r3, #16
 8002b82:	d05a      	beq.n	8002c3a <HAL_TIM_ConfigClockSource+0x15a>
 8002b84:	e062      	b.n	8002c4c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6818      	ldr	r0, [r3, #0]
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	6899      	ldr	r1, [r3, #8]
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	685a      	ldr	r2, [r3, #4]
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	f000 f96a 	bl	8002e6e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002ba8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	68ba      	ldr	r2, [r7, #8]
 8002bb0:	609a      	str	r2, [r3, #8]
      break;
 8002bb2:	e04f      	b.n	8002c54 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6818      	ldr	r0, [r3, #0]
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	6899      	ldr	r1, [r3, #8]
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	685a      	ldr	r2, [r3, #4]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	f000 f953 	bl	8002e6e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	689a      	ldr	r2, [r3, #8]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002bd6:	609a      	str	r2, [r3, #8]
      break;
 8002bd8:	e03c      	b.n	8002c54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6818      	ldr	r0, [r3, #0]
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	6859      	ldr	r1, [r3, #4]
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	461a      	mov	r2, r3
 8002be8:	f000 f8ca 	bl	8002d80 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2150      	movs	r1, #80	; 0x50
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f000 f921 	bl	8002e3a <TIM_ITRx_SetConfig>
      break;
 8002bf8:	e02c      	b.n	8002c54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6818      	ldr	r0, [r3, #0]
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	6859      	ldr	r1, [r3, #4]
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	461a      	mov	r2, r3
 8002c08:	f000 f8e8 	bl	8002ddc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2160      	movs	r1, #96	; 0x60
 8002c12:	4618      	mov	r0, r3
 8002c14:	f000 f911 	bl	8002e3a <TIM_ITRx_SetConfig>
      break;
 8002c18:	e01c      	b.n	8002c54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6818      	ldr	r0, [r3, #0]
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	6859      	ldr	r1, [r3, #4]
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	68db      	ldr	r3, [r3, #12]
 8002c26:	461a      	mov	r2, r3
 8002c28:	f000 f8aa 	bl	8002d80 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2140      	movs	r1, #64	; 0x40
 8002c32:	4618      	mov	r0, r3
 8002c34:	f000 f901 	bl	8002e3a <TIM_ITRx_SetConfig>
      break;
 8002c38:	e00c      	b.n	8002c54 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4619      	mov	r1, r3
 8002c44:	4610      	mov	r0, r2
 8002c46:	f000 f8f8 	bl	8002e3a <TIM_ITRx_SetConfig>
      break;
 8002c4a:	e003      	b.n	8002c54 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	73fb      	strb	r3, [r7, #15]
      break;
 8002c50:	e000      	b.n	8002c54 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002c52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3710      	adds	r7, #16
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b083      	sub	sp, #12
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c76:	bf00      	nop
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bc80      	pop	{r7}
 8002c7e:	4770      	bx	lr

08002c80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c88:	bf00      	nop
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bc80      	pop	{r7}
 8002c90:	4770      	bx	lr

08002c92 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c92:	b480      	push	{r7}
 8002c94:	b083      	sub	sp, #12
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr

08002ca4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002cac:	bf00      	nop
 8002cae:	370c      	adds	r7, #12
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bc80      	pop	{r7}
 8002cb4:	4770      	bx	lr
	...

08002cb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b085      	sub	sp, #20
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4a2b      	ldr	r2, [pc, #172]	; (8002d78 <TIM_Base_SetConfig+0xc0>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d007      	beq.n	8002ce0 <TIM_Base_SetConfig+0x28>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cd6:	d003      	beq.n	8002ce0 <TIM_Base_SetConfig+0x28>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4a28      	ldr	r2, [pc, #160]	; (8002d7c <TIM_Base_SetConfig+0xc4>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d108      	bne.n	8002cf2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ce6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	68fa      	ldr	r2, [r7, #12]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a20      	ldr	r2, [pc, #128]	; (8002d78 <TIM_Base_SetConfig+0xc0>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d007      	beq.n	8002d0a <TIM_Base_SetConfig+0x52>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d00:	d003      	beq.n	8002d0a <TIM_Base_SetConfig+0x52>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a1d      	ldr	r2, [pc, #116]	; (8002d7c <TIM_Base_SetConfig+0xc4>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d108      	bne.n	8002d1c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	695b      	ldr	r3, [r3, #20]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	68fa      	ldr	r2, [r7, #12]
 8002d2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	689a      	ldr	r2, [r3, #8]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4a0d      	ldr	r2, [pc, #52]	; (8002d78 <TIM_Base_SetConfig+0xc0>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d103      	bne.n	8002d50 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	691a      	ldr	r2, [r3, #16]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2201      	movs	r2, #1
 8002d54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	691b      	ldr	r3, [r3, #16]
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d005      	beq.n	8002d6e <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	691b      	ldr	r3, [r3, #16]
 8002d66:	f023 0201 	bic.w	r2, r3, #1
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	611a      	str	r2, [r3, #16]
  }
}
 8002d6e:	bf00      	nop
 8002d70:	3714      	adds	r7, #20
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bc80      	pop	{r7}
 8002d76:	4770      	bx	lr
 8002d78:	40012c00 	.word	0x40012c00
 8002d7c:	40000400 	.word	0x40000400

08002d80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b087      	sub	sp, #28
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6a1b      	ldr	r3, [r3, #32]
 8002d90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6a1b      	ldr	r3, [r3, #32]
 8002d96:	f023 0201 	bic.w	r2, r3, #1
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	699b      	ldr	r3, [r3, #24]
 8002da2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002daa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	011b      	lsls	r3, r3, #4
 8002db0:	693a      	ldr	r2, [r7, #16]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	f023 030a 	bic.w	r3, r3, #10
 8002dbc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002dbe:	697a      	ldr	r2, [r7, #20]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	693a      	ldr	r2, [r7, #16]
 8002dca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	621a      	str	r2, [r3, #32]
}
 8002dd2:	bf00      	nop
 8002dd4:	371c      	adds	r7, #28
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bc80      	pop	{r7}
 8002dda:	4770      	bx	lr

08002ddc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b087      	sub	sp, #28
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	60b9      	str	r1, [r7, #8]
 8002de6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6a1b      	ldr	r3, [r3, #32]
 8002dec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	6a1b      	ldr	r3, [r3, #32]
 8002df2:	f023 0210 	bic.w	r2, r3, #16
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	031b      	lsls	r3, r3, #12
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e18:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	011b      	lsls	r3, r3, #4
 8002e1e:	697a      	ldr	r2, [r7, #20]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	693a      	ldr	r2, [r7, #16]
 8002e28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	697a      	ldr	r2, [r7, #20]
 8002e2e:	621a      	str	r2, [r3, #32]
}
 8002e30:	bf00      	nop
 8002e32:	371c      	adds	r7, #28
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bc80      	pop	{r7}
 8002e38:	4770      	bx	lr

08002e3a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e3a:	b480      	push	{r7}
 8002e3c:	b085      	sub	sp, #20
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	6078      	str	r0, [r7, #4]
 8002e42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e50:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e52:	683a      	ldr	r2, [r7, #0]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	f043 0307 	orr.w	r3, r3, #7
 8002e5c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	68fa      	ldr	r2, [r7, #12]
 8002e62:	609a      	str	r2, [r3, #8]
}
 8002e64:	bf00      	nop
 8002e66:	3714      	adds	r7, #20
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bc80      	pop	{r7}
 8002e6c:	4770      	bx	lr

08002e6e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e6e:	b480      	push	{r7}
 8002e70:	b087      	sub	sp, #28
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	60f8      	str	r0, [r7, #12]
 8002e76:	60b9      	str	r1, [r7, #8]
 8002e78:	607a      	str	r2, [r7, #4]
 8002e7a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e88:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	021a      	lsls	r2, r3, #8
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	431a      	orrs	r2, r3
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	697a      	ldr	r2, [r7, #20]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	697a      	ldr	r2, [r7, #20]
 8002ea0:	609a      	str	r2, [r3, #8]
}
 8002ea2:	bf00      	nop
 8002ea4:	371c      	adds	r7, #28
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bc80      	pop	{r7}
 8002eaa:	4770      	bx	lr

08002eac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d101      	bne.n	8002ec4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	e041      	b.n	8002f48 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2202      	movs	r2, #2
 8002ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002eea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68fa      	ldr	r2, [r7, #12]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	68fa      	ldr	r2, [r7, #12]
 8002efc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a14      	ldr	r2, [pc, #80]	; (8002f54 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d009      	beq.n	8002f1c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f10:	d004      	beq.n	8002f1c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a10      	ldr	r2, [pc, #64]	; (8002f58 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d10c      	bne.n	8002f36 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f22:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	68ba      	ldr	r2, [r7, #8]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	68ba      	ldr	r2, [r7, #8]
 8002f34:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2201      	movs	r2, #1
 8002f3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f46:	2300      	movs	r3, #0
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3714      	adds	r7, #20
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bc80      	pop	{r7}
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	40012c00 	.word	0x40012c00
 8002f58:	40000400 	.word	0x40000400

08002f5c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bc80      	pop	{r7}
 8002f6c:	4770      	bx	lr

08002f6e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b083      	sub	sp, #12
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f76:	bf00      	nop
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bc80      	pop	{r7}
 8002f7e:	4770      	bx	lr

08002f80 <__libc_init_array>:
 8002f80:	b570      	push	{r4, r5, r6, lr}
 8002f82:	2600      	movs	r6, #0
 8002f84:	4d0c      	ldr	r5, [pc, #48]	; (8002fb8 <__libc_init_array+0x38>)
 8002f86:	4c0d      	ldr	r4, [pc, #52]	; (8002fbc <__libc_init_array+0x3c>)
 8002f88:	1b64      	subs	r4, r4, r5
 8002f8a:	10a4      	asrs	r4, r4, #2
 8002f8c:	42a6      	cmp	r6, r4
 8002f8e:	d109      	bne.n	8002fa4 <__libc_init_array+0x24>
 8002f90:	f000 f822 	bl	8002fd8 <_init>
 8002f94:	2600      	movs	r6, #0
 8002f96:	4d0a      	ldr	r5, [pc, #40]	; (8002fc0 <__libc_init_array+0x40>)
 8002f98:	4c0a      	ldr	r4, [pc, #40]	; (8002fc4 <__libc_init_array+0x44>)
 8002f9a:	1b64      	subs	r4, r4, r5
 8002f9c:	10a4      	asrs	r4, r4, #2
 8002f9e:	42a6      	cmp	r6, r4
 8002fa0:	d105      	bne.n	8002fae <__libc_init_array+0x2e>
 8002fa2:	bd70      	pop	{r4, r5, r6, pc}
 8002fa4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fa8:	4798      	blx	r3
 8002faa:	3601      	adds	r6, #1
 8002fac:	e7ee      	b.n	8002f8c <__libc_init_array+0xc>
 8002fae:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fb2:	4798      	blx	r3
 8002fb4:	3601      	adds	r6, #1
 8002fb6:	e7f2      	b.n	8002f9e <__libc_init_array+0x1e>
 8002fb8:	08003014 	.word	0x08003014
 8002fbc:	08003014 	.word	0x08003014
 8002fc0:	08003014 	.word	0x08003014
 8002fc4:	08003018 	.word	0x08003018

08002fc8 <memset>:
 8002fc8:	4603      	mov	r3, r0
 8002fca:	4402      	add	r2, r0
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d100      	bne.n	8002fd2 <memset+0xa>
 8002fd0:	4770      	bx	lr
 8002fd2:	f803 1b01 	strb.w	r1, [r3], #1
 8002fd6:	e7f9      	b.n	8002fcc <memset+0x4>

08002fd8 <_init>:
 8002fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fda:	bf00      	nop
 8002fdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fde:	bc08      	pop	{r3}
 8002fe0:	469e      	mov	lr, r3
 8002fe2:	4770      	bx	lr

08002fe4 <_fini>:
 8002fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fe6:	bf00      	nop
 8002fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fea:	bc08      	pop	{r3}
 8002fec:	469e      	mov	lr, r3
 8002fee:	4770      	bx	lr
