Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 11 22:51:46 2019
| Host         : DESKTOP-NBMMOI5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file traffic_light_timing_summary_routed.rpt -pb traffic_light_timing_summary_routed.pb -rpx traffic_light_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: ctr_0/z_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ctr_1/Qt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ctr_1/Qt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ctr_1/Qt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ctr_1/Qt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ctr_1/Qt_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.122        0.000                      0                   28        0.277        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.122        0.000                      0                   28        0.277        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 ctr_0/Qt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 2.282ns (46.786%)  route 2.596ns (53.214%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  ctr_0/Qt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  ctr_0/Qt_reg[7]/Q
                         net (fo=2, routed)           0.691     6.475    ctr_0/Qt_reg[7]
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  ctr_0/z_i_8/O
                         net (fo=1, routed)           1.112     7.711    ctr_0/z_i_8_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  ctr_0/z_i_2/O
                         net (fo=29, routed)          0.792     8.627    ctr_0/load
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124     8.751 r  ctr_0/Qt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.751    ctr_0/Qt[0]_i_5_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.301 r  ctr_0/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.301    ctr_0/Qt_reg[0]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  ctr_0/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    ctr_0/Qt_reg[4]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  ctr_0/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    ctr_0/Qt_reg[8]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  ctr_0/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    ctr_0/Qt_reg[12]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  ctr_0/Qt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    ctr_0/Qt_reg[16]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  ctr_0/Qt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    ctr_0/Qt_reg[20]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.205 r  ctr_0/Qt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.205    ctr_0/Qt_reg[24]_i_1_n_6
    SLICE_X3Y60          FDCE                                         r  ctr_0/Qt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y60          FDCE                                         r  ctr_0/Qt_reg[25]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y60          FDCE (Setup_fdce_C_D)        0.062    15.327    ctr_0/Qt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 ctr_0/Qt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 2.187ns (45.729%)  route 2.596ns (54.271%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  ctr_0/Qt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  ctr_0/Qt_reg[7]/Q
                         net (fo=2, routed)           0.691     6.475    ctr_0/Qt_reg[7]
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  ctr_0/z_i_8/O
                         net (fo=1, routed)           1.112     7.711    ctr_0/z_i_8_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  ctr_0/z_i_2/O
                         net (fo=29, routed)          0.792     8.627    ctr_0/load
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124     8.751 r  ctr_0/Qt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.751    ctr_0/Qt[0]_i_5_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.301 r  ctr_0/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.301    ctr_0/Qt_reg[0]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  ctr_0/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    ctr_0/Qt_reg[4]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  ctr_0/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    ctr_0/Qt_reg[8]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  ctr_0/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    ctr_0/Qt_reg[12]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  ctr_0/Qt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    ctr_0/Qt_reg[16]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  ctr_0/Qt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    ctr_0/Qt_reg[20]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.110 r  ctr_0/Qt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.110    ctr_0/Qt_reg[24]_i_1_n_5
    SLICE_X3Y60          FDCE                                         r  ctr_0/Qt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y60          FDCE                                         r  ctr_0/Qt_reg[26]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y60          FDCE (Setup_fdce_C_D)        0.062    15.327    ctr_0/Qt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 ctr_0/Qt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 2.171ns (45.547%)  route 2.596ns (54.453%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  ctr_0/Qt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  ctr_0/Qt_reg[7]/Q
                         net (fo=2, routed)           0.691     6.475    ctr_0/Qt_reg[7]
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  ctr_0/z_i_8/O
                         net (fo=1, routed)           1.112     7.711    ctr_0/z_i_8_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  ctr_0/z_i_2/O
                         net (fo=29, routed)          0.792     8.627    ctr_0/load
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124     8.751 r  ctr_0/Qt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.751    ctr_0/Qt[0]_i_5_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.301 r  ctr_0/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.301    ctr_0/Qt_reg[0]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  ctr_0/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    ctr_0/Qt_reg[4]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  ctr_0/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    ctr_0/Qt_reg[8]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  ctr_0/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    ctr_0/Qt_reg[12]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  ctr_0/Qt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    ctr_0/Qt_reg[16]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  ctr_0/Qt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.871    ctr_0/Qt_reg[20]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.094 r  ctr_0/Qt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.094    ctr_0/Qt_reg[24]_i_1_n_7
    SLICE_X3Y60          FDCE                                         r  ctr_0/Qt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y60          FDCE                                         r  ctr_0/Qt_reg[24]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y60          FDCE (Setup_fdce_C_D)        0.062    15.327    ctr_0/Qt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 ctr_0/Qt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 2.168ns (45.513%)  route 2.596ns (54.487%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  ctr_0/Qt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  ctr_0/Qt_reg[7]/Q
                         net (fo=2, routed)           0.691     6.475    ctr_0/Qt_reg[7]
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  ctr_0/z_i_8/O
                         net (fo=1, routed)           1.112     7.711    ctr_0/z_i_8_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  ctr_0/z_i_2/O
                         net (fo=29, routed)          0.792     8.627    ctr_0/load
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124     8.751 r  ctr_0/Qt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.751    ctr_0/Qt[0]_i_5_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.301 r  ctr_0/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.301    ctr_0/Qt_reg[0]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  ctr_0/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    ctr_0/Qt_reg[4]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  ctr_0/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    ctr_0/Qt_reg[8]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  ctr_0/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    ctr_0/Qt_reg[12]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  ctr_0/Qt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    ctr_0/Qt_reg[16]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.091 r  ctr_0/Qt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.091    ctr_0/Qt_reg[20]_i_1_n_6
    SLICE_X3Y59          FDCE                                         r  ctr_0/Qt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  ctr_0/Qt_reg[21]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y59          FDCE (Setup_fdce_C_D)        0.062    15.327    ctr_0/Qt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 ctr_0/Qt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 2.147ns (45.271%)  route 2.596ns (54.729%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  ctr_0/Qt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  ctr_0/Qt_reg[7]/Q
                         net (fo=2, routed)           0.691     6.475    ctr_0/Qt_reg[7]
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  ctr_0/z_i_8/O
                         net (fo=1, routed)           1.112     7.711    ctr_0/z_i_8_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  ctr_0/z_i_2/O
                         net (fo=29, routed)          0.792     8.627    ctr_0/load
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124     8.751 r  ctr_0/Qt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.751    ctr_0/Qt[0]_i_5_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.301 r  ctr_0/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.301    ctr_0/Qt_reg[0]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  ctr_0/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    ctr_0/Qt_reg[4]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  ctr_0/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    ctr_0/Qt_reg[8]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  ctr_0/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    ctr_0/Qt_reg[12]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  ctr_0/Qt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    ctr_0/Qt_reg[16]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.070 r  ctr_0/Qt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.070    ctr_0/Qt_reg[20]_i_1_n_4
    SLICE_X3Y59          FDCE                                         r  ctr_0/Qt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  ctr_0/Qt_reg[23]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y59          FDCE (Setup_fdce_C_D)        0.062    15.327    ctr_0/Qt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.331ns  (required time - arrival time)
  Source:                 ctr_0/Qt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 2.073ns (44.404%)  route 2.596ns (55.596%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  ctr_0/Qt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  ctr_0/Qt_reg[7]/Q
                         net (fo=2, routed)           0.691     6.475    ctr_0/Qt_reg[7]
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  ctr_0/z_i_8/O
                         net (fo=1, routed)           1.112     7.711    ctr_0/z_i_8_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  ctr_0/z_i_2/O
                         net (fo=29, routed)          0.792     8.627    ctr_0/load
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124     8.751 r  ctr_0/Qt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.751    ctr_0/Qt[0]_i_5_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.301 r  ctr_0/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.301    ctr_0/Qt_reg[0]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  ctr_0/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    ctr_0/Qt_reg[4]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  ctr_0/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    ctr_0/Qt_reg[8]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  ctr_0/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    ctr_0/Qt_reg[12]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  ctr_0/Qt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    ctr_0/Qt_reg[16]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.996 r  ctr_0/Qt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.996    ctr_0/Qt_reg[20]_i_1_n_5
    SLICE_X3Y59          FDCE                                         r  ctr_0/Qt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  ctr_0/Qt_reg[22]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y59          FDCE (Setup_fdce_C_D)        0.062    15.327    ctr_0/Qt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  5.331    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 ctr_0/Qt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 2.057ns (44.213%)  route 2.596ns (55.787%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  ctr_0/Qt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  ctr_0/Qt_reg[7]/Q
                         net (fo=2, routed)           0.691     6.475    ctr_0/Qt_reg[7]
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  ctr_0/z_i_8/O
                         net (fo=1, routed)           1.112     7.711    ctr_0/z_i_8_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  ctr_0/z_i_2/O
                         net (fo=29, routed)          0.792     8.627    ctr_0/load
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124     8.751 r  ctr_0/Qt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.751    ctr_0/Qt[0]_i_5_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.301 r  ctr_0/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.301    ctr_0/Qt_reg[0]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  ctr_0/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    ctr_0/Qt_reg[4]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  ctr_0/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    ctr_0/Qt_reg[8]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  ctr_0/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    ctr_0/Qt_reg[12]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  ctr_0/Qt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.757    ctr_0/Qt_reg[16]_i_1_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.980 r  ctr_0/Qt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.980    ctr_0/Qt_reg[20]_i_1_n_7
    SLICE_X3Y59          FDCE                                         r  ctr_0/Qt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  ctr_0/Qt_reg[20]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y59          FDCE (Setup_fdce_C_D)        0.062    15.327    ctr_0/Qt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 ctr_0/Qt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 2.054ns (44.177%)  route 2.596ns (55.823%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  ctr_0/Qt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  ctr_0/Qt_reg[7]/Q
                         net (fo=2, routed)           0.691     6.475    ctr_0/Qt_reg[7]
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  ctr_0/z_i_8/O
                         net (fo=1, routed)           1.112     7.711    ctr_0/z_i_8_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  ctr_0/z_i_2/O
                         net (fo=29, routed)          0.792     8.627    ctr_0/load
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124     8.751 r  ctr_0/Qt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.751    ctr_0/Qt[0]_i_5_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.301 r  ctr_0/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.301    ctr_0/Qt_reg[0]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  ctr_0/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    ctr_0/Qt_reg[4]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  ctr_0/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    ctr_0/Qt_reg[8]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  ctr_0/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    ctr_0/Qt_reg[12]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.977 r  ctr_0/Qt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.977    ctr_0/Qt_reg[16]_i_1_n_6
    SLICE_X3Y58          FDCE                                         r  ctr_0/Qt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  ctr_0/Qt_reg[17]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y58          FDCE (Setup_fdce_C_D)        0.062    15.328    ctr_0/Qt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 ctr_0/Qt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 2.033ns (43.923%)  route 2.596ns (56.077%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  ctr_0/Qt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  ctr_0/Qt_reg[7]/Q
                         net (fo=2, routed)           0.691     6.475    ctr_0/Qt_reg[7]
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  ctr_0/z_i_8/O
                         net (fo=1, routed)           1.112     7.711    ctr_0/z_i_8_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  ctr_0/z_i_2/O
                         net (fo=29, routed)          0.792     8.627    ctr_0/load
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124     8.751 r  ctr_0/Qt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.751    ctr_0/Qt[0]_i_5_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.301 r  ctr_0/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.301    ctr_0/Qt_reg[0]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  ctr_0/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    ctr_0/Qt_reg[4]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  ctr_0/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    ctr_0/Qt_reg[8]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  ctr_0/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    ctr_0/Qt_reg[12]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.956 r  ctr_0/Qt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.956    ctr_0/Qt_reg[16]_i_1_n_4
    SLICE_X3Y58          FDCE                                         r  ctr_0/Qt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  ctr_0/Qt_reg[19]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y58          FDCE (Setup_fdce_C_D)        0.062    15.328    ctr_0/Qt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 ctr_0/Qt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.959ns (43.012%)  route 2.596ns (56.988%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  ctr_0/Qt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.784 f  ctr_0/Qt_reg[7]/Q
                         net (fo=2, routed)           0.691     6.475    ctr_0/Qt_reg[7]
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.124     6.599 f  ctr_0/z_i_8/O
                         net (fo=1, routed)           1.112     7.711    ctr_0/z_i_8_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  ctr_0/z_i_2/O
                         net (fo=29, routed)          0.792     8.627    ctr_0/load
    SLICE_X3Y54          LUT2 (Prop_lut2_I1_O)        0.124     8.751 r  ctr_0/Qt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.751    ctr_0/Qt[0]_i_5_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.301 r  ctr_0/Qt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.301    ctr_0/Qt_reg[0]_i_1_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  ctr_0/Qt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    ctr_0/Qt_reg[4]_i_1_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  ctr_0/Qt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    ctr_0/Qt_reg[8]_i_1_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  ctr_0/Qt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.643    ctr_0/Qt_reg[12]_i_1_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.882 r  ctr_0/Qt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.882    ctr_0/Qt_reg[16]_i_1_n_5
    SLICE_X3Y58          FDCE                                         r  ctr_0/Qt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  ctr_0/Qt_reg[18]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y58          FDCE (Setup_fdce_C_D)        0.062    15.328    ctr_0/Qt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  5.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ctr_0/z_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/z_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    ctr_0/clock_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  ctr_0/z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ctr_0/z_reg/Q
                         net (fo=7, routed)           0.188     1.874    ctr_0/clock_debug_OBUF
    SLICE_X2Y59          LUT3 (Prop_lut3_I2_O)        0.045     1.919 r  ctr_0/z_i_1/O
                         net (fo=1, routed)           0.000     1.919    ctr_0/z_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  ctr_0/z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    ctr_0/clock_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  ctr_0/z_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.120     1.642    ctr_0/z_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ctr_0/Qt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  ctr_0/Qt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  ctr_0/Qt_reg[19]/Q
                         net (fo=2, routed)           0.169     1.833    ctr_0/Qt_reg[19]
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  ctr_0/Qt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.878    ctr_0/Qt[16]_i_2_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.941 r  ctr_0/Qt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    ctr_0/Qt_reg[16]_i_1_n_4
    SLICE_X3Y58          FDCE                                         r  ctr_0/Qt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  ctr_0/Qt_reg[19]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y58          FDCE (Hold_fdce_C_D)         0.105     1.627    ctr_0/Qt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ctr_0/Qt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  ctr_0/Qt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  ctr_0/Qt_reg[23]/Q
                         net (fo=2, routed)           0.169     1.833    ctr_0/Qt_reg[23]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  ctr_0/Qt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.878    ctr_0/Qt[20]_i_2_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.941 r  ctr_0/Qt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    ctr_0/Qt_reg[20]_i_1_n_4
    SLICE_X3Y59          FDCE                                         r  ctr_0/Qt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  ctr_0/Qt_reg[23]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y59          FDCE (Hold_fdce_C_D)         0.105     1.627    ctr_0/Qt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ctr_0/Qt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  ctr_0/Qt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  ctr_0/Qt_reg[3]/Q
                         net (fo=2, routed)           0.169     1.834    ctr_0/Qt_reg[3]
    SLICE_X3Y54          LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  ctr_0/Qt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.879    ctr_0/Qt[0]_i_3_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.942 r  ctr_0/Qt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    ctr_0/Qt_reg[0]_i_1_n_4
    SLICE_X3Y54          FDCE                                         r  ctr_0/Qt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.877     2.042    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  ctr_0/Qt_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.105     1.628    ctr_0/Qt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ctr_0/Qt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  ctr_0/Qt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  ctr_0/Qt_reg[7]/Q
                         net (fo=2, routed)           0.169     1.834    ctr_0/Qt_reg[7]
    SLICE_X3Y55          LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  ctr_0/Qt[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.879    ctr_0/Qt[4]_i_2__0_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.942 r  ctr_0/Qt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    ctr_0/Qt_reg[4]_i_1_n_4
    SLICE_X3Y55          FDCE                                         r  ctr_0/Qt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.877     2.042    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  ctr_0/Qt_reg[7]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y55          FDCE (Hold_fdce_C_D)         0.105     1.628    ctr_0/Qt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ctr_0/Qt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  ctr_0/Qt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  ctr_0/Qt_reg[15]/Q
                         net (fo=2, routed)           0.170     1.834    ctr_0/Qt_reg[15]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  ctr_0/Qt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.879    ctr_0/Qt[12]_i_2_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.942 r  ctr_0/Qt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    ctr_0/Qt_reg[12]_i_1_n_4
    SLICE_X3Y57          FDCE                                         r  ctr_0/Qt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  ctr_0/Qt_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y57          FDCE (Hold_fdce_C_D)         0.105     1.627    ctr_0/Qt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ctr_0/Qt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  ctr_0/Qt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  ctr_0/Qt_reg[11]/Q
                         net (fo=2, routed)           0.170     1.835    ctr_0/Qt_reg[11]
    SLICE_X3Y56          LUT2 (Prop_lut2_I0_O)        0.045     1.880 r  ctr_0/Qt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.880    ctr_0/Qt[8]_i_2_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.943 r  ctr_0/Qt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    ctr_0/Qt_reg[8]_i_1_n_4
    SLICE_X3Y56          FDCE                                         r  ctr_0/Qt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.877     2.042    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  ctr_0/Qt_reg[11]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y56          FDCE (Hold_fdce_C_D)         0.105     1.628    ctr_0/Qt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 ctr_0/Qt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  ctr_0/Qt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  ctr_0/Qt_reg[16]/Q
                         net (fo=2, routed)           0.167     1.831    ctr_0/Qt_reg[16]
    SLICE_X3Y58          LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  ctr_0/Qt[16]_i_5/O
                         net (fo=1, routed)           0.000     1.876    ctr_0/Qt[16]_i_5_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.946 r  ctr_0/Qt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    ctr_0/Qt_reg[16]_i_1_n_7
    SLICE_X3Y58          FDCE                                         r  ctr_0/Qt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  ctr_0/Qt_reg[16]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y58          FDCE (Hold_fdce_C_D)         0.105     1.627    ctr_0/Qt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 ctr_0/Qt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  ctr_0/Qt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  ctr_0/Qt_reg[0]/Q
                         net (fo=3, routed)           0.167     1.832    ctr_0/Qt_reg[0]
    SLICE_X3Y54          LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  ctr_0/Qt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.877    ctr_0/Qt[0]_i_6_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.947 r  ctr_0/Qt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    ctr_0/Qt_reg[0]_i_1_n_7
    SLICE_X3Y54          FDCE                                         r  ctr_0/Qt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.877     2.042    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  ctr_0/Qt_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.105     1.628    ctr_0/Qt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 ctr_0/Qt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_0/Qt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  ctr_0/Qt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  ctr_0/Qt_reg[4]/Q
                         net (fo=2, routed)           0.167     1.832    ctr_0/Qt_reg[4]
    SLICE_X3Y55          LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  ctr_0/Qt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.877    ctr_0/Qt[4]_i_5_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.947 r  ctr_0/Qt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    ctr_0/Qt_reg[4]_i_1_n_7
    SLICE_X3Y55          FDCE                                         r  ctr_0/Qt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.877     2.042    ctr_0/clock_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  ctr_0/Qt_reg[4]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y55          FDCE (Hold_fdce_C_D)         0.105     1.628    ctr_0/Qt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y54     ctr_0/Qt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56     ctr_0/Qt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56     ctr_0/Qt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y57     ctr_0/Qt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y57     ctr_0/Qt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y57     ctr_0/Qt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y57     ctr_0/Qt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y58     ctr_0/Qt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y58     ctr_0/Qt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y54     ctr_0/Qt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56     ctr_0/Qt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56     ctr_0/Qt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y54     ctr_0/Qt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     ctr_0/Qt_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     ctr_0/Qt_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     ctr_0/Qt_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     ctr_0/Qt_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y60     ctr_0/Qt_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y60     ctr_0/Qt_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y54     ctr_0/Qt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56     ctr_0/Qt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56     ctr_0/Qt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57     ctr_0/Qt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57     ctr_0/Qt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57     ctr_0/Qt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y57     ctr_0/Qt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58     ctr_0/Qt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58     ctr_0/Qt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58     ctr_0/Qt_reg[18]/C



