
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7+428 (git sha1 9804ebe, gcc 4.9.4-2ubuntu1~14.04.1 -fPIC -Os)


-- Parsing `top.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Warning: Identifier `\left_ship' is implicitly declared at top.v:76.
Warning: Identifier `\right_ship' is implicitly declared at top.v:84.
Successfully finished Verilog frontend.

-- Parsing `vgaSI.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend.
Parsing Verilog input from `vgaSI.v' to AST representation.
Generating RTLIL representation for module `\vgaSI'.
Successfully finished Verilog frontend.

-- Parsing `formatVGA.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend.
Parsing Verilog input from `formatVGA.v' to AST representation.
Generating RTLIL representation for module `\formatVGA'.
Successfully finished Verilog frontend.

-- Parsing `ship.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend.
Parsing Verilog input from `ship.v' to AST representation.
Generating RTLIL representation for module `\ship'.
Successfully finished Verilog frontend.

-- Parsing `edgeDetectorDebounce.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend.
Parsing Verilog input from `edgeDetectorDebounce.v' to AST representation.
Generating RTLIL representation for module `\edgeDetectorDebounce'.
Warning: Identifier `\timeout' is implicitly declared at edgeDetectorDebounce.v:42.
Note: Assuming pure combinatorial block at edgeDetectorDebounce.v:66 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

-- Parsing `timer.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend.
Parsing Verilog input from `timer.v' to AST representation.
Generating RTLIL representation for module `\Timer'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -blif top.blif' --

7. Executing SYNTH_ICE40 pass.

7.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Successfully finished Verilog frontend.

7.2. Executing HIERARCHY pass (managing design hierarchy).

7.2.1. Finding top of design hierarchy..
root of   0 design levels: Timer               
root of   1 design levels: edgeDetectorDebounce
root of   0 design levels: ship                
root of   0 design levels: formatVGA           
root of   1 design levels: vgaSI               
root of   2 design levels: top                 
Automatically selected top as design top module.

7.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \ship
Used module:     \edgeDetectorDebounce
Used module:         \Timer
Used module:     \formatVGA
Used module:     \vgaSI

7.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \ship
Used module:     \edgeDetectorDebounce
Used module:         \Timer
Used module:     \formatVGA
Used module:     \vgaSI
Removed 0 unused modules.

7.3. Executing PROC pass (convert processes to netlists).

7.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$edgeDetectorDebounce.v:66$467 in module edgeDetectorDebounce.
Removed a total of 1 dead cases.

7.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\Timer.$proc$timer.v:33$478'.
  Set init value: \q = 1'0
  Set init value: \count = 21'000000000000000000000
Found init rule in `\edgeDetectorDebounce.$proc$edgeDetectorDebounce.v:45$473'.
  Set init value: \nextState = 2'00
  Set init value: \currentState = 2'00
Found init rule in `\ship.$proc$ship.v:30$463'.
  Set init value: \posH = 5'00101
Found init rule in `\formatVGA.$proc$formatVGA.v:37$259'.
  Set init value: \rgb = 3'000
Found init rule in `\vgaSI.$proc$vgaSI.v:73$26'.
  Set init value: \Y = 10'0000000000
  Set init value: \X = 10'0000000000
  Set init value: \red_vga = 1'0
  Set init value: \green_vga = 1'0
  Set init value: \blue_vga = 1'0
  Set init value: \hc = 10'0000000000
  Set init value: \vc = 10'0000000000

7.3.4. Executing PROC_ARST pass (detect async resets in processes).

7.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\Timer.$proc$timer.v:33$478'.
     1/2: $1\count[20:0]
     2/2: $1\q[0:0]
Creating decoders for process `\Timer.$proc$timer.v:38$474'.
     1/2: $0\count[20:0]
     2/2: $0\q[0:0]
Creating decoders for process `\edgeDetectorDebounce.$proc$edgeDetectorDebounce.v:45$473'.
     1/2: $1\nextState[1:0]
     2/2: $1\currentState[1:0]
Creating decoders for process `\edgeDetectorDebounce.$proc$edgeDetectorDebounce.v:66$467'.
     1/3: $0\nextState[1:0]
     2/3: $0\counterEnabled[0:0]
     3/3: $0\detected[0:0]
Creating decoders for process `\edgeDetectorDebounce.$proc$edgeDetectorDebounce.v:50$464'.
     1/1: $0\currentState[1:0]
Creating decoders for process `\ship.$proc$ship.v:30$463'.
     1/1: $1\posH[4:0]
Creating decoders for process `\ship.$proc$ship.v:34$452'.
     1/1: $0\posH[4:0]
Creating decoders for process `\formatVGA.$proc$formatVGA.v:37$259'.
     1/193: $0$memwr$\bullet$formatVGA.v:138$125_DATA[31:0]$451
     2/193: $0$memwr$\bullet$formatVGA.v:138$125_ADDR[31:0]$450
     3/193: $0$memwr$\bullet$formatVGA.v:137$124_DATA[31:0]$449
     4/193: $0$memwr$\bullet$formatVGA.v:137$124_ADDR[31:0]$448
     5/193: $0$memwr$\bullet$formatVGA.v:136$123_DATA[31:0]$447
     6/193: $0$memwr$\bullet$formatVGA.v:136$123_ADDR[31:0]$446
     7/193: $0$memwr$\bullet$formatVGA.v:135$122_DATA[31:0]$445
     8/193: $0$memwr$\bullet$formatVGA.v:135$122_ADDR[31:0]$444
     9/193: $0$memwr$\bullet$formatVGA.v:134$121_DATA[31:0]$443
    10/193: $0$memwr$\bullet$formatVGA.v:134$121_ADDR[31:0]$442
    11/193: $0$memwr$\bullet$formatVGA.v:133$120_DATA[31:0]$441
    12/193: $0$memwr$\bullet$formatVGA.v:133$120_ADDR[31:0]$440
    13/193: $0$memwr$\bullet$formatVGA.v:132$119_DATA[31:0]$439
    14/193: $0$memwr$\bullet$formatVGA.v:132$119_ADDR[31:0]$438
    15/193: $0$memwr$\bullet$formatVGA.v:131$118_DATA[31:0]$437
    16/193: $0$memwr$\bullet$formatVGA.v:131$118_ADDR[31:0]$436
    17/193: $0$memwr$\bullet$formatVGA.v:130$117_DATA[31:0]$435
    18/193: $0$memwr$\bullet$formatVGA.v:130$117_ADDR[31:0]$434
    19/193: $0$memwr$\bullet$formatVGA.v:129$116_DATA[31:0]$433
    20/193: $0$memwr$\bullet$formatVGA.v:129$116_ADDR[31:0]$432
    21/193: $0$memwr$\bullet$formatVGA.v:128$115_DATA[31:0]$431
    22/193: $0$memwr$\bullet$formatVGA.v:128$115_ADDR[31:0]$430
    23/193: $0$memwr$\bullet$formatVGA.v:127$114_DATA[31:0]$429
    24/193: $0$memwr$\bullet$formatVGA.v:127$114_ADDR[31:0]$428
    25/193: $0$memwr$\bullet$formatVGA.v:126$113_DATA[31:0]$427
    26/193: $0$memwr$\bullet$formatVGA.v:126$113_ADDR[31:0]$426
    27/193: $0$memwr$\bullet$formatVGA.v:125$112_DATA[31:0]$425
    28/193: $0$memwr$\bullet$formatVGA.v:125$112_ADDR[31:0]$424
    29/193: $0$memwr$\bullet$formatVGA.v:124$111_DATA[31:0]$423
    30/193: $0$memwr$\bullet$formatVGA.v:124$111_ADDR[31:0]$422
    31/193: $0$memwr$\bullet$formatVGA.v:123$110_DATA[31:0]$421
    32/193: $0$memwr$\bullet$formatVGA.v:123$110_ADDR[31:0]$420
    33/193: $0$memwr$\bullet$formatVGA.v:122$109_DATA[31:0]$419
    34/193: $0$memwr$\bullet$formatVGA.v:122$109_ADDR[31:0]$418
    35/193: $0$memwr$\bullet$formatVGA.v:121$108_DATA[31:0]$417
    36/193: $0$memwr$\bullet$formatVGA.v:121$108_ADDR[31:0]$416
    37/193: $0$memwr$\bullet$formatVGA.v:120$107_DATA[31:0]$415
    38/193: $0$memwr$\bullet$formatVGA.v:120$107_ADDR[31:0]$414
    39/193: $0$memwr$\bullet$formatVGA.v:119$106_DATA[31:0]$413
    40/193: $0$memwr$\bullet$formatVGA.v:119$106_ADDR[31:0]$412
    41/193: $0$memwr$\bullet$formatVGA.v:118$105_DATA[31:0]$411
    42/193: $0$memwr$\bullet$formatVGA.v:118$105_ADDR[31:0]$410
    43/193: $0$memwr$\bullet$formatVGA.v:117$104_DATA[31:0]$409
    44/193: $0$memwr$\bullet$formatVGA.v:117$104_ADDR[31:0]$408
    45/193: $0$memwr$\bullet$formatVGA.v:116$103_DATA[31:0]$407
    46/193: $0$memwr$\bullet$formatVGA.v:116$103_ADDR[31:0]$406
    47/193: $0$memwr$\bullet$formatVGA.v:115$102_DATA[31:0]$405
    48/193: $0$memwr$\bullet$formatVGA.v:115$102_ADDR[31:0]$404
    49/193: $0$memwr$\bullet$formatVGA.v:114$101_DATA[31:0]$403
    50/193: $0$memwr$\bullet$formatVGA.v:114$101_ADDR[31:0]$402
    51/193: $0$memwr$\bullet$formatVGA.v:113$100_DATA[31:0]$401
    52/193: $0$memwr$\bullet$formatVGA.v:113$100_ADDR[31:0]$400
    53/193: $0$memwr$\bullet$formatVGA.v:112$99_DATA[31:0]$399
    54/193: $0$memwr$\bullet$formatVGA.v:112$99_ADDR[31:0]$398
    55/193: $0$memwr$\bullet$formatVGA.v:111$98_DATA[31:0]$397
    56/193: $0$memwr$\bullet$formatVGA.v:111$98_ADDR[31:0]$396
    57/193: $0$memwr$\bullet$formatVGA.v:110$97_DATA[31:0]$395
    58/193: $0$memwr$\bullet$formatVGA.v:110$97_ADDR[31:0]$394
    59/193: $0$memwr$\bullet$formatVGA.v:109$96_DATA[31:0]$393
    60/193: $0$memwr$\bullet$formatVGA.v:109$96_ADDR[31:0]$392
    61/193: $0$memwr$\bullet$formatVGA.v:108$95_DATA[31:0]$391
    62/193: $0$memwr$\bullet$formatVGA.v:108$95_ADDR[31:0]$390
    63/193: $0$memwr$\bullet$formatVGA.v:107$94_DATA[31:0]$389
    64/193: $0$memwr$\bullet$formatVGA.v:107$94_ADDR[31:0]$388
    65/193: $0$memwr$\ship$formatVGA.v:104$93_DATA[31:0]$387
    66/193: $0$memwr$\ship$formatVGA.v:104$93_ADDR[31:0]$386
    67/193: $0$memwr$\ship$formatVGA.v:103$92_DATA[31:0]$385
    68/193: $0$memwr$\ship$formatVGA.v:103$92_ADDR[31:0]$384
    69/193: $0$memwr$\ship$formatVGA.v:102$91_DATA[31:0]$383
    70/193: $0$memwr$\ship$formatVGA.v:102$91_ADDR[31:0]$382
    71/193: $0$memwr$\ship$formatVGA.v:101$90_DATA[31:0]$381
    72/193: $0$memwr$\ship$formatVGA.v:101$90_ADDR[31:0]$380
    73/193: $0$memwr$\ship$formatVGA.v:100$89_DATA[31:0]$379
    74/193: $0$memwr$\ship$formatVGA.v:100$89_ADDR[31:0]$378
    75/193: $0$memwr$\ship$formatVGA.v:99$88_DATA[31:0]$377
    76/193: $0$memwr$\ship$formatVGA.v:99$88_ADDR[31:0]$376
    77/193: $0$memwr$\ship$formatVGA.v:98$87_DATA[31:0]$375
    78/193: $0$memwr$\ship$formatVGA.v:98$87_ADDR[31:0]$374
    79/193: $0$memwr$\ship$formatVGA.v:97$86_DATA[31:0]$373
    80/193: $0$memwr$\ship$formatVGA.v:97$86_ADDR[31:0]$372
    81/193: $0$memwr$\ship$formatVGA.v:96$85_DATA[31:0]$371
    82/193: $0$memwr$\ship$formatVGA.v:96$85_ADDR[31:0]$370
    83/193: $0$memwr$\ship$formatVGA.v:95$84_DATA[31:0]$369
    84/193: $0$memwr$\ship$formatVGA.v:95$84_ADDR[31:0]$368
    85/193: $0$memwr$\ship$formatVGA.v:94$83_DATA[31:0]$367
    86/193: $0$memwr$\ship$formatVGA.v:94$83_ADDR[31:0]$366
    87/193: $0$memwr$\ship$formatVGA.v:93$82_DATA[31:0]$365
    88/193: $0$memwr$\ship$formatVGA.v:93$82_ADDR[31:0]$364
    89/193: $0$memwr$\ship$formatVGA.v:92$81_DATA[31:0]$363
    90/193: $0$memwr$\ship$formatVGA.v:92$81_ADDR[31:0]$362
    91/193: $0$memwr$\ship$formatVGA.v:91$80_DATA[31:0]$361
    92/193: $0$memwr$\ship$formatVGA.v:91$80_ADDR[31:0]$360
    93/193: $0$memwr$\ship$formatVGA.v:90$79_DATA[31:0]$359
    94/193: $0$memwr$\ship$formatVGA.v:90$79_ADDR[31:0]$358
    95/193: $0$memwr$\ship$formatVGA.v:89$78_DATA[31:0]$357
    96/193: $0$memwr$\ship$formatVGA.v:89$78_ADDR[31:0]$356
    97/193: $0$memwr$\ship$formatVGA.v:88$77_DATA[31:0]$355
    98/193: $0$memwr$\ship$formatVGA.v:88$77_ADDR[31:0]$354
    99/193: $0$memwr$\ship$formatVGA.v:87$76_DATA[31:0]$353
   100/193: $0$memwr$\ship$formatVGA.v:87$76_ADDR[31:0]$352
   101/193: $0$memwr$\ship$formatVGA.v:86$75_DATA[31:0]$351
   102/193: $0$memwr$\ship$formatVGA.v:86$75_ADDR[31:0]$350
   103/193: $0$memwr$\ship$formatVGA.v:85$74_DATA[31:0]$349
   104/193: $0$memwr$\ship$formatVGA.v:85$74_ADDR[31:0]$348
   105/193: $0$memwr$\ship$formatVGA.v:84$73_DATA[31:0]$347
   106/193: $0$memwr$\ship$formatVGA.v:84$73_ADDR[31:0]$346
   107/193: $0$memwr$\ship$formatVGA.v:83$72_DATA[31:0]$345
   108/193: $0$memwr$\ship$formatVGA.v:83$72_ADDR[31:0]$344
   109/193: $0$memwr$\ship$formatVGA.v:82$71_DATA[31:0]$343
   110/193: $0$memwr$\ship$formatVGA.v:82$71_ADDR[31:0]$342
   111/193: $0$memwr$\ship$formatVGA.v:81$70_DATA[31:0]$341
   112/193: $0$memwr$\ship$formatVGA.v:81$70_ADDR[31:0]$340
   113/193: $0$memwr$\ship$formatVGA.v:80$69_DATA[31:0]$339
   114/193: $0$memwr$\ship$formatVGA.v:80$69_ADDR[31:0]$338
   115/193: $0$memwr$\ship$formatVGA.v:79$68_DATA[31:0]$337
   116/193: $0$memwr$\ship$formatVGA.v:79$68_ADDR[31:0]$336
   117/193: $0$memwr$\ship$formatVGA.v:78$67_DATA[31:0]$335
   118/193: $0$memwr$\ship$formatVGA.v:78$67_ADDR[31:0]$334
   119/193: $0$memwr$\ship$formatVGA.v:77$66_DATA[31:0]$333
   120/193: $0$memwr$\ship$formatVGA.v:77$66_ADDR[31:0]$332
   121/193: $0$memwr$\ship$formatVGA.v:76$65_DATA[31:0]$331
   122/193: $0$memwr$\ship$formatVGA.v:76$65_ADDR[31:0]$330
   123/193: $0$memwr$\ship$formatVGA.v:75$64_DATA[31:0]$329
   124/193: $0$memwr$\ship$formatVGA.v:75$64_ADDR[31:0]$328
   125/193: $0$memwr$\ship$formatVGA.v:74$63_DATA[31:0]$327
   126/193: $0$memwr$\ship$formatVGA.v:74$63_ADDR[31:0]$326
   127/193: $0$memwr$\ship$formatVGA.v:73$62_DATA[31:0]$325
   128/193: $0$memwr$\ship$formatVGA.v:73$62_ADDR[31:0]$324
   129/193: $0$memwr$\invader$formatVGA.v:71$61_DATA[31:0]$323
   130/193: $0$memwr$\invader$formatVGA.v:71$61_ADDR[31:0]$322
   131/193: $0$memwr$\invader$formatVGA.v:70$60_DATA[31:0]$321
   132/193: $0$memwr$\invader$formatVGA.v:70$60_ADDR[31:0]$320
   133/193: $0$memwr$\invader$formatVGA.v:69$59_DATA[31:0]$319
   134/193: $0$memwr$\invader$formatVGA.v:69$59_ADDR[31:0]$318
   135/193: $0$memwr$\invader$formatVGA.v:68$58_DATA[31:0]$317
   136/193: $0$memwr$\invader$formatVGA.v:68$58_ADDR[31:0]$316
   137/193: $0$memwr$\invader$formatVGA.v:67$57_DATA[31:0]$315
   138/193: $0$memwr$\invader$formatVGA.v:67$57_ADDR[31:0]$314
   139/193: $0$memwr$\invader$formatVGA.v:66$56_DATA[31:0]$313
   140/193: $0$memwr$\invader$formatVGA.v:66$56_ADDR[31:0]$312
   141/193: $0$memwr$\invader$formatVGA.v:65$55_DATA[31:0]$311
   142/193: $0$memwr$\invader$formatVGA.v:65$55_ADDR[31:0]$310
   143/193: $0$memwr$\invader$formatVGA.v:64$54_DATA[31:0]$309
   144/193: $0$memwr$\invader$formatVGA.v:64$54_ADDR[31:0]$308
   145/193: $0$memwr$\invader$formatVGA.v:63$53_DATA[31:0]$307
   146/193: $0$memwr$\invader$formatVGA.v:63$53_ADDR[31:0]$306
   147/193: $0$memwr$\invader$formatVGA.v:62$52_DATA[31:0]$305
   148/193: $0$memwr$\invader$formatVGA.v:62$52_ADDR[31:0]$304
   149/193: $0$memwr$\invader$formatVGA.v:61$51_DATA[31:0]$303
   150/193: $0$memwr$\invader$formatVGA.v:61$51_ADDR[31:0]$302
   151/193: $0$memwr$\invader$formatVGA.v:60$50_DATA[31:0]$301
   152/193: $0$memwr$\invader$formatVGA.v:60$50_ADDR[31:0]$300
   153/193: $0$memwr$\invader$formatVGA.v:59$49_DATA[31:0]$299
   154/193: $0$memwr$\invader$formatVGA.v:59$49_ADDR[31:0]$298
   155/193: $0$memwr$\invader$formatVGA.v:58$48_DATA[31:0]$297
   156/193: $0$memwr$\invader$formatVGA.v:58$48_ADDR[31:0]$296
   157/193: $0$memwr$\invader$formatVGA.v:57$47_DATA[31:0]$295
   158/193: $0$memwr$\invader$formatVGA.v:57$47_ADDR[31:0]$294
   159/193: $0$memwr$\invader$formatVGA.v:56$46_DATA[31:0]$293
   160/193: $0$memwr$\invader$formatVGA.v:56$46_ADDR[31:0]$292
   161/193: $0$memwr$\invader$formatVGA.v:55$45_DATA[31:0]$291
   162/193: $0$memwr$\invader$formatVGA.v:55$45_ADDR[31:0]$290
   163/193: $0$memwr$\invader$formatVGA.v:54$44_DATA[31:0]$289
   164/193: $0$memwr$\invader$formatVGA.v:54$44_ADDR[31:0]$288
   165/193: $0$memwr$\invader$formatVGA.v:53$43_DATA[31:0]$287
   166/193: $0$memwr$\invader$formatVGA.v:53$43_ADDR[31:0]$286
   167/193: $0$memwr$\invader$formatVGA.v:52$42_DATA[31:0]$285
   168/193: $0$memwr$\invader$formatVGA.v:52$42_ADDR[31:0]$284
   169/193: $0$memwr$\invader$formatVGA.v:51$41_DATA[31:0]$283
   170/193: $0$memwr$\invader$formatVGA.v:51$41_ADDR[31:0]$282
   171/193: $0$memwr$\invader$formatVGA.v:50$40_DATA[31:0]$281
   172/193: $0$memwr$\invader$formatVGA.v:50$40_ADDR[31:0]$280
   173/193: $0$memwr$\invader$formatVGA.v:49$39_DATA[31:0]$279
   174/193: $0$memwr$\invader$formatVGA.v:49$39_ADDR[31:0]$278
   175/193: $0$memwr$\invader$formatVGA.v:48$38_DATA[31:0]$277
   176/193: $0$memwr$\invader$formatVGA.v:48$38_ADDR[31:0]$276
   177/193: $0$memwr$\invader$formatVGA.v:47$37_DATA[31:0]$275
   178/193: $0$memwr$\invader$formatVGA.v:47$37_ADDR[31:0]$274
   179/193: $0$memwr$\invader$formatVGA.v:46$36_DATA[31:0]$273
   180/193: $0$memwr$\invader$formatVGA.v:46$36_ADDR[31:0]$272
   181/193: $0$memwr$\invader$formatVGA.v:45$35_DATA[31:0]$271
   182/193: $0$memwr$\invader$formatVGA.v:45$35_ADDR[31:0]$270
   183/193: $0$memwr$\invader$formatVGA.v:44$34_DATA[31:0]$269
   184/193: $0$memwr$\invader$formatVGA.v:44$34_ADDR[31:0]$268
   185/193: $0$memwr$\invader$formatVGA.v:43$33_DATA[31:0]$267
   186/193: $0$memwr$\invader$formatVGA.v:43$33_ADDR[31:0]$266
   187/193: $0$memwr$\invader$formatVGA.v:42$32_DATA[31:0]$265
   188/193: $0$memwr$\invader$formatVGA.v:42$32_ADDR[31:0]$264
   189/193: $0$memwr$\invader$formatVGA.v:41$31_DATA[31:0]$263
   190/193: $0$memwr$\invader$formatVGA.v:41$31_ADDR[31:0]$262
   191/193: $0$memwr$\invader$formatVGA.v:40$30_DATA[31:0]$261
   192/193: $0$memwr$\invader$formatVGA.v:40$30_ADDR[31:0]$260
   193/193: $1\rgb[2:0]
Creating decoders for process `\formatVGA.$proc$formatVGA.v:159$126'.
     1/13: $4$mem2bits$\invader$formatVGA.v:182$29[31:0]$157
     2/13: $3$mem2bits$\ship$formatVGA.v:174$28[31:0]$148
     3/13: $3$mem2bits$\invader$formatVGA.v:182$29[31:0]$149
     4/13: $2$mem2bits$\bullet$formatVGA.v:166$27[31:0]$139
     5/13: $2$mem2bits$\invader$formatVGA.v:182$29[31:0]$141
     6/13: $2$mem2bits$\ship$formatVGA.v:174$28[31:0]$140
     7/13: $1$mem2bits$\invader$formatVGA.v:182$29[31:0]$133
     8/13: $1$mem2bits$\ship$formatVGA.v:174$28[31:0]$132
     9/13: $1$mem2bits$\bullet$formatVGA.v:166$27[31:0]$131
    10/13: $0$mem2bits$\invader$formatVGA.v:182$29[31:0]$129
    11/13: $0$mem2bits$\ship$formatVGA.v:174$28[31:0]$128
    12/13: $0$mem2bits$\bullet$formatVGA.v:166$27[31:0]$127
    13/13: $0\rgb[2:0]
Creating decoders for process `\vgaSI.$proc$vgaSI.v:73$26'.
     1/7: $1\blue_vga[0:0]
     2/7: $1\green_vga[0:0]
     3/7: $1\red_vga[0:0]
     4/7: $1\vc[9:0]
     5/7: $1\hc[9:0]
     6/7: $1\Y[9:0]
     7/7: $1\X[9:0]
Creating decoders for process `\vgaSI.$proc$vgaSI.v:124$18'.
     1/5: $0\blue_vga[0:0]
     2/5: $0\green_vga[0:0]
     3/5: $0\red_vga[0:0]
     4/5: $0\X[9:0]
     5/5: $0\Y[9:0]
Creating decoders for process `\vgaSI.$proc$vgaSI.v:82$1'.
     1/2: $0\vc[9:0]
     2/2: $0\hc[9:0]

7.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\edgeDetectorDebounce.\nextState' from process `\edgeDetectorDebounce.$proc$edgeDetectorDebounce.v:66$467'.
Latch inferred for signal `\edgeDetectorDebounce.\detected' from process `\edgeDetectorDebounce.$proc$edgeDetectorDebounce.v:66$467': $auto$proc_dlatch.cc:409:proc_dlatch$663
Latch inferred for signal `\edgeDetectorDebounce.\counterEnabled' from process `\edgeDetectorDebounce.$proc$edgeDetectorDebounce.v:66$467': $auto$proc_dlatch.cc:409:proc_dlatch$692
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:40$30_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:40$30_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:41$31_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:41$31_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:42$32_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:42$32_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:43$33_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:43$33_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:44$34_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:44$34_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:45$35_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:45$35_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:46$36_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:46$36_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:47$37_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:47$37_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:48$38_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:48$38_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:49$39_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:49$39_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:50$40_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:50$40_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:51$41_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:51$41_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:52$42_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:52$42_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:53$43_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:53$43_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:54$44_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:54$44_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:55$45_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:55$45_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:56$46_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:56$46_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:57$47_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:57$47_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:58$48_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:58$48_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:59$49_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:59$49_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:60$50_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:60$50_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:61$51_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:61$51_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:62$52_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:62$52_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:63$53_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:63$53_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:64$54_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:64$54_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:65$55_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:65$55_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:66$56_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:66$56_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:67$57_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:67$57_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:68$58_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:68$58_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:69$59_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:69$59_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:70$60_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:70$60_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:71$61_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\invader$formatVGA.v:71$61_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:73$62_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:73$62_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:74$63_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:74$63_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:75$64_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:75$64_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:76$65_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:76$65_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:77$66_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:77$66_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:78$67_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:78$67_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:79$68_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:79$68_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:80$69_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:80$69_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:81$70_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:81$70_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:82$71_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:82$71_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:83$72_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:83$72_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:84$73_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:84$73_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:85$74_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:85$74_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:86$75_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:86$75_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:87$76_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:87$76_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:88$77_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:88$77_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:89$78_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:89$78_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:90$79_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:90$79_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:91$80_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:91$80_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:92$81_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:92$81_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:93$82_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:93$82_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:94$83_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:94$83_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:95$84_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:95$84_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:96$85_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:96$85_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:97$86_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:97$86_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:98$87_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:98$87_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:99$88_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:99$88_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:100$89_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:100$89_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:101$90_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:101$90_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:102$91_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:102$91_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:103$92_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:103$92_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:104$93_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\ship$formatVGA.v:104$93_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:107$94_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:107$94_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:108$95_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:108$95_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:109$96_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:109$96_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:110$97_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:110$97_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:111$98_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:111$98_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:112$99_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:112$99_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:113$100_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:113$100_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:114$101_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:114$101_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:115$102_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:115$102_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:116$103_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:116$103_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:117$104_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:117$104_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:118$105_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:118$105_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:119$106_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:119$106_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:120$107_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:120$107_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:121$108_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:121$108_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:122$109_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:122$109_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:123$110_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:123$110_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:124$111_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:124$111_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:125$112_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:125$112_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:126$113_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:126$113_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:127$114_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:127$114_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:128$115_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:128$115_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:129$116_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:129$116_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:130$117_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:130$117_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:131$118_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:131$118_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:132$119_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:132$119_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:133$120_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:133$120_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:134$121_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:134$121_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:135$122_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:135$122_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:136$123_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:136$123_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:137$124_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:137$124_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:138$125_ADDR' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.$memwr$\bullet$formatVGA.v:138$125_DATA' from process `\formatVGA.$proc$formatVGA.v:37$259'.
No latch inferred for signal `\formatVGA.\rgb' from process `\formatVGA.$proc$formatVGA.v:159$126'.
No latch inferred for signal `\formatVGA.$mem2bits$\bullet$formatVGA.v:166$27' from process `\formatVGA.$proc$formatVGA.v:159$126'.
No latch inferred for signal `\formatVGA.$mem2bits$\ship$formatVGA.v:174$28' from process `\formatVGA.$proc$formatVGA.v:159$126'.
No latch inferred for signal `\formatVGA.$mem2bits$\invader$formatVGA.v:182$29' from process `\formatVGA.$proc$formatVGA.v:159$126'.

7.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\Timer.\q' using process `\Timer.$proc$timer.v:38$474'.
  created $dff cell `$procdff$693' with positive edge clock.
Creating register for signal `\Timer.\count' using process `\Timer.$proc$timer.v:38$474'.
  created $dff cell `$procdff$694' with positive edge clock.
Creating register for signal `\edgeDetectorDebounce.\currentState' using process `\edgeDetectorDebounce.$proc$edgeDetectorDebounce.v:50$464'.
  created $dff cell `$procdff$695' with positive edge clock.
Creating register for signal `\ship.\posH' using process `\ship.$proc$ship.v:34$452'.
  created $dff cell `$procdff$696' with positive edge clock.
Creating register for signal `\vgaSI.\Y' using process `\vgaSI.$proc$vgaSI.v:124$18'.
  created $dff cell `$procdff$697' with positive edge clock.
Creating register for signal `\vgaSI.\X' using process `\vgaSI.$proc$vgaSI.v:124$18'.
  created $dff cell `$procdff$698' with positive edge clock.
Creating register for signal `\vgaSI.\red_vga' using process `\vgaSI.$proc$vgaSI.v:124$18'.
  created $dff cell `$procdff$699' with positive edge clock.
Creating register for signal `\vgaSI.\green_vga' using process `\vgaSI.$proc$vgaSI.v:124$18'.
  created $dff cell `$procdff$700' with positive edge clock.
Creating register for signal `\vgaSI.\blue_vga' using process `\vgaSI.$proc$vgaSI.v:124$18'.
  created $dff cell `$procdff$701' with positive edge clock.
Creating register for signal `\vgaSI.\hc' using process `\vgaSI.$proc$vgaSI.v:82$1'.
  created $dff cell `$procdff$702' with positive edge clock.
Creating register for signal `\vgaSI.\vc' using process `\vgaSI.$proc$vgaSI.v:82$1'.
  created $dff cell `$procdff$703' with positive edge clock.

7.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `Timer.$proc$timer.v:33$478'.
Found and cleaned up 2 empty switches in `\Timer.$proc$timer.v:38$474'.
Removing empty process `Timer.$proc$timer.v:38$474'.
Removing empty process `edgeDetectorDebounce.$proc$edgeDetectorDebounce.v:45$473'.
Found and cleaned up 5 empty switches in `\edgeDetectorDebounce.$proc$edgeDetectorDebounce.v:66$467'.
Removing empty process `edgeDetectorDebounce.$proc$edgeDetectorDebounce.v:66$467'.
Found and cleaned up 2 empty switches in `\edgeDetectorDebounce.$proc$edgeDetectorDebounce.v:50$464'.
Removing empty process `edgeDetectorDebounce.$proc$edgeDetectorDebounce.v:50$464'.
Removing empty process `ship.$proc$ship.v:30$463'.
Found and cleaned up 4 empty switches in `\ship.$proc$ship.v:34$452'.
Removing empty process `ship.$proc$ship.v:34$452'.
Removing empty process `formatVGA.$proc$formatVGA.v:37$259'.
Found and cleaned up 8 empty switches in `\formatVGA.$proc$formatVGA.v:159$126'.
Removing empty process `formatVGA.$proc$formatVGA.v:159$126'.
Removing empty process `vgaSI.$proc$vgaSI.v:73$26'.
Found and cleaned up 1 empty switch in `\vgaSI.$proc$vgaSI.v:124$18'.
Removing empty process `vgaSI.$proc$vgaSI.v:124$18'.
Found and cleaned up 2 empty switches in `\vgaSI.$proc$vgaSI.v:82$1'.
Removing empty process `vgaSI.$proc$vgaSI.v:82$1'.
Cleaned up 24 empty switches.

7.4. Executing FLATTEN pass (flatten design).
Mapping top.leftDetector using edgeDetectorDebounce.
Mapping top.rightDetector using edgeDetectorDebounce.
Mapping top.ship1 using ship.
Mapping top.formatVGA1 using formatVGA.
Mapping top.vgaSI1 using vgaSI.
Mapping top.leftDetector.Timer1 using Timer.
Mapping top.rightDetector.Timer1 using Timer.
No more expansions possible.
Deleting now unused module Timer.
Deleting now unused module edgeDetectorDebounce.
Deleting now unused module ship.
Deleting now unused module formatVGA.
Deleting now unused module vgaSI.

7.5. Executing TRIBUF pass.

7.6. Executing DEMINOUT pass (demote inout ports to input or output).

7.7. Executing SYNTH pass.

7.7.1. Executing PROC pass (convert processes to netlists).

7.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.7.1.3. Executing PROC_INIT pass (extract init attributes).

7.7.1.4. Executing PROC_ARST pass (detect async resets in processes).

7.7.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.7.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).

7.7.1.7. Executing PROC_DFF pass (convert process syncs to FFs).

7.7.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.7.2. Executing OPT_EXPR pass (perform const folding).
Replacing $reduce_or cell `$techmap\leftDetector.$auto$proc_dlatch.cc:247:make_hold$672' (const_or) in module `\top' with constant driver `$techmap\leftDetector.$auto$rtlil.cc:1669:ReduceOr$673 = 1'1'.
Replacing $and cell `$techmap\leftDetector.$auto$proc_dlatch.cc:251:make_hold$674' (and_or_buffer) in module `\top' with constant driver `$techmap\leftDetector.$auto$rtlil.cc:1695:And$675 = $techmap\leftDetector.$auto$rtlil.cc:1665:Not$671'.
Replacing $reduce_or cell `$techmap\leftDetector.$auto$proc_dlatch.cc:247:make_hold$676' (and_or_buffer) in module `\top' with constant driver `$techmap\leftDetector.$auto$rtlil.cc:1669:ReduceOr$677 = $techmap\leftDetector.$auto$rtlil.cc:1665:Not$671'.
Replacing $reduce_or cell `$techmap\leftDetector.$auto$proc_dlatch.cc:247:make_hold$680' (and_or_buffer) in module `\top' with constant driver `$techmap\leftDetector.$auto$rtlil.cc:1669:ReduceOr$681 = $techmap\leftDetector.$auto$rtlil.cc:1695:And$679'.
Replacing $reduce_or cell `$techmap\leftDetector.$auto$proc_dlatch.cc:247:make_hold$684' (and_or_buffer) in module `\top' with constant driver `$techmap\leftDetector.$auto$rtlil.cc:1669:ReduceOr$685 = $techmap\leftDetector.$auto$rtlil.cc:1695:And$683'.
Replacing $eq cell `$techmap\leftDetector.$procmux$506_CMP0' in module `top' with $logic_not.
Replacing $reduce_or cell `$techmap\leftDetector.$auto$proc_dlatch.cc:247:make_hold$688' (and_or_buffer) in module `\top' with constant driver `$techmap\leftDetector.$auto$rtlil.cc:1669:ReduceOr$689 = $techmap\leftDetector.$auto$rtlil.cc:1695:And$687'.
Replacing $reduce_or cell `$techmap\leftDetector.$auto$proc_dlatch.cc:247:make_hold$643' (const_or) in module `\top' with constant driver `$techmap\leftDetector.$auto$rtlil.cc:1669:ReduceOr$644 = 1'1'.
Replacing $and cell `$techmap\leftDetector.$auto$proc_dlatch.cc:251:make_hold$645' (and_or_buffer) in module `\top' with constant driver `$techmap\leftDetector.$auto$rtlil.cc:1695:And$646 = $techmap\leftDetector.$auto$rtlil.cc:1665:Not$642'.
Replacing $reduce_or cell `$techmap\leftDetector.$auto$proc_dlatch.cc:247:make_hold$647' (and_or_buffer) in module `\top' with constant driver `$techmap\leftDetector.$auto$rtlil.cc:1669:ReduceOr$648 = $techmap\leftDetector.$auto$rtlil.cc:1665:Not$642'.
Replacing $reduce_or cell `$techmap\leftDetector.$auto$proc_dlatch.cc:247:make_hold$651' (and_or_buffer) in module `\top' with constant driver `$techmap\leftDetector.$auto$rtlil.cc:1669:ReduceOr$652 = $techmap\leftDetector.$auto$rtlil.cc:1695:And$650'.
Replacing $reduce_or cell `$techmap\leftDetector.$auto$proc_dlatch.cc:247:make_hold$655' (and_or_buffer) in module `\top' with constant driver `$techmap\leftDetector.$auto$rtlil.cc:1669:ReduceOr$656 = $techmap\leftDetector.$auto$rtlil.cc:1695:And$654'.
Replacing $eq cell `$techmap\leftDetector.$procmux$511_CMP0' in module `top' with $logic_not.
Replacing $reduce_or cell `$techmap\leftDetector.$auto$proc_dlatch.cc:247:make_hold$659' (and_or_buffer) in module `\top' with constant driver `$techmap\leftDetector.$auto$rtlil.cc:1669:ReduceOr$660 = $techmap\leftDetector.$auto$rtlil.cc:1695:And$658'.
Replacing $eq cell `$techmap\leftDetector.$procmux$501_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\leftDetector.$eq$edgeDetectorDebounce.v:75$468' in module `top' with inverter.
Replacing $eq cell `$techmap\leftDetector.$eq$edgeDetectorDebounce.v:92$470' in module `top' with inverter.
Replacing $eq cell `$techmap\leftDetector.$eq$edgeDetectorDebounce.v:90$469' (1) in module `\top' with constant driver `$techmap\leftDetector.$eq$edgeDetectorDebounce.v:90$469_Y = \leftDetector.timeout'.
Replacing $eq cell `$techmap\leftDetector.$eq$edgeDetectorDebounce.v:102$471' in module `top' with inverter.
Replacing $eq cell `$techmap\leftDetector.$eq$edgeDetectorDebounce.v:59$466' (1) in module `\top' with constant driver `$techmap\leftDetector.$eq$edgeDetectorDebounce.v:59$466_Y = \leftDetector.enable'.
Replacing $mux cell `$techmap\leftDetector.$procmux$513' (1) in module `\top' with constant driver `$techmap\leftDetector.$procmux$513_Y = \leftDetector.nextState'.
Replacing $eq cell `$techmap\leftDetector.$eq$edgeDetectorDebounce.v:53$465' in module `top' with inverter.
Replacing $eq cell `$techmap\leftDetector.$eq$edgeDetectorDebounce.v:111$472' in module `top' with inverter.
Replacing $reduce_or cell `$techmap\rightDetector.$auto$proc_dlatch.cc:247:make_hold$672' (const_or) in module `\top' with constant driver `$techmap\rightDetector.$auto$rtlil.cc:1669:ReduceOr$673 = 1'1'.
Replacing $and cell `$techmap\rightDetector.$auto$proc_dlatch.cc:251:make_hold$674' (and_or_buffer) in module `\top' with constant driver `$techmap\rightDetector.$auto$rtlil.cc:1695:And$675 = $techmap\rightDetector.$auto$rtlil.cc:1665:Not$671'.
Replacing $reduce_or cell `$techmap\rightDetector.$auto$proc_dlatch.cc:247:make_hold$676' (and_or_buffer) in module `\top' with constant driver `$techmap\rightDetector.$auto$rtlil.cc:1669:ReduceOr$677 = $techmap\rightDetector.$auto$rtlil.cc:1665:Not$671'.
Replacing $reduce_or cell `$techmap\rightDetector.$auto$proc_dlatch.cc:247:make_hold$680' (and_or_buffer) in module `\top' with constant driver `$techmap\rightDetector.$auto$rtlil.cc:1669:ReduceOr$681 = $techmap\rightDetector.$auto$rtlil.cc:1695:And$679'.
Replacing $reduce_or cell `$techmap\rightDetector.$auto$proc_dlatch.cc:247:make_hold$684' (and_or_buffer) in module `\top' with constant driver `$techmap\rightDetector.$auto$rtlil.cc:1669:ReduceOr$685 = $techmap\rightDetector.$auto$rtlil.cc:1695:And$683'.
Replacing $eq cell `$techmap\rightDetector.$procmux$506_CMP0' in module `top' with $logic_not.
Replacing $reduce_or cell `$techmap\rightDetector.$auto$proc_dlatch.cc:247:make_hold$688' (and_or_buffer) in module `\top' with constant driver `$techmap\rightDetector.$auto$rtlil.cc:1669:ReduceOr$689 = $techmap\rightDetector.$auto$rtlil.cc:1695:And$687'.
Replacing $reduce_or cell `$techmap\rightDetector.$auto$proc_dlatch.cc:247:make_hold$643' (const_or) in module `\top' with constant driver `$techmap\rightDetector.$auto$rtlil.cc:1669:ReduceOr$644 = 1'1'.
Replacing $and cell `$techmap\rightDetector.$auto$proc_dlatch.cc:251:make_hold$645' (and_or_buffer) in module `\top' with constant driver `$techmap\rightDetector.$auto$rtlil.cc:1695:And$646 = $techmap\rightDetector.$auto$rtlil.cc:1665:Not$642'.
Replacing $reduce_or cell `$techmap\rightDetector.$auto$proc_dlatch.cc:247:make_hold$647' (and_or_buffer) in module `\top' with constant driver `$techmap\rightDetector.$auto$rtlil.cc:1669:ReduceOr$648 = $techmap\rightDetector.$auto$rtlil.cc:1665:Not$642'.
Replacing $reduce_or cell `$techmap\rightDetector.$auto$proc_dlatch.cc:247:make_hold$651' (and_or_buffer) in module `\top' with constant driver `$techmap\rightDetector.$auto$rtlil.cc:1669:ReduceOr$652 = $techmap\rightDetector.$auto$rtlil.cc:1695:And$650'.
Replacing $reduce_or cell `$techmap\rightDetector.$auto$proc_dlatch.cc:247:make_hold$655' (and_or_buffer) in module `\top' with constant driver `$techmap\rightDetector.$auto$rtlil.cc:1669:ReduceOr$656 = $techmap\rightDetector.$auto$rtlil.cc:1695:And$654'.
Replacing $eq cell `$techmap\rightDetector.$procmux$511_CMP0' in module `top' with $logic_not.
Replacing $reduce_or cell `$techmap\rightDetector.$auto$proc_dlatch.cc:247:make_hold$659' (and_or_buffer) in module `\top' with constant driver `$techmap\rightDetector.$auto$rtlil.cc:1669:ReduceOr$660 = $techmap\rightDetector.$auto$rtlil.cc:1695:And$658'.
Replacing $eq cell `$techmap\rightDetector.$procmux$501_CMP0' in module `top' with $logic_not.
Replacing $eq cell `$techmap\rightDetector.$eq$edgeDetectorDebounce.v:75$468' in module `top' with inverter.
Replacing $eq cell `$techmap\rightDetector.$eq$edgeDetectorDebounce.v:92$470' in module `top' with inverter.
Replacing $eq cell `$techmap\rightDetector.$eq$edgeDetectorDebounce.v:90$469' (1) in module `\top' with constant driver `$techmap\rightDetector.$eq$edgeDetectorDebounce.v:90$469_Y = \rightDetector.timeout'.
Replacing $eq cell `$techmap\rightDetector.$eq$edgeDetectorDebounce.v:102$471' in module `top' with inverter.
Replacing $eq cell `$techmap\rightDetector.$eq$edgeDetectorDebounce.v:59$466' (1) in module `\top' with constant driver `$techmap\rightDetector.$eq$edgeDetectorDebounce.v:59$466_Y = \rightDetector.enable'.
Replacing $mux cell `$techmap\rightDetector.$procmux$513' (1) in module `\top' with constant driver `$techmap\rightDetector.$procmux$513_Y = \rightDetector.nextState'.
Replacing $eq cell `$techmap\rightDetector.$eq$edgeDetectorDebounce.v:53$465' in module `top' with inverter.
Replacing $eq cell `$techmap\rightDetector.$eq$edgeDetectorDebounce.v:111$472' in module `top' with inverter.
Replacing $eq cell `$techmap\ship1.$eq$ship.v:45$459' (1) in module `\top' with constant driver `$techmap\ship1.$eq$ship.v:45$459_Y = \ship1.right'.
Replacing $ne cell `$techmap\ship1.$ne$ship.v:43$456' in module `top' with $logic_not.
Replacing $eq cell `$techmap\ship1.$eq$ship.v:43$455' (1) in module `\top' with constant driver `$techmap\ship1.$eq$ship.v:43$455_Y = \ship1.left'.
Replacing $eq cell `$techmap\ship1.$eq$ship.v:41$454' (1) in module `\top' with constant driver `$techmap\ship1.$eq$ship.v:41$454_Y = \ship1.enable'.
Replacing $mux cell `$techmap\ship1.$procmux$525' (1) in module `\top' with constant driver `$techmap\ship1.$procmux$525_Y = $techmap\ship1.$procmux$523_Y'.
Replacing $eq cell `$techmap\ship1.$eq$ship.v:36$453' in module `top' with inverter.
Replacing $eq cell `$techmap\formatVGA1.$eq$formatVGA.v:166$144' (1) in module `\top' with constant driver `$techmap\formatVGA1.$eq$formatVGA.v:166$144_Y = $techmap\formatVGA1.$shiftx$formatVGA.v:166$143_Y'.
Replacing $eq cell `$techmap\formatVGA1.$eq$formatVGA.v:174$152' (1) in module `\top' with constant driver `$techmap\formatVGA1.$eq$formatVGA.v:174$152_Y = $techmap\formatVGA1.$shiftx$formatVGA.v:174$151_Y'.
Replacing $eq cell `$techmap\formatVGA1.$eq$formatVGA.v:182$160' (1) in module `\top' with constant driver `$techmap\formatVGA1.$eq$formatVGA.v:182$160_Y = $techmap\formatVGA1.$shiftx$formatVGA.v:182$159_Y'.
Replacing $eq cell `$techmap\formatVGA1.$eq$formatVGA.v:180$155' (1) in module `\top' with constant driver `$techmap\formatVGA1.$eq$formatVGA.v:180$155_Y = $techmap\formatVGA1.$shiftx$formatVGA.v:180$154_Y'.
Replacing $eq cell `$techmap\formatVGA1.$eq$formatVGA.v:164$134' (1) in module `\top' with constant driver `$techmap\formatVGA1.$eq$formatVGA.v:164$134_Y = \formatVGA1.bulletFlying'.
Replacing $logic_and cell `$techmap\formatVGA1.$logic_and$formatVGA.v:164$136' (and_or_buffer) in module `\top' with constant driver `$techmap\formatVGA1.$logic_and$formatVGA.v:164$136_Y = $techmap\formatVGA1.$eq$formatVGA.v:164$135_Y'.
Replacing $eq cell `$techmap\formatVGA1.$eq$formatVGA.v:193$161' (1) in module `\top' with constant driver `$techmap\formatVGA1.$eq$formatVGA.v:193$161_Y = \formatVGA1.y [0]'.
Replacing $eq cell `$techmap\formatVGA1.$eq$formatVGA.v:161$130' (1) in module `\top' with constant driver `$techmap\formatVGA1.$eq$formatVGA.v:161$130_Y = \formatVGA1.clr'.
Replacing $eq cell `$techmap\vgaSI1.$eq$vgaSI.v:127$19' (1) in module `\top' with constant driver `$techmap\vgaSI1.$eq$vgaSI.v:127$19_Y = \vgaSI1.activevideo'.
Replacing $eq cell `$techmap\leftDetector.Timer1.$eq$timer.v:40$475' in module `top' with inverter.
Replacing $eq cell `$techmap\rightDetector.Timer1.$eq$timer.v:40$475' in module `top' with inverter.
Optimizing away select inverter for $mux cell `$techmap\leftDetector.$procmux$499' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\leftDetector.$procmux$492' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\leftDetector.$procmux$486' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\leftDetector.$procmux$516' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\rightDetector.$procmux$499' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\rightDetector.$procmux$492' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\rightDetector.$procmux$486' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\rightDetector.$procmux$516' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\ship1.$procmux$528' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\leftDetector.Timer1.$procmux$480' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\rightDetector.Timer1.$procmux$480' in module `top'.

7.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$dlatch' cell `$techmap\leftDetector.$auto$proc_dlatch.cc:409:proc_dlatch$692'.
  removing unused `$not' cell `$techmap\leftDetector.$auto$proc_dlatch.cc:409:proc_dlatch$690'.
  removing unused `$and' cell `$techmap\leftDetector.$auto$proc_dlatch.cc:251:make_hold$686'.
  removing unused `$and' cell `$techmap\leftDetector.$auto$proc_dlatch.cc:251:make_hold$682'.
  removing unused `$and' cell `$techmap\leftDetector.$auto$proc_dlatch.cc:251:make_hold$678'.
  removing unused `$not' cell `$techmap\leftDetector.$auto$proc_dlatch.cc:238:make_hold$670'.
  removing unused `$not' cell `$techmap\leftDetector.$auto$proc_dlatch.cc:238:make_hold$668'.
  removing unused `$not' cell `$techmap\leftDetector.$auto$proc_dlatch.cc:238:make_hold$666'.
  removing unused `$not' cell `$techmap\leftDetector.$auto$proc_dlatch.cc:238:make_hold$664'.
  removing unused `$logic_not' cell `$techmap\leftDetector.$procmux$506_CMP0'.
  removing unused `$eq' cell `$techmap\leftDetector.$procmux$505_CMP0'.
  removing unused `$eq' cell `$techmap\leftDetector.$procmux$504_CMP0'.
  removing unused `$pmux' cell `$techmap\leftDetector.$procmux$502'.
  removing unused `$eq' cell `$techmap\leftDetector.$procmux$503_CMP0'.
  removing unused `$not' cell `$techmap\leftDetector.$eq$edgeDetectorDebounce.v:111$472'.
  removing unused `$not' cell `$techmap\leftDetector.$eq$edgeDetectorDebounce.v:102$471'.
  removing unused `$not' cell `$techmap\leftDetector.$eq$edgeDetectorDebounce.v:92$470'.
  removing unused `$not' cell `$techmap\leftDetector.$eq$edgeDetectorDebounce.v:75$468'.
  removing unused `$not' cell `$techmap\leftDetector.$eq$edgeDetectorDebounce.v:53$465'.
  removing unused `$dlatch' cell `$techmap\rightDetector.$auto$proc_dlatch.cc:409:proc_dlatch$692'.
  removing unused `$not' cell `$techmap\rightDetector.$auto$proc_dlatch.cc:409:proc_dlatch$690'.
  removing unused `$and' cell `$techmap\rightDetector.$auto$proc_dlatch.cc:251:make_hold$686'.
  removing unused `$and' cell `$techmap\rightDetector.$auto$proc_dlatch.cc:251:make_hold$682'.
  removing unused `$and' cell `$techmap\rightDetector.$auto$proc_dlatch.cc:251:make_hold$678'.
  removing unused `$not' cell `$techmap\rightDetector.$auto$proc_dlatch.cc:238:make_hold$670'.
  removing unused `$not' cell `$techmap\rightDetector.$auto$proc_dlatch.cc:238:make_hold$668'.
  removing unused `$not' cell `$techmap\rightDetector.$auto$proc_dlatch.cc:238:make_hold$666'.
  removing unused `$not' cell `$techmap\rightDetector.$auto$proc_dlatch.cc:238:make_hold$664'.
  removing unused `$logic_not' cell `$techmap\rightDetector.$procmux$506_CMP0'.
  removing unused `$eq' cell `$techmap\rightDetector.$procmux$505_CMP0'.
  removing unused `$eq' cell `$techmap\rightDetector.$procmux$504_CMP0'.
  removing unused `$pmux' cell `$techmap\rightDetector.$procmux$502'.
  removing unused `$eq' cell `$techmap\rightDetector.$procmux$503_CMP0'.
  removing unused `$not' cell `$techmap\rightDetector.$eq$edgeDetectorDebounce.v:111$472'.
  removing unused `$not' cell `$techmap\rightDetector.$eq$edgeDetectorDebounce.v:102$471'.
  removing unused `$not' cell `$techmap\rightDetector.$eq$edgeDetectorDebounce.v:92$470'.
  removing unused `$not' cell `$techmap\rightDetector.$eq$edgeDetectorDebounce.v:75$468'.
  removing unused `$not' cell `$techmap\rightDetector.$eq$edgeDetectorDebounce.v:53$465'.
  removing unused `$not' cell `$techmap\ship1.$eq$ship.v:36$453'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$585'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$582'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$579'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$576'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$574'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$570'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$568'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$564'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$562'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$558'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$556'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$553'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$549'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$547'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$544'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$540'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$538'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$535'.
  removing unused `$mux' cell `$techmap\formatVGA1.$procmux$532'.
  removing unused `$not' cell `$techmap\leftDetector.Timer1.$eq$timer.v:40$475'.
  removing unused `$not' cell `$techmap\rightDetector.Timer1.$eq$timer.v:40$475'.
  removing unused non-port wire \rightDetector.Timer1.reset.
  removing unused non-port wire \rightDetector.Timer1.en.
  removing unused non-port wire \leftDetector.Timer1.reset.
  removing unused non-port wire \leftDetector.Timer1.en.
  removing unused non-port wire \formatVGA1.invArray.
  removing unused non-port wire \formatVGA1.invLine.
  removing unused non-port wire \formatVGA1.bulletX.
  removing unused non-port wire \formatVGA1.bulletY.
  removing unused non-port wire \formatVGA1.bulletFlying.
  removing unused non-port wire \formatVGA1.indInv.
  removing unused non-port wire \formatVGA1.currentInvader.
  removing unused non-port wire \formatVGA1.currentPixel.
  removing unused non-port wire \ship1.reset.
  removing unused non-port wire \ship1.enable.
  removing unused non-port wire \rightDetector.enable.
  removing unused non-port wire \rightDetector.counterEnabled.
  removing unused non-port wire \leftDetector.enable.
  removing unused non-port wire \leftDetector.counterEnabled.
  removing unused non-port wire \clk.
  removed 615 unused temporary wires.
Removed 60 unused cells and 615 unused wires.

7.7.4. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

7.7.5. Executing OPT pass (performing simple optimizations).

7.7.5.1. Executing OPT_EXPR pass (perform const folding).

7.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$techmap\leftDetector.$procmux$508_CMP0' is identical to cell `$techmap\leftDetector.$procmux$489_CMP0'.
    Redirecting output \Y: $techmap\leftDetector.$procmux$508_CMP = $techmap\leftDetector.$procmux$489_CMP
    Removing $eq cell `$techmap\leftDetector.$procmux$508_CMP0' from module `\top'.
  Cell `$techmap\leftDetector.$procmux$509_CMP0' is identical to cell `$techmap\leftDetector.$procmux$496_CMP0'.
    Redirecting output \Y: $techmap\leftDetector.$procmux$509_CMP = $techmap\leftDetector.$procmux$496_CMP
    Removing $eq cell `$techmap\leftDetector.$procmux$509_CMP0' from module `\top'.
  Cell `$techmap\leftDetector.$procmux$510_CMP0' is identical to cell `$techmap\leftDetector.$procmux$497_CMP0'.
    Redirecting output \Y: $techmap\leftDetector.$procmux$510_CMP = $techmap\leftDetector.$procmux$497_CMP
    Removing $eq cell `$techmap\leftDetector.$procmux$510_CMP0' from module `\top'.
  Cell `$techmap\leftDetector.$procmux$511_CMP0' is identical to cell `$techmap\leftDetector.$procmux$501_CMP0'.
    Redirecting output \Y: $techmap\leftDetector.$procmux$511_CMP = $techmap\leftDetector.$procmux$501_CMP
    Removing $logic_not cell `$techmap\leftDetector.$procmux$511_CMP0' from module `\top'.
  Cell `$techmap\rightDetector.$procmux$508_CMP0' is identical to cell `$techmap\rightDetector.$procmux$489_CMP0'.
    Redirecting output \Y: $techmap\rightDetector.$procmux$508_CMP = $techmap\rightDetector.$procmux$489_CMP
    Removing $eq cell `$techmap\rightDetector.$procmux$508_CMP0' from module `\top'.
  Cell `$techmap\rightDetector.$procmux$509_CMP0' is identical to cell `$techmap\rightDetector.$procmux$496_CMP0'.
    Redirecting output \Y: $techmap\rightDetector.$procmux$509_CMP = $techmap\rightDetector.$procmux$496_CMP
    Removing $eq cell `$techmap\rightDetector.$procmux$509_CMP0' from module `\top'.
  Cell `$techmap\rightDetector.$procmux$510_CMP0' is identical to cell `$techmap\rightDetector.$procmux$497_CMP0'.
    Redirecting output \Y: $techmap\rightDetector.$procmux$510_CMP = $techmap\rightDetector.$procmux$497_CMP
    Removing $eq cell `$techmap\rightDetector.$procmux$510_CMP0' from module `\top'.
  Cell `$techmap\rightDetector.$procmux$511_CMP0' is identical to cell `$techmap\rightDetector.$procmux$501_CMP0'.
    Redirecting output \Y: $techmap\rightDetector.$procmux$511_CMP = $techmap\rightDetector.$procmux$501_CMP
    Removing $logic_not cell `$techmap\rightDetector.$procmux$511_CMP0' from module `\top'.
Removed a total of 8 cells.

7.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\formatVGA1.$procmux$609
    Root of a mux tree: $techmap\leftDetector.$procmux$507 (pure)
    Root of a mux tree: $techmap\leftDetector.$procmux$516 (pure)
    Root of a mux tree: $techmap\leftDetector.Timer1.$procmux$480 (pure)
    Root of a mux tree: $techmap\leftDetector.Timer1.$procmux$483 (pure)
    Root of a mux tree: $techmap\rightDetector.$procmux$507 (pure)
    Root of a mux tree: $techmap\rightDetector.$procmux$516 (pure)
    Root of a mux tree: $techmap\rightDetector.Timer1.$procmux$480 (pure)
    Root of a mux tree: $techmap\rightDetector.Timer1.$procmux$483 (pure)
    Root of a mux tree: $techmap\ship1.$procmux$528 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$612 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$615 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$618 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$621 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$624 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$630 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$633 (pure)
    Root of a mux tree: $techmap\vgaSI1.$ternary$vgaSI.v:110$9 (pure)
    Root of a mux tree: $techmap\vgaSI1.$ternary$vgaSI.v:111$13 (pure)
    Root of a mux tree: $techmap\vgaSI1.$ternary$vgaSI.v:112$17 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $techmap\leftDetector.$procmux$507: $techmap\leftDetector.$procmux$497_CMP
    New ctrl vector for $pmux cell $techmap\rightDetector.$procmux$507: $techmap\rightDetector.$procmux$497_CMP
  Optimizing cells in module \top.
Performed a total of 2 changes.

7.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$techmap\leftDetector.$procmux$492' is identical to cell `$techmap\leftDetector.$procmux$486'.
    Redirecting output \Y: $techmap\leftDetector.$procmux$492_Y = $techmap\leftDetector.$procmux$486_Y
    Removing $mux cell `$techmap\leftDetector.$procmux$492' from module `\top'.
  Cell `$techmap\rightDetector.$procmux$492' is identical to cell `$techmap\rightDetector.$procmux$486'.
    Redirecting output \Y: $techmap\rightDetector.$procmux$492_Y = $techmap\rightDetector.$procmux$486_Y
    Removing $mux cell `$techmap\rightDetector.$procmux$492' from module `\top'.
Removed a total of 2 cells.

7.7.5.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removed 10 unused temporary wires.
Removed 60 unused cells and 625 unused wires.

7.7.5.8. Executing OPT_EXPR pass (perform const folding).

7.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

7.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\formatVGA1.$procmux$609
    Root of a mux tree: $techmap\leftDetector.$procmux$486
    Root of a mux tree: $techmap\leftDetector.$procmux$507 (pure)
    Root of a mux tree: $techmap\leftDetector.$procmux$516 (pure)
    Root of a mux tree: $techmap\leftDetector.Timer1.$procmux$480 (pure)
    Root of a mux tree: $techmap\leftDetector.Timer1.$procmux$483 (pure)
    Root of a mux tree: $techmap\rightDetector.$procmux$486
    Root of a mux tree: $techmap\rightDetector.$procmux$507 (pure)
    Root of a mux tree: $techmap\rightDetector.$procmux$516 (pure)
    Root of a mux tree: $techmap\rightDetector.Timer1.$procmux$480 (pure)
    Root of a mux tree: $techmap\rightDetector.Timer1.$procmux$483 (pure)
    Root of a mux tree: $techmap\ship1.$procmux$528 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$612 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$615 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$618 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$621 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$624 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$630 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$633 (pure)
    Root of a mux tree: $techmap\vgaSI1.$ternary$vgaSI.v:110$9 (pure)
    Root of a mux tree: $techmap\vgaSI1.$ternary$vgaSI.v:111$13 (pure)
    Root of a mux tree: $techmap\vgaSI1.$ternary$vgaSI.v:112$17 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.7.5.13. Executing OPT_RMDFF pass (remove dff with constant values).

7.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 60 unused cells and 625 unused wires.

7.7.5.15. Executing OPT_EXPR pass (perform const folding).

7.7.5.16. Finished OPT passes. (There is nothing left to do.)

7.7.6. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:107$227 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:108$228 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:109$229 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:110$230 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:111$231 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:112$232 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:113$233 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:114$234 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:115$235 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:116$236 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:117$237 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:118$238 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:119$239 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:120$240 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:121$241 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:122$242 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:123$243 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:124$244 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:125$245 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:126$246 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:127$247 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:128$248 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:129$249 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:130$250 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:131$251 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:132$252 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:133$253 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:134$254 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:135$255 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:136$256 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:137$257 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\bullet$formatVGA.v:138$258 (formatVGA1.bullet).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:40$163 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:41$164 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:42$165 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:43$166 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:44$167 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:45$168 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:46$169 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:47$170 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:48$171 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:49$172 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:50$173 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:51$174 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:52$175 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:53$176 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:54$177 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:55$178 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:56$179 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:57$180 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:58$181 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:59$182 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:60$183 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:61$184 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:62$185 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:63$186 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:64$187 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:65$188 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:66$189 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:67$190 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:68$191 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:69$192 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:70$193 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\invader$formatVGA.v:71$194 (formatVGA1.invader).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:100$222 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:101$223 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:102$224 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:103$225 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:104$226 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:73$195 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:74$196 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:75$197 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:76$198 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:77$199 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:78$200 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:79$201 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:80$202 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:81$203 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:82$204 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:83$205 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:84$206 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:85$207 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:86$208 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:87$209 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:88$210 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:89$211 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:90$212 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:91$213 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:92$214 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:93$215 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:94$216 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:95$217 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:96$218 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:97$219 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:98$220 (formatVGA1.ship).
Removed top 27 address bits (of 32) from memory init port top.$techmap\formatVGA1.$meminit$\ship$formatVGA.v:99$221 (formatVGA1.ship).
Removed top 1 bits (of 2) from mux cell top.$techmap\leftDetector.$procmux$499 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$techmap\leftDetector.$procmux$497_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell top.$techmap\rightDetector.$procmux$499 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$techmap\rightDetector.$procmux$497_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$techmap\ship1.$add$ship.v:46$462 ($add).
Removed top 27 bits (of 32) from port Y of cell top.$techmap\ship1.$add$ship.v:46$462 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\ship1.$sub$ship.v:44$458 ($sub).
Removed top 27 bits (of 32) from port Y of cell top.$techmap\ship1.$sub$ship.v:44$458 ($sub).
Removed top 2 bits (of 4) from port B of cell top.$techmap\formatVGA1.$eq$formatVGA.v:180$153 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\formatVGA1.$eq$formatVGA.v:164$137 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\formatVGA1.$eq$formatVGA.v:164$135 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$techmap\vgaSI1.$sub$vgaSI.v:135$25 ($sub).
Removed top 22 bits (of 32) from port Y of cell top.$techmap\vgaSI1.$sub$vgaSI.v:135$25 ($sub).
Removed top 22 bits (of 32) from port A of cell top.$techmap\vgaSI1.$sub$vgaSI.v:135$25 ($sub).
Removed top 30 bits (of 32) from port B of cell top.$techmap\vgaSI1.$sub$vgaSI.v:135$24 ($sub).
Removed top 22 bits (of 32) from port Y of cell top.$techmap\vgaSI1.$sub$vgaSI.v:135$24 ($sub).
Removed top 22 bits (of 32) from port A of cell top.$techmap\vgaSI1.$sub$vgaSI.v:135$24 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$techmap\vgaSI1.$sub$vgaSI.v:135$23 ($sub).
Removed top 22 bits (of 32) from port Y of cell top.$techmap\vgaSI1.$sub$vgaSI.v:135$23 ($sub).
Removed top 25 bits (of 32) from port B of cell top.$techmap\vgaSI1.$sub$vgaSI.v:134$22 ($sub).
Removed top 22 bits (of 32) from port Y of cell top.$techmap\vgaSI1.$sub$vgaSI.v:134$22 ($sub).
Removed top 22 bits (of 32) from port A of cell top.$techmap\vgaSI1.$sub$vgaSI.v:134$22 ($sub).
Removed top 26 bits (of 32) from port B of cell top.$techmap\vgaSI1.$sub$vgaSI.v:134$21 ($sub).
Removed top 22 bits (of 32) from port Y of cell top.$techmap\vgaSI1.$sub$vgaSI.v:134$21 ($sub).
Removed top 22 bits (of 32) from port A of cell top.$techmap\vgaSI1.$sub$vgaSI.v:134$21 ($sub).
Removed top 26 bits (of 32) from port B of cell top.$techmap\vgaSI1.$sub$vgaSI.v:134$20 ($sub).
Removed top 22 bits (of 32) from port Y of cell top.$techmap\vgaSI1.$sub$vgaSI.v:134$20 ($sub).
Removed top 31 bits (of 32) from mux cell top.$techmap\vgaSI1.$ternary$vgaSI.v:112$17 ($mux).
Removed top 27 bits (of 32) from port B of cell top.$techmap\vgaSI1.$ge$vgaSI.v:112$15 ($ge).
Removed top 24 bits (of 32) from port B of cell top.$techmap\vgaSI1.$ge$vgaSI.v:112$14 ($ge).
Removed top 31 bits (of 32) from mux cell top.$techmap\vgaSI1.$ternary$vgaSI.v:111$13 ($mux).
Removed top 29 bits (of 32) from port B of cell top.$techmap\vgaSI1.$lt$vgaSI.v:111$11 ($lt).
Removed top 31 bits (of 32) from port B of cell top.$techmap\vgaSI1.$ge$vgaSI.v:111$10 ($ge).
Removed top 31 bits (of 32) from mux cell top.$techmap\vgaSI1.$ternary$vgaSI.v:110$9 ($mux).
Removed top 25 bits (of 32) from port B of cell top.$techmap\vgaSI1.$lt$vgaSI.v:110$7 ($lt).
Removed top 26 bits (of 32) from port B of cell top.$techmap\vgaSI1.$ge$vgaSI.v:110$6 ($ge).
Removed top 31 bits (of 32) from port B of cell top.$techmap\vgaSI1.$add$vgaSI.v:95$5 ($add).
Removed top 22 bits (of 32) from port Y of cell top.$techmap\vgaSI1.$add$vgaSI.v:95$5 ($add).
Removed top 23 bits (of 32) from port B of cell top.$techmap\vgaSI1.$lt$vgaSI.v:94$4 ($lt).
Removed top 31 bits (of 32) from port B of cell top.$techmap\vgaSI1.$add$vgaSI.v:86$3 ($add).
Removed top 22 bits (of 32) from port Y of cell top.$techmap\vgaSI1.$add$vgaSI.v:86$3 ($add).
Removed top 22 bits (of 32) from port B of cell top.$techmap\vgaSI1.$lt$vgaSI.v:85$2 ($lt).
Removed top 17 bits (of 21) from port B of cell top.$techmap\leftDetector.Timer1.$eq$timer.v:44$477 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$techmap\leftDetector.Timer1.$add$timer.v:43$476 ($add).
Removed top 11 bits (of 32) from port Y of cell top.$techmap\leftDetector.Timer1.$add$timer.v:43$476 ($add).
Removed top 17 bits (of 21) from port B of cell top.$techmap\rightDetector.Timer1.$eq$timer.v:44$477 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$techmap\rightDetector.Timer1.$add$timer.v:43$476 ($add).
Removed top 11 bits (of 32) from port Y of cell top.$techmap\rightDetector.Timer1.$add$timer.v:43$476 ($add).
Removed top 1 bits (of 2) from wire top.$techmap\leftDetector.$procmux$499_Y.
Removed top 11 bits (of 32) from wire top.$techmap\leftDetector.Timer1.$add$timer.v:43$476_Y.
Removed top 1 bits (of 2) from wire top.$techmap\rightDetector.$procmux$499_Y.
Removed top 11 bits (of 32) from wire top.$techmap\rightDetector.Timer1.$add$timer.v:43$476_Y.
Removed top 27 bits (of 32) from wire top.$techmap\ship1.$add$ship.v:46$462_Y.
Removed top 27 bits (of 32) from wire top.$techmap\ship1.$sub$ship.v:44$458_Y.
Removed top 27 bits (of 32) from wire top.$techmap\vgaSI1.$add$vgaSI.v:86$3_Y.
Removed top 22 bits (of 32) from wire top.$techmap\vgaSI1.$add$vgaSI.v:95$5_Y.
Removed top 22 bits (of 32) from wire top.$techmap\vgaSI1.$sub$vgaSI.v:134$20_Y.
Removed top 26 bits (of 32) from wire top.$techmap\vgaSI1.$sub$vgaSI.v:134$21_Y.
Removed top 22 bits (of 32) from wire top.$techmap\vgaSI1.$sub$vgaSI.v:134$22_Y.
Removed top 22 bits (of 32) from wire top.$techmap\vgaSI1.$sub$vgaSI.v:135$23_Y.
Removed top 22 bits (of 32) from wire top.$techmap\vgaSI1.$sub$vgaSI.v:135$24_Y.

7.7.7. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $techmap\leftDetector.Timer1.$add$timer.v:43$476 ($add).
  creating $macc model for $techmap\rightDetector.Timer1.$add$timer.v:43$476 ($add).
  creating $macc model for $techmap\ship1.$add$ship.v:46$462 ($add).
  creating $macc model for $techmap\ship1.$sub$ship.v:44$458 ($sub).
  creating $macc model for $techmap\vgaSI1.$add$vgaSI.v:86$3 ($add).
  creating $macc model for $techmap\vgaSI1.$add$vgaSI.v:95$5 ($add).
  creating $macc model for $techmap\vgaSI1.$sub$vgaSI.v:134$20 ($sub).
  creating $macc model for $techmap\vgaSI1.$sub$vgaSI.v:134$21 ($sub).
  creating $macc model for $techmap\vgaSI1.$sub$vgaSI.v:134$22 ($sub).
  creating $macc model for $techmap\vgaSI1.$sub$vgaSI.v:135$23 ($sub).
  creating $macc model for $techmap\vgaSI1.$sub$vgaSI.v:135$24 ($sub).
  creating $macc model for $techmap\vgaSI1.$sub$vgaSI.v:135$25 ($sub).
  merging $macc model for $techmap\vgaSI1.$sub$vgaSI.v:135$24 into $techmap\vgaSI1.$sub$vgaSI.v:135$25.
  merging $macc model for $techmap\vgaSI1.$sub$vgaSI.v:135$23 into $techmap\vgaSI1.$sub$vgaSI.v:135$25.
  merging $macc model for $techmap\vgaSI1.$sub$vgaSI.v:134$21 into $techmap\vgaSI1.$sub$vgaSI.v:134$22.
  merging $macc model for $techmap\vgaSI1.$sub$vgaSI.v:134$20 into $techmap\vgaSI1.$sub$vgaSI.v:134$22.
  creating $alu model for $macc $techmap\vgaSI1.$add$vgaSI.v:95$5.
  creating $alu model for $macc $techmap\vgaSI1.$add$vgaSI.v:86$3.
  creating $alu model for $macc $techmap\ship1.$sub$ship.v:44$458.
  creating $alu model for $macc $techmap\ship1.$add$ship.v:46$462.
  creating $alu model for $macc $techmap\rightDetector.Timer1.$add$timer.v:43$476.
  creating $alu model for $macc $techmap\leftDetector.Timer1.$add$timer.v:43$476.
  creating $macc cell for $techmap\vgaSI1.$sub$vgaSI.v:135$25: $auto$alumacc.cc:354:replace_macc$717
  creating $macc cell for $techmap\vgaSI1.$sub$vgaSI.v:134$22: $auto$alumacc.cc:354:replace_macc$718
  creating $alu model for $techmap\vgaSI1.$ge$vgaSI.v:110$6 ($ge): new $alu
  creating $alu model for $techmap\vgaSI1.$ge$vgaSI.v:111$10 ($ge): new $alu
  creating $alu model for $techmap\vgaSI1.$ge$vgaSI.v:112$14 ($ge): new $alu
  creating $alu model for $techmap\vgaSI1.$ge$vgaSI.v:112$15 ($ge): new $alu
  creating $alu model for $techmap\vgaSI1.$lt$vgaSI.v:110$7 ($lt): new $alu
  creating $alu model for $techmap\vgaSI1.$lt$vgaSI.v:111$11 ($lt): new $alu
  creating $alu model for $techmap\vgaSI1.$lt$vgaSI.v:85$2 ($lt): new $alu
  creating $alu model for $techmap\vgaSI1.$lt$vgaSI.v:94$4 ($lt): new $alu
  creating $alu cell for $techmap\vgaSI1.$lt$vgaSI.v:94$4: $auto$alumacc.cc:474:replace_alu$727
  creating $alu cell for $techmap\vgaSI1.$lt$vgaSI.v:85$2: $auto$alumacc.cc:474:replace_alu$738
  creating $alu cell for $techmap\vgaSI1.$lt$vgaSI.v:111$11: $auto$alumacc.cc:474:replace_alu$749
  creating $alu cell for $techmap\vgaSI1.$lt$vgaSI.v:110$7: $auto$alumacc.cc:474:replace_alu$760
  creating $alu cell for $techmap\vgaSI1.$ge$vgaSI.v:112$15: $auto$alumacc.cc:474:replace_alu$771
  creating $alu cell for $techmap\vgaSI1.$ge$vgaSI.v:112$14: $auto$alumacc.cc:474:replace_alu$780
  creating $alu cell for $techmap\vgaSI1.$ge$vgaSI.v:110$6: $auto$alumacc.cc:474:replace_alu$789
  creating $alu cell for $techmap\leftDetector.Timer1.$add$timer.v:43$476: $auto$alumacc.cc:474:replace_alu$798
  creating $alu cell for $techmap\rightDetector.Timer1.$add$timer.v:43$476: $auto$alumacc.cc:474:replace_alu$801
  creating $alu cell for $techmap\ship1.$add$ship.v:46$462: $auto$alumacc.cc:474:replace_alu$804
  creating $alu cell for $techmap\ship1.$sub$ship.v:44$458: $auto$alumacc.cc:474:replace_alu$807
  creating $alu cell for $techmap\vgaSI1.$add$vgaSI.v:86$3: $auto$alumacc.cc:474:replace_alu$810
  creating $alu cell for $techmap\vgaSI1.$ge$vgaSI.v:111$10: $auto$alumacc.cc:474:replace_alu$813
  creating $alu cell for $techmap\vgaSI1.$add$vgaSI.v:95$5: $auto$alumacc.cc:474:replace_alu$822
  created 14 $alu and 2 $macc cells.

7.7.8. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\formatVGA1.$memrd$\ship$formatVGA.v:174$150 ($memrd):
    Found 1 activation_patterns using ctrl signal { \vgaSI1.activevideo $techmap\formatVGA1.$logic_and$formatVGA.v:164$138_Y $techmap\formatVGA1.$logic_and$formatVGA.v:172$147_Y \clr }.
    No candidates found.
  Analyzing resource sharing options for $techmap\formatVGA1.$memrd$\invader$formatVGA.v:182$158 ($memrd):
    Found 1 activation_patterns using ctrl signal { \vgaSI1.activevideo $techmap\formatVGA1.$logic_and$formatVGA.v:164$138_Y $techmap\formatVGA1.$logic_and$formatVGA.v:172$147_Y $techmap\formatVGA1.$logic_and$formatVGA.v:180$156_Y \clr }.
    No candidates found.
  Analyzing resource sharing options for $techmap\formatVGA1.$memrd$\bullet$formatVGA.v:166$142 ($memrd):
    Found 1 activation_patterns using ctrl signal { \vgaSI1.activevideo $techmap\formatVGA1.$logic_and$formatVGA.v:164$138_Y \clr }.
    No candidates found.

7.7.9. Executing OPT pass (performing simple optimizations).

7.7.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $mux cell `$techmap\vgaSI1.$procmux$633' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\vgaSI1.$procmux$627' in module `top'.
Optimizing away select inverter for $mux cell `$techmap\vgaSI1.$procmux$630' in module `top'.

7.7.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\formatVGA1.$procmux$609
    Root of a mux tree: $techmap\leftDetector.$procmux$486
    Root of a mux tree: $techmap\leftDetector.$procmux$507 (pure)
    Root of a mux tree: $techmap\leftDetector.$procmux$516 (pure)
    Root of a mux tree: $techmap\leftDetector.Timer1.$procmux$480 (pure)
    Root of a mux tree: $techmap\leftDetector.Timer1.$procmux$483 (pure)
    Root of a mux tree: $techmap\rightDetector.$procmux$486
    Root of a mux tree: $techmap\rightDetector.$procmux$507 (pure)
    Root of a mux tree: $techmap\rightDetector.$procmux$516 (pure)
    Root of a mux tree: $techmap\rightDetector.Timer1.$procmux$480 (pure)
    Root of a mux tree: $techmap\rightDetector.Timer1.$procmux$483 (pure)
    Root of a mux tree: $techmap\ship1.$procmux$528 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$612 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$615 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$618 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$621 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$624 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$630 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$633 (pure)
    Root of a mux tree: $techmap\vgaSI1.$ternary$vgaSI.v:110$9 (pure)
    Root of a mux tree: $techmap\vgaSI1.$ternary$vgaSI.v:111$13 (pure)
    Root of a mux tree: $techmap\vgaSI1.$ternary$vgaSI.v:112$17 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$730: { $auto$alumacc.cc:490:replace_alu$728 [0] $auto$alumacc.cc:490:replace_alu$728 [1] $auto$alumacc.cc:490:replace_alu$728 [2] $auto$alumacc.cc:490:replace_alu$728 [3] $auto$alumacc.cc:490:replace_alu$728 [4] $auto$alumacc.cc:490:replace_alu$728 [5] $auto$alumacc.cc:490:replace_alu$728 [6] $auto$alumacc.cc:490:replace_alu$728 [7] $auto$alumacc.cc:490:replace_alu$728 [8] $auto$alumacc.cc:490:replace_alu$728 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$741: { $auto$alumacc.cc:490:replace_alu$739 [0] $auto$alumacc.cc:490:replace_alu$739 [1] $auto$alumacc.cc:490:replace_alu$739 [2] $auto$alumacc.cc:490:replace_alu$739 [3] $auto$alumacc.cc:490:replace_alu$739 [4] $auto$alumacc.cc:490:replace_alu$739 [5] $auto$alumacc.cc:490:replace_alu$739 [6] $auto$alumacc.cc:490:replace_alu$739 [7] $auto$alumacc.cc:490:replace_alu$739 [8] $auto$alumacc.cc:490:replace_alu$739 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$752: { $auto$alumacc.cc:490:replace_alu$750 [0] $auto$alumacc.cc:490:replace_alu$750 [1] $auto$alumacc.cc:490:replace_alu$750 [2] $auto$alumacc.cc:490:replace_alu$750 [3] $auto$alumacc.cc:490:replace_alu$750 [4] $auto$alumacc.cc:490:replace_alu$750 [5] $auto$alumacc.cc:490:replace_alu$750 [6] $auto$alumacc.cc:490:replace_alu$750 [7] $auto$alumacc.cc:490:replace_alu$750 [8] $auto$alumacc.cc:490:replace_alu$750 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$763: { $auto$alumacc.cc:490:replace_alu$761 [0] $auto$alumacc.cc:490:replace_alu$761 [1] $auto$alumacc.cc:490:replace_alu$761 [2] $auto$alumacc.cc:490:replace_alu$761 [3] $auto$alumacc.cc:490:replace_alu$761 [4] $auto$alumacc.cc:490:replace_alu$761 [5] $auto$alumacc.cc:490:replace_alu$761 [6] $auto$alumacc.cc:490:replace_alu$761 [7] $auto$alumacc.cc:490:replace_alu$761 [8] $auto$alumacc.cc:490:replace_alu$761 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$776: { $auto$alumacc.cc:490:replace_alu$772 [0] $auto$alumacc.cc:490:replace_alu$772 [1] $auto$alumacc.cc:490:replace_alu$772 [2] $auto$alumacc.cc:490:replace_alu$772 [3] $auto$alumacc.cc:490:replace_alu$772 [4] $auto$alumacc.cc:490:replace_alu$772 [5] $auto$alumacc.cc:490:replace_alu$772 [6] $auto$alumacc.cc:490:replace_alu$772 [7] $auto$alumacc.cc:490:replace_alu$772 [8] $auto$alumacc.cc:490:replace_alu$772 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$785: { $auto$alumacc.cc:490:replace_alu$781 [0] $auto$alumacc.cc:490:replace_alu$781 [1] $auto$alumacc.cc:490:replace_alu$781 [2] $auto$alumacc.cc:490:replace_alu$781 [3] $auto$alumacc.cc:490:replace_alu$781 [4] $auto$alumacc.cc:490:replace_alu$781 [5] $auto$alumacc.cc:490:replace_alu$781 [6] $auto$alumacc.cc:490:replace_alu$781 [7] $auto$alumacc.cc:490:replace_alu$781 [8] $auto$alumacc.cc:490:replace_alu$781 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$794: { $auto$alumacc.cc:490:replace_alu$790 [0] $auto$alumacc.cc:490:replace_alu$790 [1] $auto$alumacc.cc:490:replace_alu$790 [2] $auto$alumacc.cc:490:replace_alu$790 [3] $auto$alumacc.cc:490:replace_alu$790 [4] $auto$alumacc.cc:490:replace_alu$790 [5] $auto$alumacc.cc:490:replace_alu$790 [6] $auto$alumacc.cc:490:replace_alu$790 [7] $auto$alumacc.cc:490:replace_alu$790 [8] $auto$alumacc.cc:490:replace_alu$790 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$818: { $auto$alumacc.cc:490:replace_alu$814 [0] $auto$alumacc.cc:490:replace_alu$814 [1] $auto$alumacc.cc:490:replace_alu$814 [2] $auto$alumacc.cc:490:replace_alu$814 [3] $auto$alumacc.cc:490:replace_alu$814 [4] $auto$alumacc.cc:490:replace_alu$814 [5] $auto$alumacc.cc:490:replace_alu$814 [6] $auto$alumacc.cc:490:replace_alu$814 [7] $auto$alumacc.cc:490:replace_alu$814 [8] $auto$alumacc.cc:490:replace_alu$814 [9] }
  Optimizing cells in module \top.
Performed a total of 8 changes.

7.7.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.7.9.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$747'.
  removing unused `$not' cell `$auto$alumacc.cc:58:get_gt$736'.
  removing unused `$sub' cell `$techmap\vgaSI1.$sub$vgaSI.v:135$24'.
  removing unused `$sub' cell `$techmap\vgaSI1.$sub$vgaSI.v:135$23'.
  removing unused `$sub' cell `$techmap\vgaSI1.$sub$vgaSI.v:134$21'.
  removing unused `$sub' cell `$techmap\vgaSI1.$sub$vgaSI.v:134$20'.
  removed 30 unused temporary wires.
Removed 66 unused cells and 655 unused wires.

7.7.9.8. Executing OPT_EXPR pass (perform const folding).

7.7.9.9. Rerunning OPT passes. (Maybe there is more to do..)

7.7.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\formatVGA1.$procmux$609
    Root of a mux tree: $techmap\leftDetector.$procmux$486
    Root of a mux tree: $techmap\leftDetector.$procmux$507 (pure)
    Root of a mux tree: $techmap\leftDetector.$procmux$516 (pure)
    Root of a mux tree: $techmap\leftDetector.Timer1.$procmux$480 (pure)
    Root of a mux tree: $techmap\leftDetector.Timer1.$procmux$483 (pure)
    Root of a mux tree: $techmap\rightDetector.$procmux$486
    Root of a mux tree: $techmap\rightDetector.$procmux$507 (pure)
    Root of a mux tree: $techmap\rightDetector.$procmux$516 (pure)
    Root of a mux tree: $techmap\rightDetector.Timer1.$procmux$480 (pure)
    Root of a mux tree: $techmap\rightDetector.Timer1.$procmux$483 (pure)
    Root of a mux tree: $techmap\ship1.$procmux$528 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$612 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$615 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$618 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$621 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$624 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$630 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$633 (pure)
    Root of a mux tree: $techmap\vgaSI1.$ternary$vgaSI.v:110$9 (pure)
    Root of a mux tree: $techmap\vgaSI1.$ternary$vgaSI.v:111$13 (pure)
    Root of a mux tree: $techmap\vgaSI1.$ternary$vgaSI.v:112$17 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.7.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.7.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.7.9.13. Executing OPT_RMDFF pass (remove dff with constant values).

7.7.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 66 unused cells and 655 unused wires.

7.7.9.15. Executing OPT_EXPR pass (perform const folding).

7.7.9.16. Finished OPT passes. (There is nothing left to do.)

7.7.10. Executing FSM pass (extract and optimize FSM).

7.7.10.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.leftDetector.currentState as FSM state register:
    Register has an initialization value.Not marking top.rightDetector.currentState as FSM state register:
    Register has an initialization value.

7.7.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.7.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 66 unused cells and 655 unused wires.

7.7.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.7.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.7.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.7.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.7.11. Executing OPT pass (performing simple optimizations).

7.7.11.1. Executing OPT_EXPR pass (perform const folding).

7.7.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.7.11.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 66 unused cells and 655 unused wires.

7.7.11.5. Finished fast OPT passes.

7.7.12. Executing MEMORY pass.

7.7.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\formatVGA1.$memrd$\bullet$formatVGA.v:166$142' in module `\top': merged address $dff to cell.
Checking cell `$techmap\formatVGA1.$memrd$\invader$formatVGA.v:182$158' in module `\top': merged address $dff to cell.
Checking cell `$techmap\formatVGA1.$memrd$\ship$formatVGA.v:174$150' in module `\top': merged address $dff to cell.

7.7.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 66 unused cells and 655 unused wires.

7.7.12.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 66 unused cells and 655 unused wires.

7.7.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\formatVGA1.bullet' in module `\top':
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:107$227 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:108$228 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:109$229 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:110$230 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:111$231 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:112$232 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:113$233 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:114$234 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:115$235 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:116$236 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:117$237 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:118$238 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:119$239 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:120$240 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:121$241 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:122$242 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:123$243 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:124$244 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:125$245 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:126$246 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:127$247 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:128$248 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:129$249 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:130$250 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:131$251 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:132$252 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:133$253 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:134$254 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:135$255 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:136$256 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:137$257 ($meminit)
  $techmap\formatVGA1.$meminit$\bullet$formatVGA.v:138$258 ($meminit)
  $techmap\formatVGA1.$memrd$\bullet$formatVGA.v:166$142 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\formatVGA1.invader' in module `\top':
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:40$163 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:41$164 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:42$165 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:43$166 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:44$167 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:45$168 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:46$169 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:47$170 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:48$171 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:49$172 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:50$173 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:51$174 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:52$175 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:53$176 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:54$177 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:55$178 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:56$179 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:57$180 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:58$181 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:59$182 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:60$183 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:61$184 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:62$185 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:63$186 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:64$187 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:65$188 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:66$189 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:67$190 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:68$191 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:69$192 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:70$193 ($meminit)
  $techmap\formatVGA1.$meminit$\invader$formatVGA.v:71$194 ($meminit)
  $techmap\formatVGA1.$memrd$\invader$formatVGA.v:182$158 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\formatVGA1.ship' in module `\top':
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:73$195 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:74$196 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:75$197 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:76$198 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:77$199 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:78$200 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:79$201 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:80$202 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:81$203 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:82$204 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:83$205 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:84$206 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:85$207 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:86$208 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:87$209 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:88$210 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:89$211 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:90$212 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:91$213 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:92$214 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:93$215 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:94$216 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:95$217 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:96$218 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:97$219 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:98$220 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:99$221 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:100$222 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:101$223 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:102$224 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:103$225 ($meminit)
  $techmap\formatVGA1.$meminit$\ship$formatVGA.v:104$226 ($meminit)
  $techmap\formatVGA1.$memrd$\ship$formatVGA.v:174$150 ($memrd)

7.7.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 66 unused cells and 655 unused wires.

7.8. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.formatVGA1.bullet:
  Properties: ports=1 bits=1024 rports=1 wports=0 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \vgaSI1.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \vgaSI1.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \vgaSI1.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 3 rules:
    Efficiency for rule 2.2: efficiency=3, cells=8, acells=1
    Efficiency for rule 2.1: efficiency=6, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=2, acells=1
    Selected rule 1.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \vgaSI1.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: formatVGA1.bullet.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: formatVGA1.bullet.1.0.0
Processing top.formatVGA1.invader:
  Properties: ports=1 bits=1024 rports=1 wports=0 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \vgaSI1.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \vgaSI1.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \vgaSI1.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 3 rules:
    Efficiency for rule 2.2: efficiency=3, cells=8, acells=1
    Efficiency for rule 2.1: efficiency=6, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=2, acells=1
    Selected rule 1.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \vgaSI1.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: formatVGA1.invader.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: formatVGA1.invader.1.0.0
Processing top.formatVGA1.ship:
  Properties: ports=1 bits=1024 rports=1 wports=0 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \vgaSI1.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \vgaSI1.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \vgaSI1.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 3 rules:
    Efficiency for rule 2.2: efficiency=3, cells=8, acells=1
    Efficiency for rule 2.1: efficiency=6, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=2, acells=1
    Selected rule 1.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \vgaSI1.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: formatVGA1.ship.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: formatVGA1.ship.1.0.0

7.9. Executing TECHMAP pass (map to technology primitives).

7.9.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

7.9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K_M0'.
Parameter \CLKPOL2 = 1
Parameter \INIT = 4096'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000111111100000000000000000000000001111111000000000001111100000000000111110000000000001111000000000000111100000000000011110000000000001111000000000001111000000000011111100000000001111100000000000111100000000000011100000000000001100000000000000
Generating RTLIL representation for module `$paramod$6b5ffbc982ad58df39d1c66f80cf94ad09f4e9a7\$__ICE40_RAM4K_M0'.

7.9.3. Continuing TECHMAP pass.
Mapping top.formatVGA1.bullet.0.0.0 using $paramod$6b5ffbc982ad58df39d1c66f80cf94ad09f4e9a7\$__ICE40_RAM4K_M0.

7.9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K_M0'.
Parameter \CLKPOL2 = 1
Parameter \INIT = 4096'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011111000000000101111100000000000000000000000001111111000000000111111100000000011111100000000001111110000000000111111100000000011111100000000001111111000000000011111100000000001111110000000000011000000000000000101000000000000001010000000000000011
Generating RTLIL representation for module `$paramod$9f7e87edbc21036c0eb71212ce2aba52b9d1255a\$__ICE40_RAM4K_M0'.

7.9.5. Continuing TECHMAP pass.
Mapping top.formatVGA1.bullet.1.0.0 using $paramod$9f7e87edbc21036c0eb71212ce2aba52b9d1255a\$__ICE40_RAM4K_M0.

7.9.6. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K_M0'.
Parameter \CLKPOL2 = 1
Parameter \INIT = 4096'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000001111000000000000000011001100000000001100110000011111110011000001111111001100000111111111110000011111111111000001110011110000000111001111000000011111110000000001111111000000000000110000000000000011000000000000000011000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Generating RTLIL representation for module `$paramod$d1fb11e1bf04e77ef33a04e7e4a91a394390a5ce\$__ICE40_RAM4K_M0'.

7.9.7. Continuing TECHMAP pass.
Mapping top.formatVGA1.invader.0.0.0 using $paramod$d1fb11e1bf04e77ef33a04e7e4a91a394390a5ce\$__ICE40_RAM4K_M0.

7.9.8. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K_M0'.
Parameter \CLKPOL2 = 1
Parameter \INIT = 4096'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000111100000011001100000000001100110000000000110011111110000011001111111000001111111111100000111111111110000000111100111000000011110011100000000011111110000000001111111000000000001100000000000000110000000000001100000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Generating RTLIL representation for module `$paramod$88205fdd9a7bc4862f2bd627e5a232a32fed3d90\$__ICE40_RAM4K_M0'.

7.9.9. Continuing TECHMAP pass.
Mapping top.formatVGA1.invader.1.0.0 using $paramod$88205fdd9a7bc4862f2bd627e5a232a32fed3d90\$__ICE40_RAM4K_M0.

7.9.10. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K_M0'.
Parameter \CLKPOL2 = 1
Parameter \INIT = 4096'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx10000000000001101000000000000110100111100001111010011110000111101111111001111110111111100111111011111111111111101111111111111110111111111110011011111111111001101111111110000110111111111000011000011111100001100001111110000110000111111000011000011111100001100111111110000000011111111000000011111001100000001111100110000000111000011000000011100001100000001110000110000000111000011000000011100000000000001110000000000000111000000000000011100000000000001000000000000000100000000000000010000000000000001000000000000000
Generating RTLIL representation for module `$paramod$256a91b70a765398c43d1fc110036c47e2d38e3b\$__ICE40_RAM4K_M0'.

7.9.11. Continuing TECHMAP pass.
Mapping top.formatVGA1.ship.0.0.0 using $paramod$256a91b70a765398c43d1fc110036c47e2d38e3b\$__ICE40_RAM4K_M0.

7.9.12. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K_M0'.
Parameter \CLKPOL2 = 1
Parameter \INIT = 4096'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx01100000000000010110000000000001011110000111100101111000011110010111111001111111011111100111111101111111111111110111111111111111011001111111111101100111111111110110000111111111011000011111111101100001111110000110000111111000011000011111100001100001111110000000000111111110000000011111111000000001100111110000000110011111000000011000011100000001100001110000000110000111000000011000011100000000000001110000000000000111000000000000011100000000000001110000000000000001000000000000000100000000000000010000000000000001
Generating RTLIL representation for module `$paramod$312e28caa6f69a8aab5ffb5d0f33b08f9c63e994\$__ICE40_RAM4K_M0'.

7.9.13. Continuing TECHMAP pass.
Mapping top.formatVGA1.ship.1.0.0 using $paramod$312e28caa6f69a8aab5ffb5d0f33b08f9c63e994\$__ICE40_RAM4K_M0.

7.9.14. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K'.
Parameter \READ_MODE = 0
Parameter \WRITE_MODE = 0
Parameter \NEGCLK_R = 1'0
Parameter \NEGCLK_W = 1'0
Parameter \INIT_0 = 256'1111111000000000111111100000000000000000000000001111111000000000001111100000000000111110000000000001111000000000000111100000000000011110000000000001111000000000001111000000000011111100000000001111100000000000111100000000000011100000000000001100000000000000
Parameter \INIT_1 = 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \INIT_2 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_3 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_4 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_5 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_6 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_7 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_8 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_9 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_A = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_B = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_C = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_D = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_E = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_F = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Generating RTLIL representation for module `$paramod$fa71fc367685f7eb0db231ad45a93b44514f4b89\$__ICE40_RAM4K'.

7.9.15. Continuing TECHMAP pass.
Mapping top.formatVGA1.bullet.0.0.0 using $paramod$fa71fc367685f7eb0db231ad45a93b44514f4b89\$__ICE40_RAM4K.

7.9.16. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K'.
Parameter \READ_MODE = 0
Parameter \WRITE_MODE = 0
Parameter \NEGCLK_R = 1'0
Parameter \NEGCLK_W = 1'0
Parameter \INIT_0 = 256'0000000001011111000000000101111100000000000000000000000001111111000000000111111100000000011111100000000001111110000000000111111100000000011111100000000001111111000000000011111100000000001111110000000000011000000000000000101000000000000001010000000000000011
Parameter \INIT_1 = 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \INIT_2 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_3 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_4 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_5 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_6 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_7 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_8 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_9 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_A = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_B = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_C = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_D = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_E = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_F = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Generating RTLIL representation for module `$paramod$445dc26024cca716a89e3b9c84e8ced7fe62f113\$__ICE40_RAM4K'.

7.9.17. Continuing TECHMAP pass.
Mapping top.formatVGA1.bullet.1.0.0 using $paramod$445dc26024cca716a89e3b9c84e8ced7fe62f113\$__ICE40_RAM4K.

7.9.18. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K'.
Parameter \READ_MODE = 0
Parameter \WRITE_MODE = 0
Parameter \NEGCLK_R = 1'0
Parameter \NEGCLK_W = 1'0
Parameter \INIT_0 = 256'1110011110000000111001111000000011111110000000001111111000000000000110000000000000011000000000000000011000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \INIT_1 = 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000111100000000000000001100110000000000110011000001111111001100000111111100110000011111111111000001111111111100000
Parameter \INIT_2 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_3 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_4 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_5 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_6 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_7 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_8 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_9 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_A = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_B = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_C = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_D = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_E = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_F = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Generating RTLIL representation for module `$paramod$7081b1065a694a1d2a155cffc748b0c25d024177\$__ICE40_RAM4K'.

7.9.19. Continuing TECHMAP pass.
Mapping top.formatVGA1.invader.0.0.0 using $paramod$7081b1065a694a1d2a155cffc748b0c25d024177\$__ICE40_RAM4K.

7.9.20. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K'.
Parameter \READ_MODE = 0
Parameter \WRITE_MODE = 0
Parameter \NEGCLK_R = 1'0
Parameter \NEGCLK_W = 1'0
Parameter \INIT_0 = 256'0000000111100111000000011110011100000000011111110000000001111111000000000001100000000000000110000000000001100000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Parameter \INIT_1 = 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000011110000001100110000000000110011000000000011001111111000001100111111100000111111111110000011111111111
Parameter \INIT_2 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_3 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_4 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_5 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_6 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_7 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_8 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_9 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_A = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_B = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_C = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_D = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_E = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_F = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Generating RTLIL representation for module `$paramod$6773039151f1cadea582a4505fa1659fed72f154\$__ICE40_RAM4K'.

7.9.21. Continuing TECHMAP pass.
Mapping top.formatVGA1.invader.1.0.0 using $paramod$6773039151f1cadea582a4505fa1659fed72f154\$__ICE40_RAM4K.

7.9.22. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K'.
Parameter \READ_MODE = 0
Parameter \WRITE_MODE = 0
Parameter \NEGCLK_R = 1'0
Parameter \NEGCLK_W = 1'0
Parameter \INIT_0 = 256'0111111110000000011111111000000011111001100000001111100110000000111000011000000011100001100000001110000110000000111000011000000011100000000000001110000000000000111000000000000011100000000000001000000000000000100000000000000010000000000000001000000000000000
Parameter \INIT_1 = 256'1000000000000110100000000000011010011110000111101001111000011110111111100111111011111110011111101111111111111110111111111111111011111111111001101111111111100110111111111000011011111111100001100001111110000110000111111000011000011111100001100001111110000110
Parameter \INIT_2 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_3 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_4 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_5 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_6 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_7 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_8 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_9 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_A = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_B = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_C = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_D = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_E = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_F = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Generating RTLIL representation for module `$paramod$d1f85eba73dfdf5d886dc2708629231057b805ec\$__ICE40_RAM4K'.

7.9.23. Continuing TECHMAP pass.
Mapping top.formatVGA1.ship.0.0.0 using $paramod$d1f85eba73dfdf5d886dc2708629231057b805ec\$__ICE40_RAM4K.

7.9.24. Executing AST frontend in derive mode using pre-parsed AST for module `\$__ICE40_RAM4K'.
Parameter \READ_MODE = 0
Parameter \WRITE_MODE = 0
Parameter \NEGCLK_R = 1'0
Parameter \NEGCLK_W = 1'0
Parameter \INIT_0 = 256'0000000111111110000000011111111000000001100111110000000110011111000000011000011100000001100001110000000110000111000000011000011100000000000001110000000000000111000000000000011100000000000001110000000000000001000000000000000100000000000000010000000000000001
Parameter \INIT_1 = 256'0110000000000001011000000000000101111000011110010111100001111001011111100111111101111110011111110111111111111111011111111111111101100111111111110110011111111111011000011111111101100001111111110110000111111000011000011111100001100001111110000110000111111000
Parameter \INIT_2 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_3 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_4 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_5 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_6 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_7 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_8 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_9 = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_A = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_B = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_C = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_D = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_E = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Parameter \INIT_F = 256'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Generating RTLIL representation for module `$paramod$0f805309ccd8d10a691829a68f135802e335af29\$__ICE40_RAM4K'.

7.9.25. Continuing TECHMAP pass.
Mapping top.formatVGA1.ship.1.0.0 using $paramod$0f805309ccd8d10a691829a68f135802e335af29\$__ICE40_RAM4K.
No more expansions possible.

7.10. Executing OPT pass (performing simple optimizations).

7.10.1. Executing OPT_EXPR pass (perform const folding).
Replacing $mux cell `$techmap\leftDetector.$procmux$499' (mux_sel01) in module `\top' with constant driver `$auto$wreduce.cc:347:run$704 [0] = \left'.
Replacing $mux cell `$techmap\leftDetector.$procmux$507' (mux_sel01) in module `\top' with constant driver `$techmap\leftDetector.$0\detected[0:0] = $techmap\leftDetector.$procmux$497_CMP'.
Replacing $mux cell `$techmap\rightDetector.$procmux$499' (mux_sel01) in module `\top' with constant driver `$auto$wreduce.cc:347:run$706 [0] = \right'.
Replacing $mux cell `$techmap\rightDetector.$procmux$507' (mux_sel01) in module `\top' with constant driver `$techmap\rightDetector.$0\detected[0:0] = $techmap\rightDetector.$procmux$497_CMP'.
Replacing port A of $reduce_or cell `$techmap$techmap854\formatVGA1.ship.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$853' in module `\top' with shorter expression: 16'0000000000000000 -> 1'0
Replacing $reduce_or cell `$techmap$techmap854\formatVGA1.ship.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$853' (1'0) in module `\top' with constant driver `$techmap$techmap854\formatVGA1.ship.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$853_Y = 1'0'.
Replacing $not cell `$techmap$techmap854\formatVGA1.ship.1.0.0.$not$/usr/local/bin/../share/yosys/ice40/brams_map.v:220$852' in module `top' with cells using grouped bits:
  New cell `$auto$opt_expr.cc:158:group_cell_inputs$862': A=1'0
Replacing $not cell `$techmap$techmap842\formatVGA1.bullet.1.0.0.$not$/usr/local/bin/../share/yosys/ice40/brams_map.v:220$840' in module `top' with cells using grouped bits:
  New cell `$auto$opt_expr.cc:158:group_cell_inputs$864': A=1'0
Replacing port A of $reduce_or cell `$techmap$techmap842\formatVGA1.bullet.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$841' in module `\top' with shorter expression: 16'0000000000000000 -> 1'0
Replacing $reduce_or cell `$techmap$techmap842\formatVGA1.bullet.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$841' (1'0) in module `\top' with constant driver `$techmap$techmap842\formatVGA1.bullet.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$841_Y = 1'0'.
Replacing $not cell `$techmap$techmap845\formatVGA1.invader.0.0.0.$not$/usr/local/bin/../share/yosys/ice40/brams_map.v:220$843' in module `top' with cells using grouped bits:
  New cell `$auto$opt_expr.cc:158:group_cell_inputs$866': A=1'0
Replacing port A of $reduce_or cell `$techmap$techmap845\formatVGA1.invader.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$844' in module `\top' with shorter expression: 16'0000000000000000 -> 1'0
Replacing $reduce_or cell `$techmap$techmap845\formatVGA1.invader.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$844' (1'0) in module `\top' with constant driver `$techmap$techmap845\formatVGA1.invader.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$844_Y = 1'0'.
Replacing $not cell `$techmap$techmap839\formatVGA1.bullet.0.0.0.$not$/usr/local/bin/../share/yosys/ice40/brams_map.v:220$837' in module `top' with cells using grouped bits:
  New cell `$auto$opt_expr.cc:158:group_cell_inputs$868': A=1'0
Replacing port A of $reduce_or cell `$techmap$techmap839\formatVGA1.bullet.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$838' in module `\top' with shorter expression: 16'0000000000000000 -> 1'0
Replacing $reduce_or cell `$techmap$techmap839\formatVGA1.bullet.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$838' (1'0) in module `\top' with constant driver `$techmap$techmap839\formatVGA1.bullet.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$838_Y = 1'0'.
Replacing port A of $reduce_or cell `$techmap$techmap848\formatVGA1.invader.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$847' in module `\top' with shorter expression: 16'0000000000000000 -> 1'0
Replacing $reduce_or cell `$techmap$techmap848\formatVGA1.invader.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$847' (1'0) in module `\top' with constant driver `$techmap$techmap848\formatVGA1.invader.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$847_Y = 1'0'.
Replacing $not cell `$techmap$techmap848\formatVGA1.invader.1.0.0.$not$/usr/local/bin/../share/yosys/ice40/brams_map.v:220$846' in module `top' with cells using grouped bits:
  New cell `$auto$opt_expr.cc:158:group_cell_inputs$870': A=1'0
Replacing $mux cell `$techmap\vgaSI1.$ternary$vgaSI.v:112$17' (mux_sel01) in module `\top' with constant driver `\vgaSI1.activevideo = $techmap\vgaSI1.$logic_and$vgaSI.v:112$16_Y'.
Replacing port A of $reduce_or cell `$techmap$techmap851\formatVGA1.ship.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$850' in module `\top' with shorter expression: 16'0000000000000000 -> 1'0
Replacing $reduce_or cell `$techmap$techmap851\formatVGA1.ship.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$850' (1'0) in module `\top' with constant driver `$techmap$techmap851\formatVGA1.ship.0.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:222$850_Y = 1'0'.
Replacing $not cell `$techmap$techmap851\formatVGA1.ship.0.0.0.$not$/usr/local/bin/../share/yosys/ice40/brams_map.v:220$849' in module `top' with cells using grouped bits:
  New cell `$auto$opt_expr.cc:158:group_cell_inputs$872': A=1'0
Replacing $mux cell `$techmap\leftDetector.Timer1.$procmux$483' (mux_sel01) in module `\top' with constant driver `$techmap\leftDetector.Timer1.$0\q[0:0] = $techmap\leftDetector.Timer1.$eq$timer.v:44$477_Y'.
Replacing $mux cell `$techmap\rightDetector.Timer1.$procmux$483' (mux_sel01) in module `\top' with constant driver `$techmap\rightDetector.Timer1.$0\q[0:0] = $techmap\rightDetector.Timer1.$eq$timer.v:44$477_Y'.
Replacing $not cell `$auto$opt_expr.cc:158:group_cell_inputs$866' (1'0) in module `\top' with constant driver `$auto$opt_expr.cc:145:group_cell_inputs$865 = 1'1'.
Replacing $not cell `$auto$opt_expr.cc:158:group_cell_inputs$868' (1'0) in module `\top' with constant driver `$auto$opt_expr.cc:145:group_cell_inputs$867 = 1'1'.
Replacing $not cell `$auto$opt_expr.cc:158:group_cell_inputs$864' (1'0) in module `\top' with constant driver `$auto$opt_expr.cc:145:group_cell_inputs$863 = 1'1'.
Replacing $not cell `$auto$opt_expr.cc:158:group_cell_inputs$862' (1'0) in module `\top' with constant driver `$auto$opt_expr.cc:145:group_cell_inputs$861 = 1'1'.
Replacing $not cell `$auto$opt_expr.cc:158:group_cell_inputs$870' (1'0) in module `\top' with constant driver `$auto$opt_expr.cc:145:group_cell_inputs$869 = 1'1'.
Replacing $not cell `$auto$opt_expr.cc:158:group_cell_inputs$872' (1'0) in module `\top' with constant driver `$auto$opt_expr.cc:145:group_cell_inputs$871 = 1'1'.

7.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.10.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removed 153 unused temporary wires.
Removed 66 unused cells and 808 unused wires.

7.10.5. Finished fast OPT passes.

7.11. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

7.12. Executing OPT pass (performing simple optimizations).

7.12.1. Executing OPT_EXPR pass (perform const folding).

7.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\formatVGA1.$procmux$609
    Root of a mux tree: $techmap\leftDetector.$procmux$486
    Root of a mux tree: $techmap\leftDetector.$procmux$516 (pure)
    Root of a mux tree: $techmap\leftDetector.Timer1.$procmux$480 (pure)
    Root of a mux tree: $techmap\rightDetector.$procmux$486
    Root of a mux tree: $techmap\rightDetector.$procmux$516 (pure)
    Root of a mux tree: $techmap\rightDetector.Timer1.$procmux$480 (pure)
    Root of a mux tree: $techmap\ship1.$procmux$528 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$612 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$615 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$618 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$621 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$624 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$630 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$633 (pure)
    Root of a mux tree: $techmap\vgaSI1.$ternary$vgaSI.v:110$9 (pure)
    Root of a mux tree: $techmap\vgaSI1.$ternary$vgaSI.v:111$13 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\formatVGA1.$procmux$588:
      Old ports: A=3'000, B=3'111, Y=$techmap\formatVGA1.$procmux$588_Y
      New ports: A=1'0, B=1'1, Y=$techmap\formatVGA1.$procmux$588_Y [0]
      New connections: $techmap\formatVGA1.$procmux$588_Y [2:1] = { $techmap\formatVGA1.$procmux$588_Y [0] $techmap\formatVGA1.$procmux$588_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\formatVGA1.$procmux$593:
      Old ports: A=3'000, B=3'101, Y=$techmap\formatVGA1.$procmux$593_Y
      New ports: A=1'0, B=1'1, Y=$techmap\formatVGA1.$procmux$593_Y [0]
      New connections: $techmap\formatVGA1.$procmux$593_Y [2:1] = { $techmap\formatVGA1.$procmux$593_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\formatVGA1.$procmux$599:
      Old ports: A=3'000, B=3'100, Y=$techmap\formatVGA1.$procmux$599_Y
      New ports: A=1'0, B=1'1, Y=$techmap\formatVGA1.$procmux$599_Y [2]
      New connections: $techmap\formatVGA1.$procmux$599_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\formatVGA1.$procmux$605:
      Old ports: A=3'000, B=3'110, Y=$techmap\formatVGA1.$procmux$605_Y
      New ports: A=1'0, B=1'1, Y=$techmap\formatVGA1.$procmux$605_Y [1]
      New connections: { $techmap\formatVGA1.$procmux$605_Y [2] $techmap\formatVGA1.$procmux$605_Y [0] } = { $techmap\formatVGA1.$procmux$605_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\leftDetector.$procmux$486:
      Old ports: A=2'00, B=2'10, Y=$techmap\leftDetector.$procmux$486_Y
      New ports: A=1'0, B=1'1, Y=$techmap\leftDetector.$procmux$486_Y [1]
      New connections: $techmap\leftDetector.$procmux$486_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\rightDetector.$procmux$486:
      Old ports: A=2'00, B=2'10, Y=$techmap\rightDetector.$procmux$486_Y
      New ports: A=1'0, B=1'1, Y=$techmap\rightDetector.$procmux$486_Y [1]
      New connections: $techmap\rightDetector.$procmux$486_Y [0] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\formatVGA1.$procmux$595:
      Old ports: A=3'000, B=$techmap\formatVGA1.$procmux$593_Y, Y=$techmap\formatVGA1.$procmux$595_Y
      New ports: A=1'0, B=$techmap\formatVGA1.$procmux$593_Y [0], Y=$techmap\formatVGA1.$procmux$595_Y [0]
      New connections: $techmap\formatVGA1.$procmux$595_Y [2:1] = { $techmap\formatVGA1.$procmux$595_Y [0] 1'0 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\formatVGA1.$procmux$601:
      Old ports: A=$techmap\formatVGA1.$procmux$595_Y, B={ $techmap\formatVGA1.$procmux$599_Y [2] 2'00 }, Y=$techmap\formatVGA1.$procmux$601_Y
      New ports: A={ $techmap\formatVGA1.$procmux$595_Y [0] $techmap\formatVGA1.$procmux$595_Y [0] }, B={ $techmap\formatVGA1.$procmux$599_Y [2] 1'0 }, Y={ $techmap\formatVGA1.$procmux$601_Y [2] $techmap\formatVGA1.$procmux$601_Y [0] }
      New connections: $techmap\formatVGA1.$procmux$601_Y [1] = 1'0
  Optimizing cells in module \top.
Performed a total of 8 changes.

7.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.12.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 66 unused cells and 808 unused wires.

7.12.8. Executing OPT_EXPR pass (perform const folding).

7.12.9. Rerunning OPT passes. (Maybe there is more to do..)

7.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\formatVGA1.$procmux$609
    Root of a mux tree: $techmap\leftDetector.$procmux$486
    Root of a mux tree: $techmap\leftDetector.$procmux$516 (pure)
    Root of a mux tree: $techmap\leftDetector.Timer1.$procmux$480 (pure)
    Root of a mux tree: $techmap\rightDetector.$procmux$486
    Root of a mux tree: $techmap\rightDetector.$procmux$516 (pure)
    Root of a mux tree: $techmap\rightDetector.Timer1.$procmux$480 (pure)
    Root of a mux tree: $techmap\ship1.$procmux$528 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$612 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$615 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$618 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$621 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$624 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$630 (pure)
    Root of a mux tree: $techmap\vgaSI1.$procmux$633 (pure)
    Root of a mux tree: $techmap\vgaSI1.$ternary$vgaSI.v:110$9 (pure)
    Root of a mux tree: $techmap\vgaSI1.$ternary$vgaSI.v:111$13 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

7.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.12.13. Executing OPT_RMDFF pass (remove dff with constant values).

7.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 66 unused cells and 808 unused wires.

7.12.15. Executing OPT_EXPR pass (perform const folding).

7.12.16. Finished OPT passes. (There is nothing left to do.)

7.13. Executing TECHMAP pass (map to technology primitives).

7.13.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.13.2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

7.13.3. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 5
Parameter \B_WIDTH = 10
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=10\Y_WIDTH=10'.

7.13.4. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:474:replace_alu$771 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$techmap\leftDetector.$procdff$695 ($dff) with simplemap.
Mapping top.$techmap\leftDetector.$auto$proc_dlatch.cc:409:proc_dlatch$663 ($dlatch) with simplemap.
Mapping top.$techmap\leftDetector.$auto$proc_dlatch.cc:409:proc_dlatch$661 ($not) with simplemap.
Mapping top.$techmap\leftDetector.$auto$proc_dlatch.cc:251:make_hold$657 ($and) with simplemap.
Mapping top.$techmap\leftDetector.$auto$proc_dlatch.cc:251:make_hold$653 ($and) with simplemap.
Mapping top.$techmap\leftDetector.$auto$proc_dlatch.cc:251:make_hold$649 ($and) with simplemap.
Mapping top.$techmap\leftDetector.$auto$proc_dlatch.cc:238:make_hold$641 ($not) with simplemap.
Mapping top.$techmap\leftDetector.$auto$proc_dlatch.cc:238:make_hold$639 ($not) with simplemap.
Mapping top.$techmap\leftDetector.$auto$proc_dlatch.cc:238:make_hold$637 ($not) with simplemap.
Mapping top.$techmap\leftDetector.$auto$proc_dlatch.cc:238:make_hold$635 ($not) with simplemap.
Mapping top.$techmap\leftDetector.$procmux$516 ($mux) with simplemap.
Mapping top.$auto$alumacc.cc:354:replace_macc$718 ($macc) with maccmap.
  add \vgaSI1.hc (10 bits, unsigned)
  add 10'1101000000 (10 bits, unsigned)
Mapping top.$techmap\leftDetector.$procmux$501_CMP0 ($logic_not) with simplemap.
Mapping top.$techmap\leftDetector.$procmux$497_CMP0 ($eq) with simplemap.
Mapping top.$techmap\leftDetector.$procmux$496_CMP0 ($eq) with simplemap.
Mapping top.$techmap\leftDetector.$procmux$494 ($mux) with simplemap.

7.13.5. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 2
Parameter \S_WIDTH = 4
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=2\S_WIDTH=4'.

7.13.6. Continuing TECHMAP pass.
Mapping top.$techmap\leftDetector.$procmux$488 using $paramod\_90_pmux\WIDTH=2\S_WIDTH=4.
Mapping top.$techmap\leftDetector.$procmux$489_CMP0 ($eq) with simplemap.
Mapping top.$techmap\leftDetector.$procmux$486 ($mux) with simplemap.
Mapping top.$techmap\rightDetector.$procdff$695 ($dff) with simplemap.
Mapping top.$techmap\rightDetector.$auto$proc_dlatch.cc:409:proc_dlatch$663 ($dlatch) with simplemap.
Mapping top.$techmap\rightDetector.$auto$proc_dlatch.cc:409:proc_dlatch$661 ($not) with simplemap.
Mapping top.$techmap\rightDetector.$auto$proc_dlatch.cc:251:make_hold$657 ($and) with simplemap.
Mapping top.$techmap\rightDetector.$auto$proc_dlatch.cc:251:make_hold$653 ($and) with simplemap.
Mapping top.$techmap\rightDetector.$auto$proc_dlatch.cc:251:make_hold$649 ($and) with simplemap.
Mapping top.$techmap\rightDetector.$auto$proc_dlatch.cc:238:make_hold$641 ($not) with simplemap.
Mapping top.$techmap\rightDetector.$auto$proc_dlatch.cc:238:make_hold$639 ($not) with simplemap.
Mapping top.$techmap\rightDetector.$auto$proc_dlatch.cc:238:make_hold$637 ($not) with simplemap.
Mapping top.$techmap\rightDetector.$auto$proc_dlatch.cc:238:make_hold$635 ($not) with simplemap.
Mapping top.$techmap\rightDetector.$procmux$516 ($mux) with simplemap.
Mapping top.$auto$alumacc.cc:354:replace_macc$717 ($macc) with maccmap.
  add \vgaSI1.vc (10 bits, unsigned)
  add 10'1111100011 (10 bits, unsigned)
Mapping top.$techmap\rightDetector.$procmux$501_CMP0 ($logic_not) with simplemap.
Mapping top.$techmap\rightDetector.$procmux$497_CMP0 ($eq) with simplemap.
Mapping top.$techmap\rightDetector.$procmux$496_CMP0 ($eq) with simplemap.
Mapping top.$techmap\rightDetector.$procmux$494 ($mux) with simplemap.
Mapping top.$techmap\rightDetector.$procmux$488 using $paramod\_90_pmux\WIDTH=2\S_WIDTH=4.
Mapping top.$techmap\rightDetector.$procmux$489_CMP0 ($eq) with simplemap.
Mapping top.$techmap\rightDetector.$procmux$486 ($mux) with simplemap.
Mapping top.$techmap\ship1.$procmux$528 ($mux) with simplemap.
Mapping top.$techmap\ship1.$procdff$696 ($dff) with simplemap.
Mapping top.$techmap\ship1.$procmux$523 ($mux) with simplemap.
Mapping top.$techmap\ship1.$procmux$520 ($mux) with simplemap.
Mapping top.$techmap\ship1.$logic_and$ship.v:45$461 ($logic_and) with simplemap.
Mapping top.$techmap\ship1.$ne$ship.v:45$460 ($ne) with simplemap.
Mapping top.$techmap\ship1.$logic_and$ship.v:43$457 ($logic_and) with simplemap.
Mapping top.$techmap\ship1.$ne$ship.v:43$456 ($reduce_bool) with simplemap.

7.13.7. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 10
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10'.

7.13.8. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:474:replace_alu$822 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$auto$alumacc.cc:509:replace_alu$820 ($reduce_or) with simplemap.
Mapping top.$auto$alumacc.cc:64:get_eq$818 ($reduce_and) with simplemap.
Mapping top.$auto$alumacc.cc:78:get_cf$816 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$813 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$auto$alumacc.cc:474:replace_alu$810 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10.

7.13.9. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 5
Parameter \B_WIDTH = 1
Parameter \Y_WIDTH = 5
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5'.

7.13.10. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:474:replace_alu$807 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5.

7.13.11. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 5
Parameter \Y_WIDTH = 5
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5'.

7.13.12. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:474:replace_alu$804 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5.

7.13.13. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 21
Parameter \Y_WIDTH = 21
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=21\Y_WIDTH=21'.

7.13.14. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:474:replace_alu$801 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=21\Y_WIDTH=21.
Mapping top.$auto$alumacc.cc:474:replace_alu$798 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=21\Y_WIDTH=21.
Mapping top.$auto$alumacc.cc:509:replace_alu$796 ($reduce_or) with simplemap.
Mapping top.$auto$alumacc.cc:64:get_eq$794 ($reduce_and) with simplemap.
Mapping top.$auto$alumacc.cc:78:get_cf$792 ($not) with simplemap.

7.13.15. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 6
Parameter \B_WIDTH = 10
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=10\Y_WIDTH=10'.

7.13.16. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:474:replace_alu$789 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$auto$alumacc.cc:509:replace_alu$787 ($reduce_or) with simplemap.
Mapping top.$auto$alumacc.cc:64:get_eq$785 ($reduce_and) with simplemap.
Mapping top.$auto$alumacc.cc:78:get_cf$783 ($not) with simplemap.

7.13.17. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 8
Parameter \B_WIDTH = 10
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=10\Y_WIDTH=10'.

7.13.18. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:474:replace_alu$780 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$auto$alumacc.cc:509:replace_alu$778 ($reduce_or) with simplemap.
Mapping top.$auto$alumacc.cc:64:get_eq$776 ($reduce_and) with simplemap.
Mapping top.$auto$alumacc.cc:78:get_cf$774 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:58:get_gt$769 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:58:get_gt$767 ($or) with simplemap.
Mapping top.$auto$alumacc.cc:78:get_cf$765 ($not) with simplemap.

7.13.19. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 7
Parameter \B_WIDTH = 10
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=10\Y_WIDTH=10'.

7.13.20. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:474:replace_alu$760 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$auto$alumacc.cc:64:get_eq$763 ($reduce_and) with simplemap.
Mapping top.$auto$alumacc.cc:58:get_gt$758 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:58:get_gt$756 ($or) with simplemap.
Mapping top.$techmap\formatVGA1.$procmux$607 ($mux) with simplemap.
Mapping top.$techmap\formatVGA1.$procmux$609 ($mux) with simplemap.
Mapping top.$techmap\formatVGA1.$procmux$605 ($mux) with simplemap.
Mapping top.$techmap\formatVGA1.$procmux$601 ($mux) with simplemap.
Mapping top.$techmap\formatVGA1.$procmux$599 ($mux) with simplemap.
Mapping top.$techmap\formatVGA1.$procmux$595 ($mux) with simplemap.
Mapping top.$techmap\formatVGA1.$procmux$593 ($mux) with simplemap.
Mapping top.$techmap\formatVGA1.$procmux$588 ($mux) with simplemap.
Mapping top.$techmap\formatVGA1.$xor$formatVGA.v:193$162 ($xor) with simplemap.

7.13.21. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_shift_shiftx'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 32
Parameter \B_WIDTH = 5
Parameter \Y_WIDTH = 1
Parameter \_TECHMAP_CELLTYPE_ = 56'00100100011100110110100001101001011001100111010001111000
Generating RTLIL representation for module `$paramod$a911710869318d3b748588be706efd1d89877f9f\_90_shift_shiftx'.

7.13.22. Executing PROC pass (convert processes to netlists).

7.13.22.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 11 empty switches in `$paramod$a911710869318d3b748588be706efd1d89877f9f\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$1203'.
Cleaned up 11 empty switches.

7.13.22.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.13.22.3. Executing PROC_INIT pass (extract init attributes).

7.13.22.4. Executing PROC_ARST pass (detect async resets in processes).

7.13.22.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$a911710869318d3b748588be706efd1d89877f9f\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$1203'.
     1/17: $15\buffer[31:0]
     2/17: $14\buffer[31:0]
     3/17: $13\buffer[31:0]
     4/17: $12\buffer[31:0]
     5/17: $11\buffer[31:0]
     6/17: $10\buffer[31:0]
     7/17: $9\buffer[31:0]
     8/17: $8\buffer[31:0]
     9/17: $7\buffer[31:0]
    10/17: $6\buffer[31:0]
    11/17: $5\buffer[31:0]
    12/17: $4\buffer[31:0]
    13/17: $3\buffer[31:0]
    14/17: $2\buffer[31:0]
    15/17: $1\buffer[31:0]
    16/17: $0\buffer[31:0]
    17/17: $0\overflow[0:0]

7.13.22.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$a911710869318d3b748588be706efd1d89877f9f\_90_shift_shiftx.\overflow' from process `$paramod$a911710869318d3b748588be706efd1d89877f9f\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$1203'.
No latch inferred for signal `$paramod$a911710869318d3b748588be706efd1d89877f9f\_90_shift_shiftx.\buffer' from process `$paramod$a911710869318d3b748588be706efd1d89877f9f\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$1203'.

7.13.22.7. Executing PROC_DFF pass (convert process syncs to FFs).

7.13.22.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$a911710869318d3b748588be706efd1d89877f9f\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$1203'.
Removing empty process `$paramod$a911710869318d3b748588be706efd1d89877f9f\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$1203'.
Cleaned up 5 empty switches.
Removed 0 unused cells and 35 unused wires.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:e2101c44e3f83a0dc2da774cd1fdd19ff2da5f4f$paramod$a911710869318d3b748588be706efd1d89877f9f\_90_shift_shiftx'.

7.13.23. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e2101c44e3f83a0dc2da774cd1fdd19ff2da5f4f$paramod$a911710869318d3b748588be706efd1d89877f9f\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1247
    Root of a mux tree: $procmux$1238
    Root of a mux tree: $procmux$1229
    Root of a mux tree: $procmux$1220
    Root of a mux tree: $procmux$1211 (pure)
      Removing pure flag from root mux $procmux$1247.
    Root of a mux tree: $procmux$1247 (rerun as non-pure)
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1244.
    dead port 2/2 on $mux $procmux$1241.
    dead port 2/2 on $mux $procmux$1235.
    dead port 2/2 on $mux $procmux$1232.
    dead port 2/2 on $mux $procmux$1226.
    dead port 2/2 on $mux $procmux$1223.
    dead port 2/2 on $mux $procmux$1217.
    dead port 2/2 on $mux $procmux$1214.
    dead port 2/2 on $mux $procmux$1208.
    dead port 2/2 on $mux $procmux$1205.
Removed 10 multiplexer ports.

7.13.24. Executing OPT_EXPR pass (perform const folding).
Removed 0 unused cells and 11 unused wires.

7.13.25. Continuing TECHMAP pass.
Mapping top.$techmap\formatVGA1.$shiftx$formatVGA.v:182$159 using $paramod$constmap:e2101c44e3f83a0dc2da774cd1fdd19ff2da5f4f$paramod$a911710869318d3b748588be706efd1d89877f9f\_90_shift_shiftx.
Mapping top.$techmap\formatVGA1.$logic_and$formatVGA.v:180$156 ($logic_and) with simplemap.

7.13.26. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_shift_shiftx'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 20
Parameter \B_WIDTH = 5
Parameter \Y_WIDTH = 1
Parameter \_TECHMAP_CELLTYPE_ = 56'00100100011100110110100001101001011001100111010001111000
Generating RTLIL representation for module `$paramod$62c9c76a487bbb65c8d42fc373587bfe2c574c75\_90_shift_shiftx'.

7.13.27. Executing PROC pass (convert processes to netlists).

7.13.27.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 11 empty switches in `$paramod$62c9c76a487bbb65c8d42fc373587bfe2c574c75\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$1257'.
Cleaned up 11 empty switches.

7.13.27.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.13.27.3. Executing PROC_INIT pass (extract init attributes).

7.13.27.4. Executing PROC_ARST pass (detect async resets in processes).

7.13.27.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$62c9c76a487bbb65c8d42fc373587bfe2c574c75\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$1257'.
     1/17: $15\buffer[19:0]
     2/17: $14\buffer[19:0]
     3/17: $13\buffer[19:0]
     4/17: $12\buffer[19:0]
     5/17: $11\buffer[19:0]
     6/17: $10\buffer[19:0]
     7/17: $9\buffer[19:0]
     8/17: $8\buffer[19:0]
     9/17: $7\buffer[19:0]
    10/17: $6\buffer[19:0]
    11/17: $5\buffer[19:0]
    12/17: $4\buffer[19:0]
    13/17: $3\buffer[19:0]
    14/17: $2\buffer[19:0]
    15/17: $1\buffer[19:0]
    16/17: $0\buffer[19:0]
    17/17: $0\overflow[0:0]

7.13.27.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$62c9c76a487bbb65c8d42fc373587bfe2c574c75\_90_shift_shiftx.\overflow' from process `$paramod$62c9c76a487bbb65c8d42fc373587bfe2c574c75\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$1257'.
No latch inferred for signal `$paramod$62c9c76a487bbb65c8d42fc373587bfe2c574c75\_90_shift_shiftx.\buffer' from process `$paramod$62c9c76a487bbb65c8d42fc373587bfe2c574c75\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$1257'.

7.13.27.7. Executing PROC_DFF pass (convert process syncs to FFs).

7.13.27.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$62c9c76a487bbb65c8d42fc373587bfe2c574c75\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$1257'.
Removing empty process `$paramod$62c9c76a487bbb65c8d42fc373587bfe2c574c75\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$1257'.
Cleaned up 5 empty switches.
Removed 0 unused cells and 35 unused wires.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
Creating constmapped module `$paramod$constmap:a7ac1ef57d9e236bdd267d479073a3a1d5889797$paramod$62c9c76a487bbb65c8d42fc373587bfe2c574c75\_90_shift_shiftx'.

7.13.28. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a7ac1ef57d9e236bdd267d479073a3a1d5889797$paramod$62c9c76a487bbb65c8d42fc373587bfe2c574c75\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$1301
    Root of a mux tree: $procmux$1292
    Root of a mux tree: $procmux$1283
    Root of a mux tree: $procmux$1274
    Root of a mux tree: $procmux$1265 (pure)
      Removing pure flag from root mux $procmux$1301.
    Root of a mux tree: $procmux$1301 (rerun as non-pure)
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1298.
    dead port 2/2 on $mux $procmux$1295.
    dead port 2/2 on $mux $procmux$1289.
    dead port 2/2 on $mux $procmux$1286.
    dead port 2/2 on $mux $procmux$1280.
    dead port 2/2 on $mux $procmux$1277.
    dead port 2/2 on $mux $procmux$1271.
    dead port 2/2 on $mux $procmux$1268.
    dead port 2/2 on $mux $procmux$1262.
    dead port 2/2 on $mux $procmux$1259.
Removed 10 multiplexer ports.

7.13.29. Executing OPT_EXPR pass (perform const folding).
Removed 0 unused cells and 11 unused wires.

7.13.30. Continuing TECHMAP pass.
Mapping top.$techmap\formatVGA1.$shiftx$formatVGA.v:180$154 using $paramod$constmap:a7ac1ef57d9e236bdd267d479073a3a1d5889797$paramod$62c9c76a487bbb65c8d42fc373587bfe2c574c75\_90_shift_shiftx.
Mapping top.$techmap\formatVGA1.$eq$formatVGA.v:180$153 ($eq) with simplemap.
Mapping top.$techmap\formatVGA1.$shiftx$formatVGA.v:174$151 using $paramod$constmap:e2101c44e3f83a0dc2da774cd1fdd19ff2da5f4f$paramod$a911710869318d3b748588be706efd1d89877f9f\_90_shift_shiftx.
Mapping top.$techmap\formatVGA1.$logic_and$formatVGA.v:172$147 ($logic_and) with simplemap.
Mapping top.$techmap\formatVGA1.$eq$formatVGA.v:172$146 ($eq) with simplemap.
Mapping top.$techmap\formatVGA1.$eq$formatVGA.v:172$145 ($eq) with simplemap.
Mapping top.$techmap\formatVGA1.$shiftx$formatVGA.v:166$143 using $paramod$constmap:e2101c44e3f83a0dc2da774cd1fdd19ff2da5f4f$paramod$a911710869318d3b748588be706efd1d89877f9f\_90_shift_shiftx.
Mapping top.$techmap\formatVGA1.$logic_and$formatVGA.v:164$138 ($logic_and) with simplemap.
Mapping top.$techmap\formatVGA1.$eq$formatVGA.v:164$137 ($eq) with simplemap.
Mapping top.$techmap\formatVGA1.$eq$formatVGA.v:164$135 ($eq) with simplemap.
Mapping top.$auto$alumacc.cc:78:get_cf$754 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:64:get_eq$752 ($reduce_and) with simplemap.

7.13.31. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 3
Parameter \B_WIDTH = 10
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=10\Y_WIDTH=10'.

7.13.32. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:474:replace_alu$749 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$auto$alumacc.cc:58:get_gt$745 ($or) with simplemap.
Mapping top.$auto$alumacc.cc:78:get_cf$743 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:64:get_eq$741 ($reduce_and) with simplemap.

7.13.33. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 10
Parameter \B_WIDTH = 10
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=10\Y_WIDTH=10'.

7.13.34. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:474:replace_alu$738 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$auto$alumacc.cc:58:get_gt$734 ($or) with simplemap.
Mapping top.$techmap\vgaSI1.$procdff$702 ($dff) with simplemap.
Mapping top.$techmap\vgaSI1.$procdff$703 ($dff) with simplemap.
Mapping top.$techmap\vgaSI1.$procdff$701 ($dff) with simplemap.
Mapping top.$techmap\vgaSI1.$procdff$700 ($dff) with simplemap.
Mapping top.$techmap\vgaSI1.$procdff$699 ($dff) with simplemap.
Mapping top.$techmap\vgaSI1.$procdff$698 ($dff) with simplemap.
Mapping top.$techmap\vgaSI1.$procdff$697 ($dff) with simplemap.
Mapping top.$techmap\vgaSI1.$procmux$633 ($mux) with simplemap.
Mapping top.$techmap\vgaSI1.$procmux$630 ($mux) with simplemap.
Mapping top.$techmap\vgaSI1.$procmux$627 ($mux) with simplemap.
Mapping top.$techmap\vgaSI1.$procmux$624 ($mux) with simplemap.
Mapping top.$techmap\vgaSI1.$procmux$621 ($mux) with simplemap.
Mapping top.$techmap\vgaSI1.$procmux$618 ($mux) with simplemap.
Mapping top.$techmap\vgaSI1.$procmux$615 ($mux) with simplemap.
Mapping top.$techmap\vgaSI1.$procmux$612 ($mux) with simplemap.
Mapping top.$techmap\vgaSI1.$logic_and$vgaSI.v:112$16 ($logic_and) with simplemap.
Mapping top.$techmap\vgaSI1.$ternary$vgaSI.v:111$13 ($mux) with simplemap.
Mapping top.$techmap\vgaSI1.$logic_and$vgaSI.v:111$12 ($logic_and) with simplemap.
Mapping top.$techmap\vgaSI1.$ternary$vgaSI.v:110$9 ($mux) with simplemap.
Mapping top.$techmap\vgaSI1.$logic_and$vgaSI.v:110$8 ($logic_and) with simplemap.
Mapping top.$auto$alumacc.cc:64:get_eq$730 ($reduce_and) with simplemap.
Mapping top.$auto$alumacc.cc:78:get_cf$732 ($not) with simplemap.

7.13.35. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 9
Parameter \B_WIDTH = 10
Parameter \Y_WIDTH = 10
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=10\Y_WIDTH=10'.

7.13.36. Continuing TECHMAP pass.
Mapping top.$auto$alumacc.cc:474:replace_alu$727 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$techmap\leftDetector.Timer1.$procdff$693 ($dff) with simplemap.
Mapping top.$techmap\leftDetector.Timer1.$procdff$694 ($dff) with simplemap.
Mapping top.$techmap\leftDetector.Timer1.$procmux$480 ($mux) with simplemap.
Mapping top.$techmap\leftDetector.Timer1.$eq$timer.v:44$477 ($eq) with simplemap.
Mapping top.$techmap\rightDetector.Timer1.$procdff$693 ($dff) with simplemap.
Mapping top.$techmap\rightDetector.Timer1.$procdff$694 ($dff) with simplemap.
Mapping top.$techmap\rightDetector.Timer1.$procmux$480 ($mux) with simplemap.
Mapping top.$techmap\rightDetector.Timer1.$eq$timer.v:44$477 ($eq) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$738.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$738.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$738.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$738.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$749.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$749.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$749.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1403 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$749.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1404 ($xor) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$procmux$1247 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$procmux$1238 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$procmux$1229 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$procmux$1220 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$procmux$1211 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$procmux$1211 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$procmux$1229 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$procmux$1220 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$procmux$1247 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$procmux$1238 ($mux) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$760.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$760.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$760.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1167 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$760.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1168 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$727.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$727.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$727.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1540 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$727.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1541 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$780.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$780.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$780.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1146 ($xor) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$780.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1145 ($mux) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$798.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$798.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$798.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1106 ($not) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$789.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$789.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$789.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1126 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$789.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1127 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$804.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$804.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$804.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1103 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$804.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1104 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$804.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1105 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$801.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$801.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$801.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1106 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$807.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$807.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$807.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1100 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$807.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1101 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$807.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1102 ($xor) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$procmux$1247 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$procmux$1238 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$procmux$1229 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$procmux$1220 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$procmux$1211 ($mux) with simplemap.
Mapping top.$auto$maccmap.cc:240:synth$936 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$auto$alumacc.cc:474:replace_alu$810.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$810.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$810.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$810.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$810.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$813.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$813.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$813.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$813.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083 ($xor) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$822.A_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$822.B_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$822.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$822.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083 ($xor) with simplemap.
Mapping top.$techmap$techmap\rightDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$965 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\rightDetector.$procmux$488.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$966 ($mux) with simplemap.
Mapping top.$techmap$techmap\rightDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$967 ($and) with simplemap.
Mapping top.$techmap$techmap\rightDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$968 ($and) with simplemap.
Mapping top.$techmap$techmap\rightDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$969 ($and) with simplemap.
Mapping top.$techmap$techmap\rightDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$970 ($and) with simplemap.
Mapping top.$techmap$techmap\rightDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$971 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\rightDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$972 ($reduce_or) with simplemap.
Mapping top.$auto$maccmap.cc:240:synth$997 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=10\Y_WIDTH=10.
Mapping top.$techmap$techmap\leftDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$965 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\leftDetector.$procmux$488.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$966 ($mux) with simplemap.
Mapping top.$techmap$techmap\leftDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$967 ($and) with simplemap.
Mapping top.$techmap$techmap\leftDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$968 ($and) with simplemap.
Mapping top.$techmap$techmap\leftDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$969 ($and) with simplemap.
Mapping top.$techmap$techmap\leftDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$970 ($and) with simplemap.
Mapping top.$techmap$techmap\leftDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$971 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\leftDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$972 ($reduce_or) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$procmux$1265 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$procmux$1283 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$procmux$1274 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$procmux$1301 ($mux) with simplemap.
Mapping top.$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$procmux$1292 ($mux) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$771.B_conv ($pos) with simplemap.
Mapping top.$auto$alumacc.cc:474:replace_alu$771.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920 ($not) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$771.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$921 ($mux) with simplemap.
Mapping top.$techmap$auto$alumacc.cc:474:replace_alu$771.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$922 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:240:synth$936.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:240:synth$936.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421 ($mux) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:240:synth$936.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420 ($not) with simplemap.
Mapping top.$auto$maccmap.cc:240:synth$936.B_conv ($pos) with simplemap.
Mapping top.$auto$maccmap.cc:240:synth$936.A_conv ($pos) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:240:synth$997.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422 ($xor) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:240:synth$997.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421 ($mux) with simplemap.
Mapping top.$techmap$auto$maccmap.cc:240:synth$997.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420 ($not) with simplemap.
Mapping top.$auto$maccmap.cc:240:synth$997.B_conv ($pos) with simplemap.
Mapping top.$auto$maccmap.cc:240:synth$997.A_conv ($pos) with simplemap.
No more expansions possible.

7.14. Executing ICE40_OPT pass (performing simple optimizations).

7.14.1. Running ICE40 specific optimizations.

7.14.2. Executing OPT_EXPR pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1684' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [2] = \rightDetector.Timer1.count [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1799' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1403_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1798' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1403_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1687' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [5] = \rightDetector.Timer1.count [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1686' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [4] = \rightDetector.Timer1.count [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2802' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$771.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$921_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2803' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$771.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$921_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2813' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$771.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$922_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2800' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$771.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$921_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2801' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$771.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$921_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2806' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$771.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$921_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2816' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$771.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$922_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2807' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$771.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$921_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2817' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$771.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$922_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2804' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$771.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$921_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2814' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$771.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$922_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2805' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$771.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$921_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2815' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$771.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$922_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2798' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$771.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$921_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2799' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$771.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$921_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2809' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$771.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$922_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2217' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1145_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2207' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1146_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2218' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1145_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2208' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1146_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2215' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1145_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2205' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1146_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2216' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1145_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2206' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1146_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2221' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1145_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2211' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1146_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2222' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1145_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2212' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1146_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2219' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1145_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2220' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1145_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2213' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1145_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2203' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1146_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2214' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1145_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2204' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$780.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1146_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2175' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$727.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1540_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2176' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$727.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1540_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2177' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$727.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1540_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2178' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$727.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1540_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2179' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$727.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1540_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2180' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$727.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1540_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2181' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$727.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1540_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2182' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$727.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1540_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2192' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$727.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1541_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2173' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$727.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1540_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2183' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$727.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1541_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2174' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$727.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1540_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2184' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$727.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1541_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2147' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1167_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2148' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1167_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2158' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1168_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2145' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1167_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2155' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1168_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2146' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1167_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2156' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1168_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2151' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1167_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2161' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1168_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2152' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1167_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2162' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1168_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2149' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1167_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2150' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1167_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2160' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1168_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2143' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1167_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2153' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1168_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2144' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1167_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2154' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$760.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1168_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2283' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1126_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2293' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1127_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2284' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1126_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2294' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1127_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2281' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1126_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2291' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1127_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2282' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1126_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2292' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1127_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2279' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1126_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2289' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1127_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2280' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1126_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2277' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1126_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2287' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1127_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2278' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1126_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2288' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1127_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2275' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1126_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2285' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1127_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2276' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1126_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2286' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$789.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1127_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1796' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1403_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1806' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1404_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1795' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1403_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1808' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1404_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1797' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1403_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1807' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1404_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1800' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1403_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1810' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1404_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1809' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1404_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1802' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1403_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1812' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1404_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1801' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1403_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1811' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1404_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1794' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1403_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1804' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1404_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1793' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1403_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1803' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$749.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1404_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2592' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2602' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2593' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2603' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2590' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2600' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2591' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2601' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2596' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2606' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2597' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2607' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2594' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2604' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2595' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2605' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2588' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2589' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2599' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$813.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1196' (01?) in module `\top' with constant driver `$techmap\formatVGA1.$procmux$588_Y [2] = $techmap\formatVGA1.$procmux$589_CMP'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1375' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1370 [3] = \vgaSI1.X [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1373' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1370 [1] = \vgaSI1.X [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1372' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1370 [0] = \vgaSI1.X [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1376' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1370 [4] = \vgaSI1.X [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1360' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1355 [3] = \vgaSI1.Y [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1359' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1355 [2] = \vgaSI1.Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1324' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1321 [1] = \vgaSI1.Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1307' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1305 [0] = \vgaSI1.Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1309' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1305 [2] = \vgaSI1.Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1310' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1305 [3] = \vgaSI1.Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2748' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2756' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2768' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2752' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2760' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2772' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2708' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$7\buffer[19:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2750' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2758' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2770' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2754' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2762' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2774' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2710' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$11\buffer[19:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2728' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$10\buffer[19:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2749' (11?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2757' (1x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2769' (11?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2753' (1x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2761' (1x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2773' (11?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2709' (11?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$7\buffer[19:0] [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2759' (1x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2755' (1x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2763' (1x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2775' (11?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1195' (01?) in module `\top' with constant driver `$techmap\formatVGA1.$procmux$593_Y [2] = $techmap\formatVGA1.$shiftx$formatVGA.v:182$159.buffer [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1190' (01?) in module `\top' with constant driver `$techmap\formatVGA1.$procmux$605_Y [2] = $techmap\formatVGA1.$shiftx$formatVGA.v:166$143.buffer [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1193' (01?) in module `\top' with constant driver `$techmap\formatVGA1.$procmux$599_Y [2] = $techmap\formatVGA1.$shiftx$formatVGA.v:174$151.buffer [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1768' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$738.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1767' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$738.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1765' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$738.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1766' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$738.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1772' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$738.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1771' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$738.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1769' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$738.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1779' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$738.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1770' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$738.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1780' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$738.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1764' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$738.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1763' (??1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$738.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1602' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [15] = \leftDetector.Timer1.count [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1601' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [14] = \leftDetector.Timer1.count [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1600' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [13] = \leftDetector.Timer1.count [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1599' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [12] = \leftDetector.Timer1.count [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1598' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [11] = \leftDetector.Timer1.count [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1597' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [10] = \leftDetector.Timer1.count [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1596' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [9] = \leftDetector.Timer1.count [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1595' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [8] = \leftDetector.Timer1.count [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1594' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [7] = \leftDetector.Timer1.count [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1593' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [6] = \leftDetector.Timer1.count [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1592' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [5] = \leftDetector.Timer1.count [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1591' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [4] = \leftDetector.Timer1.count [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1589' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [2] = \leftDetector.Timer1.count [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1606' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [19] = \leftDetector.Timer1.count [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1605' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [18] = \leftDetector.Timer1.count [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1604' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [17] = \leftDetector.Timer1.count [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1603' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [16] = \leftDetector.Timer1.count [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1607' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1585 [20] = \leftDetector.Timer1.count [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2223' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [0] = \leftDetector.Timer1.count [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1689' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [7] = \rightDetector.Timer1.count [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1688' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [6] = \rightDetector.Timer1.count [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1702' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [20] = \rightDetector.Timer1.count [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1701' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [19] = \rightDetector.Timer1.count [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1700' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [18] = \rightDetector.Timer1.count [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1699' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [17] = \rightDetector.Timer1.count [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1698' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [16] = \rightDetector.Timer1.count [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1697' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [15] = \rightDetector.Timer1.count [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1696' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [14] = \rightDetector.Timer1.count [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1695' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [13] = \rightDetector.Timer1.count [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1694' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [12] = \rightDetector.Timer1.count [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1693' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [11] = \rightDetector.Timer1.count [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1692' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [10] = \rightDetector.Timer1.count [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1691' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [9] = \rightDetector.Timer1.count [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1690' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1680 [8] = \rightDetector.Timer1.count [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1839' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$1\buffer[31:0] [26] = $auto$memory_bram.cc:896:replace_cell$829 [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1831' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$1\buffer[31:0] [18] = $auto$memory_bram.cc:896:replace_cell$829 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1838' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$1\buffer[31:0] [25] = $auto$memory_bram.cc:896:replace_cell$829 [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1830' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$1\buffer[31:0] [17] = $auto$memory_bram.cc:896:replace_cell$829 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1837' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$1\buffer[31:0] [24] = $auto$memory_bram.cc:896:replace_cell$829 [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1829' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$1\buffer[31:0] [16] = $auto$memory_bram.cc:896:replace_cell$829 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1836' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$1\buffer[31:0] [23] = $auto$memory_bram.cc:896:replace_cell$829 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1835' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$1\buffer[31:0] [22] = $auto$memory_bram.cc:896:replace_cell$829 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1841' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$1\buffer[31:0] [28] = $auto$memory_bram.cc:896:replace_cell$829 [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1833' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$1\buffer[31:0] [20] = $auto$memory_bram.cc:896:replace_cell$829 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1840' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$1\buffer[31:0] [27] = $auto$memory_bram.cc:896:replace_cell$829 [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1832' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$1\buffer[31:0] [19] = $auto$memory_bram.cc:896:replace_cell$829 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1834' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$1\buffer[31:0] [21] = $auto$memory_bram.cc:896:replace_cell$829 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1844' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$1\buffer[31:0] [31] = $auto$memory_bram.cc:896:replace_cell$829 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1876' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$4\buffer[31:0] [31] = $auto$memory_bram.cc:896:replace_cell$829 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1843' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$1\buffer[31:0] [30] = $auto$memory_bram.cc:896:replace_cell$829 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1875' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$4\buffer[31:0] [30] = $auto$memory_bram.cc:896:replace_cell$829 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1842' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$1\buffer[31:0] [29] = $auto$memory_bram.cc:896:replace_cell$829 [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1874' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$4\buffer[31:0] [29] = $auto$memory_bram.cc:896:replace_cell$829 [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1873' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$4\buffer[31:0] [28] = $auto$memory_bram.cc:896:replace_cell$829 [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1872' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$4\buffer[31:0] [27] = $auto$memory_bram.cc:896:replace_cell$829 [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1871' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$4\buffer[31:0] [26] = $auto$memory_bram.cc:896:replace_cell$829 [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1870' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$4\buffer[31:0] [25] = $auto$memory_bram.cc:896:replace_cell$829 [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1869' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$4\buffer[31:0] [24] = $auto$memory_bram.cc:896:replace_cell$829 [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2243' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [20] = \leftDetector.Timer1.count [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1752' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [20] = \leftDetector.Timer1.count [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2242' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [19] = \leftDetector.Timer1.count [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1751' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [19] = \leftDetector.Timer1.count [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2241' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [18] = \leftDetector.Timer1.count [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1750' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [18] = \leftDetector.Timer1.count [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2240' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [17] = \leftDetector.Timer1.count [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1749' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [17] = \leftDetector.Timer1.count [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2239' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [16] = \leftDetector.Timer1.count [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1748' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [16] = \leftDetector.Timer1.count [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2238' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [15] = \leftDetector.Timer1.count [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1747' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [15] = \leftDetector.Timer1.count [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2237' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [14] = \leftDetector.Timer1.count [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1746' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [14] = \leftDetector.Timer1.count [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2236' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [13] = \leftDetector.Timer1.count [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1745' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [13] = \leftDetector.Timer1.count [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2235' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [12] = \leftDetector.Timer1.count [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1744' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [12] = \leftDetector.Timer1.count [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2234' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [11] = \leftDetector.Timer1.count [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1743' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [11] = \leftDetector.Timer1.count [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2233' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [10] = \leftDetector.Timer1.count [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1742' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [10] = \leftDetector.Timer1.count [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2232' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [9] = \leftDetector.Timer1.count [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1741' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [9] = \leftDetector.Timer1.count [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2231' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [8] = \leftDetector.Timer1.count [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1740' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [8] = \leftDetector.Timer1.count [8]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$994' (double_invert) in module `\top' with constant driver `$techmap\rightDetector.$auto$rtlil.cc:1665:Not$636 = $auto$simplemap.cc:168:logic_reduce$1001'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1007' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1004 [1] = \rightDetector.currentState [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$993' (double_invert) in module `\top' with constant driver `$techmap\rightDetector.$auto$rtlil.cc:1665:Not$638 = $auto$simplemap.cc:256:simplemap_eqne$1008'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$992' (double_invert) in module `\top' with constant driver `$techmap\rightDetector.$auto$rtlil.cc:1665:Not$640 = $auto$simplemap.cc:256:simplemap_eqne$1018'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1028' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1026 [0] = \rightDetector.currentState [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$991' (double_invert) in module `\top' with constant driver `$techmap\rightDetector.$auto$rtlil.cc:1665:Not$642 = $auto$simplemap.cc:256:simplemap_eqne$1030'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2230' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [7] = \leftDetector.Timer1.count [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1739' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [7] = \leftDetector.Timer1.count [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2229' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [6] = \leftDetector.Timer1.count [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1738' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [6] = \leftDetector.Timer1.count [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2228' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [5] = \leftDetector.Timer1.count [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1737' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [5] = \leftDetector.Timer1.count [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2227' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [4] = \leftDetector.Timer1.count [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1736' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [4] = \leftDetector.Timer1.count [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2226' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [3] = \leftDetector.Timer1.count [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1735' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [3] = \leftDetector.Timer1.count [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2225' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [2] = \leftDetector.Timer1.count [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1734' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [2] = \leftDetector.Timer1.count [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2224' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [1] = \leftDetector.Timer1.count [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1733' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [1] = \leftDetector.Timer1.count [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1063' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1058 [3] = \ship1.posH [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1062' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1058 [2] = \ship1.posH [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1036' (01?) in module `\top' with constant driver `$techmap\rightDetector.$procmux$486_Y [1] = \right'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2650' (and_or_buffer) in module `\top' with constant driver `$techmap$techmap\rightDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$969_Y [1] = $techmap\rightDetector.$0\detected[0:0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2652' (const_and) in module `\top' with constant driver `$techmap$techmap\rightDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$970_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2660' (and_or_buffer) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2658 [1] = $techmap\rightDetector.$0\detected[0:0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2645' (const_and) in module `\top' with constant driver `$techmap$techmap\rightDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$967_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2654' (and_or_buffer) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2653 [0] = $techmap$techmap\rightDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$968_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2649' (and_or_buffer) in module `\top' with constant driver `$techmap$techmap\rightDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$969_Y [0] = $techmap\rightDetector.$0\detected[0:0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$975' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$973 [0] = \leftDetector.currentState [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$983' (01?) in module `\top' with constant driver `$techmap\leftDetector.$procmux$486_Y [1] = \left'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$946' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$943 [1] = \leftDetector.currentState [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$930' (double_invert) in module `\top' with constant driver `$techmap\leftDetector.$auto$rtlil.cc:1665:Not$642 = $auto$simplemap.cc:256:simplemap_eqne$977'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2670' (const_and) in module `\top' with constant driver `$techmap$techmap\leftDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$967_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2679' (and_or_buffer) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2678 [0] = $techmap$techmap\leftDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$968_Y [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2674' (and_or_buffer) in module `\top' with constant driver `$techmap$techmap\leftDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$969_Y [0] = $techmap\leftDetector.$0\detected[0:0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$932' (double_invert) in module `\top' with constant driver `$techmap\leftDetector.$auto$rtlil.cc:1665:Not$638 = $auto$simplemap.cc:256:simplemap_eqne$947'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$933' (double_invert) in module `\top' with constant driver `$techmap\leftDetector.$auto$rtlil.cc:1665:Not$636 = $auto$simplemap.cc:168:logic_reduce$940'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$931' (double_invert) in module `\top' with constant driver `$techmap\leftDetector.$auto$rtlil.cc:1665:Not$640 = $auto$simplemap.cc:256:simplemap_eqne$957'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2675' (and_or_buffer) in module `\top' with constant driver `$techmap$techmap\leftDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$969_Y [1] = $techmap\leftDetector.$0\detected[0:0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$2677' (const_and) in module `\top' with constant driver `$techmap$techmap\leftDetector.$procmux$488.$and$/usr/local/bin/../share/yosys/techmap.v:434$970_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2685' (and_or_buffer) in module `\top' with constant driver `$auto$simplemap.cc:127:simplemap_reduce$2683 [1] = $techmap\leftDetector.$0\detected[0:0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1905' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$11\buffer[31:0] [26] = $auto$memory_bram.cc:896:replace_cell$829 [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1906' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$11\buffer[31:0] [27] = $auto$memory_bram.cc:896:replace_cell$829 [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1907' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$11\buffer[31:0] [28] = $auto$memory_bram.cc:896:replace_cell$829 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1908' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$11\buffer[31:0] [29] = $auto$memory_bram.cc:896:replace_cell$829 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1939' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$10\buffer[31:0] [30] = $auto$memory_bram.cc:896:replace_cell$829 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1940' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.$10\buffer[31:0] [31] = $auto$memory_bram.cc:896:replace_cell$829 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1972' (?x?) in module `\top' with constant driver `$techmap\formatVGA1.$shiftx$formatVGA.v:166$143.buffer [31] = $auto$memory_bram.cc:896:replace_cell$829 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2085' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$1\buffer[31:0] [16] = $auto$memory_bram.cc:896:replace_cell$831 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2086' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$1\buffer[31:0] [17] = $auto$memory_bram.cc:896:replace_cell$831 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2087' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$1\buffer[31:0] [18] = $auto$memory_bram.cc:896:replace_cell$831 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2088' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$1\buffer[31:0] [19] = $auto$memory_bram.cc:896:replace_cell$831 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2089' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$1\buffer[31:0] [20] = $auto$memory_bram.cc:896:replace_cell$831 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2090' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$1\buffer[31:0] [21] = $auto$memory_bram.cc:896:replace_cell$831 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2091' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$1\buffer[31:0] [22] = $auto$memory_bram.cc:896:replace_cell$831 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2092' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$1\buffer[31:0] [23] = $auto$memory_bram.cc:896:replace_cell$831 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2093' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$1\buffer[31:0] [24] = $auto$memory_bram.cc:896:replace_cell$831 [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2094' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$1\buffer[31:0] [25] = $auto$memory_bram.cc:896:replace_cell$831 [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2095' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$1\buffer[31:0] [26] = $auto$memory_bram.cc:896:replace_cell$831 [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2096' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$1\buffer[31:0] [27] = $auto$memory_bram.cc:896:replace_cell$831 [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2097' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$1\buffer[31:0] [28] = $auto$memory_bram.cc:896:replace_cell$831 [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2098' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$1\buffer[31:0] [29] = $auto$memory_bram.cc:896:replace_cell$831 [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2099' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$1\buffer[31:0] [30] = $auto$memory_bram.cc:896:replace_cell$831 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2100' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$1\buffer[31:0] [31] = $auto$memory_bram.cc:896:replace_cell$831 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2125' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$4\buffer[31:0] [24] = $auto$memory_bram.cc:896:replace_cell$831 [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2126' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$4\buffer[31:0] [25] = $auto$memory_bram.cc:896:replace_cell$831 [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2127' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$4\buffer[31:0] [26] = $auto$memory_bram.cc:896:replace_cell$831 [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2128' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$4\buffer[31:0] [27] = $auto$memory_bram.cc:896:replace_cell$831 [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2129' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$4\buffer[31:0] [28] = $auto$memory_bram.cc:896:replace_cell$831 [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2130' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$4\buffer[31:0] [29] = $auto$memory_bram.cc:896:replace_cell$831 [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2131' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$4\buffer[31:0] [30] = $auto$memory_bram.cc:896:replace_cell$831 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2132' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$4\buffer[31:0] [31] = $auto$memory_bram.cc:896:replace_cell$831 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2033' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$11\buffer[31:0] [26] = $auto$memory_bram.cc:896:replace_cell$831 [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2034' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$11\buffer[31:0] [27] = $auto$memory_bram.cc:896:replace_cell$831 [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2035' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$11\buffer[31:0] [28] = $auto$memory_bram.cc:896:replace_cell$831 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2036' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$11\buffer[31:0] [29] = $auto$memory_bram.cc:896:replace_cell$831 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2067' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$10\buffer[31:0] [30] = $auto$memory_bram.cc:896:replace_cell$831 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2068' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.$10\buffer[31:0] [31] = $auto$memory_bram.cc:896:replace_cell$831 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2004' (?x?) in module `\top' with constant driver `$techmap\formatVGA1.$shiftx$formatVGA.v:182$159.buffer [31] = $auto$memory_bram.cc:896:replace_cell$831 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2300' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$804.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1104_Y [0] = \ship1.posH [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2301' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$804.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1104_Y [1] = \ship1.posH [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2302' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$804.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1104_Y [2] = \ship1.posH [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2303' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$804.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1104_Y [3] = \ship1.posH [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2304' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$804.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1104_Y [4] = \ship1.posH [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2306' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$804.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1105_Y [1] = \ship1.posH [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2307' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$804.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1105_Y [2] = \ship1.posH [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2308' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$804.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1105_Y [3] = \ship1.posH [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2309' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$804.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1105_Y [4] = \ship1.posH [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2331' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [0] = \rightDetector.Timer1.count [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2332' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [1] = \rightDetector.Timer1.count [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2333' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [2] = \rightDetector.Timer1.count [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2334' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [3] = \rightDetector.Timer1.count [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2335' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [4] = \rightDetector.Timer1.count [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2336' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [5] = \rightDetector.Timer1.count [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2337' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [6] = \rightDetector.Timer1.count [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2338' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [7] = \rightDetector.Timer1.count [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2339' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [8] = \rightDetector.Timer1.count [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2340' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [9] = \rightDetector.Timer1.count [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2341' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [10] = \rightDetector.Timer1.count [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2342' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [11] = \rightDetector.Timer1.count [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2343' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [12] = \rightDetector.Timer1.count [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2344' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [13] = \rightDetector.Timer1.count [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2345' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [14] = \rightDetector.Timer1.count [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2346' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [15] = \rightDetector.Timer1.count [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2347' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [16] = \rightDetector.Timer1.count [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2348' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [17] = \rightDetector.Timer1.count [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2349' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [18] = \rightDetector.Timer1.count [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2350' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [19] = \rightDetector.Timer1.count [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2351' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1107_Y [20] = \rightDetector.Timer1.count [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2353' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [1] = \rightDetector.Timer1.count [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2354' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [2] = \rightDetector.Timer1.count [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2355' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [3] = \rightDetector.Timer1.count [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2356' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [4] = \rightDetector.Timer1.count [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2357' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [5] = \rightDetector.Timer1.count [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2358' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [6] = \rightDetector.Timer1.count [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2359' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [7] = \rightDetector.Timer1.count [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2360' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [8] = \rightDetector.Timer1.count [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2361' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [9] = \rightDetector.Timer1.count [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2362' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [10] = \rightDetector.Timer1.count [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2363' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [11] = \rightDetector.Timer1.count [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2364' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [12] = \rightDetector.Timer1.count [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2365' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [13] = \rightDetector.Timer1.count [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2366' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [14] = \rightDetector.Timer1.count [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2367' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [15] = \rightDetector.Timer1.count [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2368' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [16] = \rightDetector.Timer1.count [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2369' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [17] = \rightDetector.Timer1.count [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2370' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [18] = \rightDetector.Timer1.count [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2371' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [19] = \rightDetector.Timer1.count [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2372' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [20] = \rightDetector.Timer1.count [20]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2373' (1) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$807.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1100_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2374' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$807.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1100_Y [1] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2375' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$807.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1100_Y [2] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2376' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$807.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1100_Y [3] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2377' (0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$807.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1100_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2378' (101) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$807.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1101_Y [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2379' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$807.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1101_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2380' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$807.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1101_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2381' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$807.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1101_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2382' (011) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$807.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1101_Y [4] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2383' (?0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$807.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1102_Y [0] = \ship1.posH [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2404' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$1\buffer[31:0] [16] = $auto$memory_bram.cc:896:replace_cell$833 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2405' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$1\buffer[31:0] [17] = $auto$memory_bram.cc:896:replace_cell$833 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2406' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$1\buffer[31:0] [18] = $auto$memory_bram.cc:896:replace_cell$833 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2407' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$1\buffer[31:0] [19] = $auto$memory_bram.cc:896:replace_cell$833 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2408' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$1\buffer[31:0] [20] = $auto$memory_bram.cc:896:replace_cell$833 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2409' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$1\buffer[31:0] [21] = $auto$memory_bram.cc:896:replace_cell$833 [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2410' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$1\buffer[31:0] [22] = $auto$memory_bram.cc:896:replace_cell$833 [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2411' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$1\buffer[31:0] [23] = $auto$memory_bram.cc:896:replace_cell$833 [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2412' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$1\buffer[31:0] [24] = $auto$memory_bram.cc:896:replace_cell$833 [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2413' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$1\buffer[31:0] [25] = $auto$memory_bram.cc:896:replace_cell$833 [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2414' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$1\buffer[31:0] [26] = $auto$memory_bram.cc:896:replace_cell$833 [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2415' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$1\buffer[31:0] [27] = $auto$memory_bram.cc:896:replace_cell$833 [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2416' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$1\buffer[31:0] [28] = $auto$memory_bram.cc:896:replace_cell$833 [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2417' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$1\buffer[31:0] [29] = $auto$memory_bram.cc:896:replace_cell$833 [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2418' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$1\buffer[31:0] [30] = $auto$memory_bram.cc:896:replace_cell$833 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2419' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$1\buffer[31:0] [31] = $auto$memory_bram.cc:896:replace_cell$833 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2444' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$4\buffer[31:0] [24] = $auto$memory_bram.cc:896:replace_cell$833 [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2445' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$4\buffer[31:0] [25] = $auto$memory_bram.cc:896:replace_cell$833 [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2446' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$4\buffer[31:0] [26] = $auto$memory_bram.cc:896:replace_cell$833 [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2447' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$4\buffer[31:0] [27] = $auto$memory_bram.cc:896:replace_cell$833 [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2448' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$4\buffer[31:0] [28] = $auto$memory_bram.cc:896:replace_cell$833 [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2449' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$4\buffer[31:0] [29] = $auto$memory_bram.cc:896:replace_cell$833 [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2450' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$4\buffer[31:0] [30] = $auto$memory_bram.cc:896:replace_cell$833 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2451' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$4\buffer[31:0] [31] = $auto$memory_bram.cc:896:replace_cell$833 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2480' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$11\buffer[31:0] [26] = $auto$memory_bram.cc:896:replace_cell$833 [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2481' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$11\buffer[31:0] [27] = $auto$memory_bram.cc:896:replace_cell$833 [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2482' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$11\buffer[31:0] [28] = $auto$memory_bram.cc:896:replace_cell$833 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2483' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$11\buffer[31:0] [29] = $auto$memory_bram.cc:896:replace_cell$833 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2514' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$10\buffer[31:0] [30] = $auto$memory_bram.cc:896:replace_cell$833 [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2515' (?x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.$10\buffer[31:0] [31] = $auto$memory_bram.cc:896:replace_cell$833 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2547' (?x?) in module `\top' with constant driver `$techmap\formatVGA1.$shiftx$formatVGA.v:174$151.buffer [31] = $auto$memory_bram.cc:896:replace_cell$833 [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2558' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [0] = \vgaSI1.hc [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2559' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [1] = \vgaSI1.hc [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2560' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [2] = \vgaSI1.hc [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2561' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [3] = \vgaSI1.hc [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2562' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [4] = \vgaSI1.hc [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2563' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [5] = \vgaSI1.hc [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2564' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [6] = \vgaSI1.hc [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2565' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [7] = \vgaSI1.hc [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2566' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [8] = \vgaSI1.hc [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2567' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [9] = \vgaSI1.hc [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2569' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [1] = \vgaSI1.hc [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2570' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [2] = \vgaSI1.hc [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2571' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [3] = \vgaSI1.hc [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2572' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [4] = \vgaSI1.hc [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2573' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [5] = \vgaSI1.hc [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2574' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [6] = \vgaSI1.hc [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2575' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [7] = \vgaSI1.hc [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2576' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [8] = \vgaSI1.hc [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2577' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$810.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [9] = \vgaSI1.hc [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2618' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [0] = \vgaSI1.vc [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2619' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [1] = \vgaSI1.vc [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2620' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [2] = \vgaSI1.vc [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2621' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [3] = \vgaSI1.vc [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2622' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [4] = \vgaSI1.vc [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2623' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [5] = \vgaSI1.vc [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2624' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [6] = \vgaSI1.vc [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2625' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [7] = \vgaSI1.vc [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2626' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [8] = \vgaSI1.vc [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2627' (??0) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1082_Y [9] = \vgaSI1.vc [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2629' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [1] = \vgaSI1.vc [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2630' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [2] = \vgaSI1.vc [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2631' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [3] = \vgaSI1.vc [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2632' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [4] = \vgaSI1.vc [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2633' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [5] = \vgaSI1.vc [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2634' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [6] = \vgaSI1.vc [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2635' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [7] = \vgaSI1.vc [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2636' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [8] = \vgaSI1.vc [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2637' (0?) in module `\top' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$822.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [9] = \vgaSI1.vc [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2764' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2776' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2712' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$11\buffer[19:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2730' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$10\buffer[19:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2765' (1x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2777' (11?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2713' (11?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$11\buffer[19:0] [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2766' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2778' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2714' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$11\buffer[19:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2732' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$10\buffer[19:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2767' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$1\buffer[19:0] [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2780' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2716' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$11\buffer[19:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2734' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$10\buffer[19:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2781' (1x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2717' (11?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$11\buffer[19:0] [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2782' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2718' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$11\buffer[19:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2736' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$10\buffer[19:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2783' (1x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2784' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2720' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$11\buffer[19:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2738' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$10\buffer[19:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2785' (1x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2721' (11?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$11\buffer[19:0] [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2786' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2722' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$11\buffer[19:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2740' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$10\buffer[19:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2787' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$4\buffer[19:0] [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2724' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$11\buffer[19:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2742' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$10\buffer[19:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2725' (1x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$11\buffer[19:0] [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2726' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$11\buffer[19:0] [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2744' (00?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$10\buffer[19:0] [16] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2727' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$11\buffer[19:0] [17] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2746' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$10\buffer[19:0] [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2747' (0x?) in module `\top' with constant driver `$techmap$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.$10\buffer[19:0] [19] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2706' (00?) in module `\top' with constant driver `$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.buffer [18] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2707' (0x?) in module `\top' with constant driver `$techmap\formatVGA1.$shiftx$formatVGA.v:180$154.buffer [19] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2838' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2828' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2818' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422_Y [0] = \vgaSI1.hc [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2839' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2829' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2819' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422_Y [1] = \vgaSI1.hc [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2840' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2830' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2820' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422_Y [2] = \vgaSI1.hc [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2841' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2831' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2821' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422_Y [3] = \vgaSI1.hc [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2842' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2832' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2822' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422_Y [4] = \vgaSI1.hc [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2843' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [5] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2833' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [5] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2823' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422_Y [5] = \vgaSI1.hc [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2834' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [6] = \vgaSI1.hc [6]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2845' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2835' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2825' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422_Y [7] = \vgaSI1.hc [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2836' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [8] = \vgaSI1.hc [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2837' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$936.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [9] = \vgaSI1.hc [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2858' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$997.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [0] = \vgaSI1.vc [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2859' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$997.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [1] = \vgaSI1.vc [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2870' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$997.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2860' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$997.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2850' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$997.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422_Y [2] = \vgaSI1.vc [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2871' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$997.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2861' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$997.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2851' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$997.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422_Y [3] = \vgaSI1.vc [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2872' (0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$997.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2862' (010) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$997.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2852' (?0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$997.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422_Y [4] = \vgaSI1.vc [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2863' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$997.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [5] = \vgaSI1.vc [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2864' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$997.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [6] = \vgaSI1.vc [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2865' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$997.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [7] = \vgaSI1.vc [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2866' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$997.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [8] = \vgaSI1.vc [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2867' (??0) in module `\top' with constant driver `$techmap$auto$maccmap.cc:240:synth$997.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1421_Y [9] = \vgaSI1.vc [9]'.

7.14.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2578' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2788'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2578' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2844' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2271'.
    Redirecting output \Y: $techmap$auto$maccmap.cc:240:synth$936.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2844' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2200' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2272'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2200' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2199' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2271'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2199' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2198' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2270'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2198' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2197' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2269'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2197' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2196' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2268'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2196' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2195' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2267'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2195' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2194' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2266'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2194' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2193' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2265'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2193' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2171' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2586'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2171' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2169' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2794'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2169' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2168' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2613'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2168' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2166' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2611'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2166' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2165' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2790'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2165' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2164' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2609'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2164' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2163' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2788'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2163' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2795' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2170'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2795' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2869' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2609'.
    Redirecting output \Y: $techmap$auto$maccmap.cc:240:synth$997.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2869' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2796' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2586'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2796' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2141' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2273'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2141' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2140' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2272'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2140' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2139' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2271'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2139' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2138' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2270'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2138' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2137' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2269'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2137' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2136' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2268'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2136' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2135' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2267'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2135' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2134' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2266'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2134' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2133' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2265'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2133' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2616' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2586'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2616' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2553' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2270'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$810.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2553' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2873' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2613'.
    Redirecting output \Y: $techmap$auto$maccmap.cc:240:synth$997.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2873' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1791' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2586'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1791' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1790' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2170'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1790' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1789' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2794'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1789' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1788' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2613'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1788' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1787' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2167'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1787' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1786' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2611'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1786' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1785' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2790'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1785' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1784' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2609'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1784' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1783' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2788'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1783' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1761' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2273'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1761' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1760' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2272'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1760' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1759' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2271'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1759' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1758' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2270'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1758' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1757' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2269'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1757' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1756' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2268'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1756' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1755' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2267'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1755' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1754' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2266'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1754' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1753' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2265'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1753' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2608' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2788'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2608' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2585' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2170'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2585' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2554' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2271'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$810.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2554' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2552' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2269'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$810.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2552' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2551' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2268'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$810.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2551' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2874' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2794'.
    Redirecting output \Y: $techmap$auto$maccmap.cc:240:synth$997.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2874' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1682' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2352'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1680 [0] = $techmap$auto$alumacc.cc:474:replace_alu$801.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1682' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2876' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2586'.
    Redirecting output \Y: $techmap$auto$maccmap.cc:240:synth$997.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2876' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2789' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2609'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2789' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1587' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1732'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1585 [0] = $techmap$auto$alumacc.cc:474:replace_alu$798.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1108_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1587' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2172' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2877'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [9] = $techmap$auto$maccmap.cc:240:synth$997.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2172' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2610' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2790'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2610' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1792' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2877'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$749.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1402_Y [9] = $techmap$auto$maccmap.cc:240:synth$997.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1792' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1394' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1530'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1389 [4] = $auto$simplemap.cc:127:simplemap_reduce$1525 [4]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1394' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1323' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1357'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1321 [0] = $auto$simplemap.cc:250:simplemap_eqne$1355 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1323' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1315' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1365'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1313 [1] = $auto$simplemap.cc:127:simplemap_reduce$1363 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1315' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1308' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1358'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1305 [1] = $auto$simplemap.cc:250:simplemap_eqne$1355 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1308' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2142' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1762'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$760.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1166_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2142' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2868' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2788'.
    Redirecting output \Y: $techmap$auto$maccmap.cc:240:synth$997.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2868' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1151' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1391'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1149 [1] = $auto$simplemap.cc:127:simplemap_reduce$1389 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1151' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2201' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2273'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2201' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2202' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1762'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$780.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1144_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2202' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1135' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1174'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1130 [4] = $auto$simplemap.cc:127:simplemap_reduce$1169 [4]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1135' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1134' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1173'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1130 [3] = $auto$simplemap.cc:127:simplemap_reduce$1169 [3]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1134' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2274' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1762'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2274' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2792' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2167'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2792' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2791' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2611'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2791' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1116' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1174'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1111 [4] = $auto$simplemap.cc:127:simplemap_reduce$1169 [4]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1116' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1115' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1173'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1111 [3] = $auto$simplemap.cc:127:simplemap_reduce$1169 [3]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1115' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1113' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1409'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1111 [1] = $auto$simplemap.cc:127:simplemap_reduce$1407 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1113' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1112' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1131'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1111 [0] = $auto$simplemap.cc:127:simplemap_reduce$1130 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1112' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2615' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2170'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2615' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2614' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2794'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2614' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2847' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1762'.
    Redirecting output \Y: $techmap$auto$maccmap.cc:240:synth$936.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2847' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2557' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1762'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$810.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [9] = $techmap$auto$alumacc.cc:474:replace_alu$738.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2557' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2587' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2877'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [9] = $techmap$auto$maccmap.cc:240:synth$997.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2587' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1087' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1390'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1086 [0] = $auto$simplemap.cc:127:simplemap_reduce$1389 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1087' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2617' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2877'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [9] = $techmap$auto$maccmap.cc:240:synth$997.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2617' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1068' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1076'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1066 [1] = $auto$simplemap.cc:127:simplemap_reduce$1074 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1068' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1061' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2384'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1058 [1] = $techmap$auto$alumacc.cc:474:replace_alu$807.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1102_Y [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1061' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1064' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2387'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1058 [4] = $techmap$auto$alumacc.cc:474:replace_alu$807.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1102_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1064' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2580' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2790'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2580' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2556' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2273'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$810.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2556' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2555' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2272'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$810.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2555' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1017' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1029'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1014 [1] = $auto$simplemap.cc:250:simplemap_eqne$1026 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1017' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1006' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1016'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1004 [0] = $auto$simplemap.cc:250:simplemap_eqne$1014 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1006' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2583' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2613'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2583' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2550' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2267'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$810.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2550' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$956' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$976'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$953 [1] = $auto$simplemap.cc:250:simplemap_eqne$973 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$956' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$945' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$955'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$943 [0] = $auto$simplemap.cc:250:simplemap_eqne$953 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$945' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2548' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2265'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$810.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2548' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2797' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2877'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [9] = $techmap$auto$maccmap.cc:240:synth$997.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [9]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2797' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2305' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1060'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$804.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1105_Y [0] = $auto$simplemap.cc:250:simplemap_eqne$1058 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2305' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2875' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2170'.
    Redirecting output \Y: $techmap$auto$maccmap.cc:240:synth$997.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [7] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2875' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2612' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2167'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2612' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2793' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2613'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2793' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2846' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2273'.
    Redirecting output \Y: $techmap$auto$maccmap.cc:240:synth$936.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1420_Y [8] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [8]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2846' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2628' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2848'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$822.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [0] = $techmap$auto$maccmap.cc:240:synth$997.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2628' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2549' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2266'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$810.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$789.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1125_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2549' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2584' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2794'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$771.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$920_Y [6]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2584' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2582' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2167'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$727.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1539_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2582' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2581' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2611'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2581' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2579' is identical to cell `$auto$simplemap.cc:37:simplemap_not$2609'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$813.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$822.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$1081_Y [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2579' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1805' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2810'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$749.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1404_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$771.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$922_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1805' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1777' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2157'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$738.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$760.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1168_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1777' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2598' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2808'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$813.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1083_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$771.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$922_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2598' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2290' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1778'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$789.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1127_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$738.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1422_Y [5]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2290' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1150' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1390'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1149 [0] = $auto$simplemap.cc:127:simplemap_reduce$1389 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1150' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1131' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1170'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1130 [0] = $auto$simplemap.cc:127:simplemap_reduce$1169 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1131' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1091' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1154'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1086 [4] = $auto$simplemap.cc:127:simplemap_reduce$1149 [4]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1091' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1089' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1392'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1086 [2] = $auto$simplemap.cc:127:simplemap_reduce$1389 [2]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1089' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1088' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1391'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1086 [1] = $auto$simplemap.cc:127:simplemap_reduce$1389 [1]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1088' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2187' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2812'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$727.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1541_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$771.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$922_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2187' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2186' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2811'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$727.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1541_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$771.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$922_Y [3]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2186' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2185' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2810'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$727.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1541_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$771.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$922_Y [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2185' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$2159' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$2209'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$760.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1168_Y [6] = $techmap$auto$alumacc.cc:474:replace_alu$780.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$1146_Y [6]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2159' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1156' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1396'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1155 [0] = $auto$simplemap.cc:127:simplemap_reduce$1395 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1156' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1153' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1529'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1149 [3] = $auto$simplemap.cc:127:simplemap_reduce$1525 [3]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1153' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1093' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1396'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1092 [0] = $auto$simplemap.cc:127:simplemap_reduce$1395 [0]
    Removing $_AND_ cell `$auto$simplemap.cc:136:simplemap_reduce$1093' from module `\top'.
Removed a total of 129 cells.

7.14.4. Executing OPT_RMDFF pass (remove dff with constant values).

7.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$789.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$789.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$727.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$727.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$789.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$789.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$780.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$780.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$789.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$789.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$789.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$789.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$789.slice[9].adder'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1506'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1466'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1461'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1460'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1459'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1458'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$1457'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$738.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$738.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$738.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$738.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$738.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$738.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$738.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$738.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$738.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$738.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$749.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$749.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$749.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$749.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$749.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$749.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$749.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$749.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$749.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$749.slice[9].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$760.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$760.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$760.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$760.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$760.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$760.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$760.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$760.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$760.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$760.slice[9].adder'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1863'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1862'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1861'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1860'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1859'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1865'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1864'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1858'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1857'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1856'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1855'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1854'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1853'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1885'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1884'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1883'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1882'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1868'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1881'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1866'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1867'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$727.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$727.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$727.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$727.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$780.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$727.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$780.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$780.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$727.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$780.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$780.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$727.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$780.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$780.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$727.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$780.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$789.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$771.slice[7].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$804.slice[4].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$771.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$771.slice[8].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$807.slice[4].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$798.slice[20].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$810.slice[9].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$813.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$813.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$813.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$813.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$813.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$813.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$813.slice[6].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$813.slice[7].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$813.slice[8].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$813.slice[9].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$822.slice[9].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$801.slice[20].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$771.slice[4].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$771.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$771.slice[5].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$771.slice[1].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$771.slice[2].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$771.slice[0].adder'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$771.slice[9].adder'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1886'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1887'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1888'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1889'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1890'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1891'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1892'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1893'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1894'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1895'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1896'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1897'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1898'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1899'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1900'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1901'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1902'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1903'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1904'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1911'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1912'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1913'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1914'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1915'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1916'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1917'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1918'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1919'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1920'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1921'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1922'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1923'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1924'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1925'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1926'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1927'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1928'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1929'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1930'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1931'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1932'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1933'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1934'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1935'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1936'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1937'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1938'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1942'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1943'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1944'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1945'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1946'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1947'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1948'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1949'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1950'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1951'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1952'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1953'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1954'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1955'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1956'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1957'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1958'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1959'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1960'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1961'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1962'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1963'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1964'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1965'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1966'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1967'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1968'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1969'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1970'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1971'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1974'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1975'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1976'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1977'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1978'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1979'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1980'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1981'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1982'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1983'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1984'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1985'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1986'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1987'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1988'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1989'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1990'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1991'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1992'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1993'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1994'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1995'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1996'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1997'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1998'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1999'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2000'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2001'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2002'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2003'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2009'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2010'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2011'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2012'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2013'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2014'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2015'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2016'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2017'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2018'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2019'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2020'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2021'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2022'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2023'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2024'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2025'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2026'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2027'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2028'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2029'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2030'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2031'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2032'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2039'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2040'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2041'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2042'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2043'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2044'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2045'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2046'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2047'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2048'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2049'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2050'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2051'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2052'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2053'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2054'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2055'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2056'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2057'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2058'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2059'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2060'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2061'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2062'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2063'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2064'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2065'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2066'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2109'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2110'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2111'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2112'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2113'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2114'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2115'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2116'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2117'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2118'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2119'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2120'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2121'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2122'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2123'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2124'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2244'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2245'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2246'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2247'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2248'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2249'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2250'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2251'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2252'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2253'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2254'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2255'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2256'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2257'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2258'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2259'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2260'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2261'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2262'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2263'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2264'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2295'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2296'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2297'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2298'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2299'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2310'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2311'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2312'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2313'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2314'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2315'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2316'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2317'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2318'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2319'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2320'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2321'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2322'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2323'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2324'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2325'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2326'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2327'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2328'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2329'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$2330'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2385'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2386'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2428'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2429'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2430'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2431'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2432'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2433'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2434'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2435'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2436'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2437'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2438'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2439'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2440'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2441'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2442'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2443'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2456'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2457'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2458'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2459'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2460'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2461'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2462'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2463'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2464'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2465'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2466'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2467'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2468'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2469'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2470'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2471'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2472'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2473'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2474'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2475'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2476'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2477'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2478'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2479'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2486'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2487'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2488'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2489'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2490'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2491'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2492'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2493'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2494'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2495'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2496'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2497'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2498'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2499'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2500'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2501'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2502'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2503'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2504'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2505'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2506'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2507'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2508'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2509'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2510'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2511'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2512'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2513'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2517'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2518'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2519'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2520'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2521'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2522'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2523'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2524'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2525'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2526'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2527'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2528'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2529'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2530'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2531'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2532'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2533'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2534'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2535'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2536'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2537'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2538'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2539'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2540'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2541'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2542'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2543'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2544'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2545'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2546'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$936.slice[9].carry'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2568'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$997.slice[9].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$997.slice[9].carry'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$997.slice[8].carry'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2689'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2690'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2691'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2692'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2693'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2694'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2695'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2696'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2697'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2698'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2699'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2700'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2701'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2702'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2703'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2704'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2705'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2715'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2719'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:277:simplemap_mux$2723'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2731'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2733'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2735'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2737'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2739'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2741'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$2743'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:277:simplemap_mux$2745'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:277:simplemap_mux$2779'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2824'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2826'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2827'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2848'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2849'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2853'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2854'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2855'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2856'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$2857'.
  removed 361 unused temporary wires.
Removed 480 unused cells and 372 unused wires.

7.14.6. Rerunning OPT passes. (Removed registers in this run.)

7.14.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$727.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$727.BB [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$738.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$749.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$727.BB [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$760.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$738.BB [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$771.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$780.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$738.BB [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$789.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$738.BB [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$798.slice[0].carry: CO=\leftDetector.Timer1.count [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$801.slice[0].carry: CO=\rightDetector.Timer1.count [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$804.slice[0].carry: CO=\ship1.posH [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$807.slice[0].carry: CO=\ship1.posH [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$810.slice[0].carry: CO=\vgaSI1.hc [0]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$813.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$822.slice[0].carry: CO=\vgaSI1.vc [0]
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$936.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$997.slice[0].carry: CO=\vgaSI1.vc [0]
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$798.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$801.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$804.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$807.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$810.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$alumacc.cc:474:replace_alu$822.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$936.slice[1].adder back to logic.
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$997.slice[1].adder back to logic.

7.14.8. Executing OPT_EXPR pass (perform const folding).
Setting undriven signal in top to undef: \vgaSI1.Y [4:0]
Setting undriven signal in top to undef: \vgaSI1.Y [9]
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2905' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2897 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2904' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2897 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2910' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2906 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2903' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2897 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2902' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2897 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2909' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2906 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2901' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2897 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2900' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2897 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2908' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2906 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2899' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2897 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2898' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2897 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2907' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2906 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2912' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2911 [0] = \rightDetector.Timer1.count [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3013' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3011 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2997' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2992 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2998' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2992 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2999' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2992 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3000' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2992 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3005' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3001 [3] = \vgaSI1.hc [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3008' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3006 [1] = $auto$simplemap.cc:309:simplemap_lut$3001 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2995' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2992 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2996' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2992 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2993' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2992 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2994' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2992 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3002' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3001 [0] = \vgaSI1.hc [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3007' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3006 [0] = \vgaSI1.hc [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3010' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3009 = \vgaSI1.hc [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3012' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3011 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3014' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3011 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3015' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3011 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3016' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3011 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3017' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3011 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3018' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3011 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3019' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3011 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3021' (011) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3020 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3022' (101) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3020 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3023' (101) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3020 [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3024' (011) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3020 [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3027' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3025 [1] = \vgaSI1.vc [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2917' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2916 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2918' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2916 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2919' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2916 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2920' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2916 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2921' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2916 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2922' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2916 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2923' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2916 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2924' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2916 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2927' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2925 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2926' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2925 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2928' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2925 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2981' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2973 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2980' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2973 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2986' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2982 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2979' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2973 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2978' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2973 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2985' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2982 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2976' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2973 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2977' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2973 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2984' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2982 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2974' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2973 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2975' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2973 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2983' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2982 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2988' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2987 [0] = \vgaSI1.vc [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2955' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2954 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2956' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2954 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2964' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2963 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2958' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2954 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2957' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2954 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2965' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2963 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2969' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2968 [0] = \vgaSI1.hc [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2959' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2954 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2960' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2954 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2966' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2963 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2961' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2954 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2962' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2954 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2967' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2963 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2929' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2925 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2931' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2930 [0] = \ship1.posH [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2936' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2935 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2937' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2935 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2938' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2935 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2939' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2935 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2940' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2935 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2942' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2935 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2941' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2935 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2943' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2935 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2945' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2944 [0] = \ship1.posH [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2948' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2944 [3] = \ship1.posH [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2950' (??1) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2949 [0] = $auto$simplemap.cc:309:simplemap_lut$2944 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2951' (??1) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2949 [1] = \ship1.posH [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2886' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2878 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2885' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2878 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2891' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2887 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2884' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2878 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2883' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2878 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2890' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2887 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2882' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2878 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2881' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2878 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2889' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2887 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2880' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2878 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2879' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2878 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2888' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2887 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2893' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2892 [0] = \leftDetector.Timer1.count [1]'.

7.14.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$3026' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2989'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$3025 [0] = $auto$simplemap.cc:309:simplemap_lut$2987 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$3026' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2932' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2946'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2930 [1] = $auto$simplemap.cc:309:simplemap_lut$2944 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2932' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2947' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2946'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2944 [2] = $auto$simplemap.cc:309:simplemap_lut$2944 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2947' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$2970' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$3004'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$2968 [1] = $auto$simplemap.cc:309:simplemap_lut$3001 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$2970' from module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$3003' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$3004'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$3001 [1] = $auto$simplemap.cc:309:simplemap_lut$3001 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$3003' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2266' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$3004'.
    Redirecting output \Y: $auto$alumacc.cc:474:replace_alu$738.BB [1] = $auto$simplemap.cc:309:simplemap_lut$3001 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2266' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2609' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$2989'.
    Redirecting output \Y: $auto$alumacc.cc:474:replace_alu$727.BB [1] = $auto$simplemap.cc:309:simplemap_lut$2987 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2609' from module `\top'.
Removed a total of 7 cells.

7.14.10. Executing OPT_RMDFF pass (remove dff with constant values).

7.14.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused non-port wire \formatVGA1.indY.
  removed 24 unused temporary wires.
Removed 480 unused cells and 396 unused wires.

7.14.12. Rerunning OPT passes. (Removed registers in this run.)

7.14.13. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$738.slice[1].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$771.slice[1].carry: CO=$auto$alumacc.cc:474:replace_alu$727.BB [1]
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$813.slice[1].carry: CO=$auto$alumacc.cc:474:replace_alu$727.BB [1]
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$936.slice[1].carry: CO=1'0
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$936.slice[2].adder back to logic.

7.14.14. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3033' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3030 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3032' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3030 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3031' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3030 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3037' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3030 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3038' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3030 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3043' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3039 [3] = \vgaSI1.hc [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3036' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3030 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3035' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3030 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3046' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3044 [1] = $auto$simplemap.cc:309:simplemap_lut$3039 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3034' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3030 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3040' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3039 [0] = \vgaSI1.hc [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3045' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3044 [0] = \vgaSI1.hc [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3048' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3047 = \vgaSI1.hc [2]'.

7.14.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$3041' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$3042'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$3039 [1] = $auto$simplemap.cc:309:simplemap_lut$3039 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$3041' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2267' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$3042'.
    Redirecting output \Y: $auto$alumacc.cc:474:replace_alu$738.BB [2] = $auto$simplemap.cc:309:simplemap_lut$3039 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2267' from module `\top'.
Removed a total of 2 cells.

7.14.16. Executing OPT_RMDFF pass (remove dff with constant values).

7.14.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removed 4 unused temporary wires.
Removed 480 unused cells and 400 unused wires.

7.14.18. Rerunning OPT passes. (Removed registers in this run.)

7.14.19. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$738.slice[2].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$936.slice[2].carry: CO=1'0
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$936.slice[3].adder back to logic.

7.14.20. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3051' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3049 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3056' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3049 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3057' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3049 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3062' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3058 [3] = \vgaSI1.hc [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3054' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3049 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3055' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3049 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3065' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3063 [1] = $auto$simplemap.cc:309:simplemap_lut$3058 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3050' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3049 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3059' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3058 [0] = \vgaSI1.hc [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3053' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3049 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3052' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3049 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3064' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3063 [0] = \vgaSI1.hc [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3067' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3066 = \vgaSI1.hc [3]'.

7.14.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$3061' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$3060'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$3058 [2] = $auto$simplemap.cc:309:simplemap_lut$3058 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$3061' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2268' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$3060'.
    Redirecting output \Y: $auto$alumacc.cc:474:replace_alu$738.BB [3] = $auto$simplemap.cc:309:simplemap_lut$3058 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2268' from module `\top'.
Removed a total of 2 cells.

7.14.22. Executing OPT_RMDFF pass (remove dff with constant values).

7.14.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removed 4 unused temporary wires.
Removed 480 unused cells and 404 unused wires.

7.14.24. Rerunning OPT passes. (Removed registers in this run.)

7.14.25. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$738.slice[3].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$936.slice[3].carry: CO=1'0
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$936.slice[4].adder back to logic.

7.14.26. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3075' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3068 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3076' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3068 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3081' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3077 [3] = \vgaSI1.hc [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3073' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3068 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3074' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3068 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3084' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3082 [1] = $auto$simplemap.cc:309:simplemap_lut$3077 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3071' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3068 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3072' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3068 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3069' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3068 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3070' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3068 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3078' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3077 [0] = \vgaSI1.hc [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3083' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3082 [0] = \vgaSI1.hc [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3086' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3085 = \vgaSI1.hc [4]'.

7.14.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$3080' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$3079'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$3077 [2] = $auto$simplemap.cc:309:simplemap_lut$3077 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$3080' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2269' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$3079'.
    Redirecting output \Y: $auto$alumacc.cc:474:replace_alu$738.BB [4] = $auto$simplemap.cc:309:simplemap_lut$3077 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2269' from module `\top'.
Removed a total of 2 cells.

7.14.28. Executing OPT_RMDFF pass (remove dff with constant values).

7.14.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removed 4 unused temporary wires.
Removed 480 unused cells and 408 unused wires.

7.14.30. Rerunning OPT passes. (Removed registers in this run.)

7.14.31. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$738.slice[4].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$936.slice[4].carry: CO=1'0
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$936.slice[5].adder back to logic.

7.14.32. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3094' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3087 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3095' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3087 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3100' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3096 [3] = \vgaSI1.hc [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3092' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3087 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3093' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3087 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3103' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3101 [1] = $auto$simplemap.cc:309:simplemap_lut$3096 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3091' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3087 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3090' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3087 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3089' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3087 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3088' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3087 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3097' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3096 [0] = \vgaSI1.hc [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3102' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3101 [0] = \vgaSI1.hc [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3105' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3104 = \vgaSI1.hc [5]'.

7.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$3098' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$3099'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$3096 [1] = $auto$simplemap.cc:309:simplemap_lut$3096 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$3098' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2270' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$3099'.
    Redirecting output \Y: $auto$alumacc.cc:474:replace_alu$738.BB [5] = $auto$simplemap.cc:309:simplemap_lut$3096 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2270' from module `\top'.
Removed a total of 2 cells.

7.14.34. Executing OPT_RMDFF pass (remove dff with constant values).

7.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removed 4 unused temporary wires.
Removed 480 unused cells and 412 unused wires.

7.14.36. Rerunning OPT passes. (Removed registers in this run.)

7.14.37. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$738.slice[5].carry: CO=1'1
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$936.slice[5].carry: CO=1'0
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$936.slice[6].adder back to logic.

7.14.38. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3113' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3106 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3114' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3106 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3119' (011) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3115 [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3111' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3106 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3112' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3106 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3118' (101) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3115 [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3122' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3120 [1] = \vgaSI1.hc [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3110' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3106 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3109' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3106 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3117' (101) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3115 [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3107' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3106 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3108' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3106 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3116' (011) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3115 [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3124' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3123 = $auto$simplemap.cc:309:simplemap_lut$3120 [0]'.

7.14.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2271' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$3121'.
    Redirecting output \Y: $auto$alumacc.cc:474:replace_alu$738.BB [6] = $auto$simplemap.cc:309:simplemap_lut$3120 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2271' from module `\top'.
Removed a total of 1 cells.

7.14.40. Executing OPT_RMDFF pass (remove dff with constant values).

7.14.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removed 4 unused temporary wires.
Removed 480 unused cells and 416 unused wires.

7.14.42. Rerunning OPT passes. (Removed registers in this run.)

7.14.43. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell top.$auto$alumacc.cc:474:replace_alu$738.slice[6].carry: CO=$auto$alumacc.cc:474:replace_alu$738.BB [6]
Optimized away SB_CARRY cell top.$auto$maccmap.cc:240:synth$936.slice[6].carry: CO=\vgaSI1.hc [6]
Mapping SB_LUT4 cell top.$auto$maccmap.cc:240:synth$936.slice[7].adder back to logic.

7.14.44. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3127' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3125 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3131' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3125 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3130' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3125 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3132' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3125 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3133' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3125 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3138' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3134 [3] = \vgaSI1.hc [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3141' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3139 [1] = $auto$simplemap.cc:309:simplemap_lut$3134 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3129' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3125 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3128' (100) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3125 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3126' (010) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3125 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3135' (01?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3134 [0] = \vgaSI1.hc [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$3140' (??0) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$3139 [0] = \vgaSI1.hc [7]'.

7.14.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$3137' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$3136'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$3134 [2] = $auto$simplemap.cc:309:simplemap_lut$3134 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$3137' from module `\top'.
  Cell `$auto$simplemap.cc:37:simplemap_not$2272' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$3136'.
    Redirecting output \Y: $auto$alumacc.cc:474:replace_alu$738.BB [7] = $auto$simplemap.cc:309:simplemap_lut$3134 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$2272' from module `\top'.
Removed a total of 2 cells.

7.14.46. Executing OPT_RMDFF pass (remove dff with constant values).

7.14.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removed 4 unused temporary wires.
Removed 480 unused cells and 420 unused wires.

7.14.48. Rerunning OPT passes. (Removed registers in this run.)

7.14.49. Running ICE40 specific optimizations.

7.14.50. Executing OPT_EXPR pass (perform const folding).

7.14.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.14.52. Executing OPT_RMDFF pass (remove dff with constant values).

7.14.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 480 unused cells and 420 unused wires.

7.14.54. Finished OPT passes. (There is nothing left to do.)

7.15. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

7.16. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1042 to $_DFFE_PP_ for $techmap\ship1.$0\posH[4:0] [0] -> \ship1.posH [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1043 to $_DFFE_PP_ for $techmap\ship1.$0\posH[4:0] [1] -> \ship1.posH [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1044 to $_DFFE_PP_ for $techmap\ship1.$0\posH[4:0] [2] -> \ship1.posH [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1045 to $_DFFE_PP_ for $techmap\ship1.$0\posH[4:0] [3] -> \ship1.posH [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1046 to $_DFFE_PP_ for $techmap\ship1.$0\posH[4:0] [4] -> \ship1.posH [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1425 to $_DFFE_PP_ for $techmap\vgaSI1.$0\hc[9:0] [1] -> \vgaSI1.hc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1434 to $_DFFE_PP_ for $techmap\vgaSI1.$0\vc[9:0] [0] -> \vgaSI1.vc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1435 to $_DFFE_PP_ for $techmap\vgaSI1.$0\vc[9:0] [1] -> \vgaSI1.vc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1436 to $_DFFE_PP_ for $techmap\vgaSI1.$0\vc[9:0] [2] -> \vgaSI1.vc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1437 to $_DFFE_PP_ for $techmap\vgaSI1.$0\vc[9:0] [3] -> \vgaSI1.vc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1438 to $_DFFE_PP_ for $techmap\vgaSI1.$0\vc[9:0] [4] -> \vgaSI1.vc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1439 to $_DFFE_PP_ for $techmap\vgaSI1.$0\vc[9:0] [5] -> \vgaSI1.vc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1440 to $_DFFE_PP_ for $techmap\vgaSI1.$0\vc[9:0] [6] -> \vgaSI1.vc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1441 to $_DFFE_PP_ for $techmap\vgaSI1.$0\vc[9:0] [7] -> \vgaSI1.vc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1442 to $_DFFE_PP_ for $techmap\vgaSI1.$0\vc[9:0] [8] -> \vgaSI1.vc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1443 to $_DFFE_PP_ for $techmap\vgaSI1.$0\vc[9:0] [9] -> \vgaSI1.vc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1544 to $_DFFE_PP_ for $techmap\leftDetector.Timer1.$0\count[20:0] [1] -> \leftDetector.Timer1.count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1639 to $_DFFE_PP_ for $techmap\rightDetector.Timer1.$0\count[20:0] [1] -> \rightDetector.Timer1.count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$923 to $_DFFE_PP_ for $techmap\leftDetector.$0\currentState[1:0] [0] -> \leftDetector.currentState [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$924 to $_DFFE_PP_ for $techmap\leftDetector.$0\currentState[1:0] [1] -> \leftDetector.currentState [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$984 to $_DFFE_PP_ for $techmap\rightDetector.$0\currentState[1:0] [0] -> \rightDetector.currentState [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$985 to $_DFFE_PP_ for $techmap\rightDetector.$0\currentState[1:0] [1] -> \rightDetector.currentState [1].

7.17. Executing TECHMAP pass (map to technology primitives).

7.17.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1542 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1543 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1544 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1545 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1546 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1547 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1548 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1465 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1464 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1463 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1462 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1456 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1455 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1454 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1453 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1452 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1451 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1450 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1449 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1448 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1447 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1446 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1445 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1444 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1443 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1442 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1441 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1440 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1439 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1438 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1437 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1436 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1435 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1434 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1433 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1432 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1431 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1430 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1424 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1425 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1426 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1427 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1428 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1429 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1658 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1657 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1656 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1655 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1654 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1653 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1652 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1651 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1650 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1649 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1648 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1647 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1646 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1645 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1644 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1643 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1642 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1641 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1640 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1639 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1638 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1637 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1563 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1562 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1561 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1560 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1559 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1558 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1557 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1556 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1555 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1554 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1553 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1552 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1551 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1550 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1549 using \$_DFF_P_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$923 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1046 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1045 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1044 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1043 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$1042 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$985 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$984 using \$_DFFE_PP_.
Mapping top.$auto$simplemap.cc:420:simplemap_dff$924 using \$_DFFE_PP_.
No more expansions possible.

7.18. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2915' (x??) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2914 = $auto$simplemap.cc:309:simplemap_lut$2911 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3371' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3368 [1] = $techmap$techmap\rightDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$965_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3362' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3359 [1] = $techmap$techmap\rightDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$965_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3344' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3341 [1] = $techmap$techmap\leftDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$965_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3187' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3184 [1] = $techmap\ship1.$logic_and$ship.v:45$461_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3188' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3184 [2] = $techmap\ship1.$logic_and$ship.v:43$457_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3161' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3158 [1] = \ship1.posH [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3163' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3158 [3] = $techmap\ship1.$logic_and$ship.v:43$457_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3335' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3332 [1] = \rightDetector.Timer1.count [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3326' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3323 [1] = \leftDetector.Timer1.count [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3319' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3317 = $auto$rtlil.cc:1696:Or$746'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2991' (x??) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2990 = $auto$alumacc.cc:474:replace_alu$727.BB [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1486' (x??) in module `\top' with constant driver `$techmap\vgaSI1.$0\vc[9:0] [9] = $techmap\vgaSI1.$procmux$627_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1485' (x??) in module `\top' with constant driver `$techmap\vgaSI1.$0\vc[9:0] [8] = $techmap\vgaSI1.$procmux$627_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1484' (x??) in module `\top' with constant driver `$techmap\vgaSI1.$0\vc[9:0] [7] = $techmap\vgaSI1.$procmux$627_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1483' (x??) in module `\top' with constant driver `$techmap\vgaSI1.$0\vc[9:0] [6] = $techmap\vgaSI1.$procmux$627_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1482' (x??) in module `\top' with constant driver `$techmap\vgaSI1.$0\vc[9:0] [5] = $techmap\vgaSI1.$procmux$627_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1481' (x??) in module `\top' with constant driver `$techmap\vgaSI1.$0\vc[9:0] [4] = $techmap\vgaSI1.$procmux$627_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1480' (x??) in module `\top' with constant driver `$techmap\vgaSI1.$0\vc[9:0] [3] = $techmap\vgaSI1.$procmux$627_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1479' (x??) in module `\top' with constant driver `$techmap\vgaSI1.$0\vc[9:0] [2] = $techmap\vgaSI1.$procmux$627_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1478' (x??) in module `\top' with constant driver `$techmap\vgaSI1.$0\vc[9:0] [1] = $techmap\vgaSI1.$procmux$627_Y [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1477' (x??) in module `\top' with constant driver `$techmap\vgaSI1.$0\vc[9:0] [0] = $techmap\vgaSI1.$procmux$627_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2972' (x??) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2971 = $auto$alumacc.cc:474:replace_alu$738.BB [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3217' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3214 [1] = $techmap\ship1.$logic_and$ship.v:45$461_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3218' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3214 [2] = $techmap\ship1.$logic_and$ship.v:43$457_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3149' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3146 [1] = $techmap\ship1.$logic_and$ship.v:45$461_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3262' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3259 [1] = \vgaSI1.vc [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2934' (x??) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2933 = $auto$simplemap.cc:309:simplemap_lut$2930 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3263' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3259 [2] = $auto$rtlil.cc:1696:Or$735'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3255' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3253 = $auto$rtlil.cc:1696:Or$746'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3249' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3247 = $auto$rtlil.cc:1696:Or$746'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3240' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3238 [0] = $auto$rtlil.cc:1696:Or$746'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3241' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3238 [1] = \vgaSI1.hc [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2953' (?x?) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2952 = $auto$simplemap.cc:309:simplemap_lut$2930 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$2896' (x??) in module `\top' with constant driver `$auto$simplemap.cc:309:simplemap_lut$2895 = $auto$simplemap.cc:309:simplemap_lut$2892 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3283' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3281 = $auto$rtlil.cc:1696:Or$746'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3277' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3275 = $auto$rtlil.cc:1696:Or$746'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3289' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3287 = $auto$rtlil.cc:1696:Or$746'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3150' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3146 [2] = $techmap\ship1.$logic_and$ship.v:43$457_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3353' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3350 [1] = $techmap$techmap\leftDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$965_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3205' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3202 [1] = $techmap\ship1.$logic_and$ship.v:45$461_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3206' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3202 [2] = $techmap\ship1.$logic_and$ship.v:43$457_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3295' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3293 = $auto$rtlil.cc:1696:Or$746'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3301' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3299 = $auto$rtlil.cc:1696:Or$746'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3313' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3311 = $auto$rtlil.cc:1696:Or$746'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1056' (x??) in module `\top' with constant driver `$techmap\ship1.$procmux$520_Y [4] = $auto$wreduce.cc:347:run$708 [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1055' (x??) in module `\top' with constant driver `$techmap\ship1.$procmux$520_Y [3] = $auto$wreduce.cc:347:run$708 [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1054' (x??) in module `\top' with constant driver `$techmap\ship1.$procmux$520_Y [2] = $auto$wreduce.cc:347:run$708 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1053' (x??) in module `\top' with constant driver `$techmap\ship1.$procmux$520_Y [1] = $auto$simplemap.cc:309:simplemap_lut$2930 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1052' (x??) in module `\top' with constant driver `$techmap\ship1.$procmux$520_Y [0] = $auto$wreduce.cc:347:run$708 [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1048' (???) in module `\top' with constant driver `$techmap\ship1.$procmux$523_Y [1] = $auto$simplemap.cc:309:simplemap_lut$2930 [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2644' (x??) in module `\top' with constant driver `\rightDetector.nextState [1] = $techmap$techmap\rightDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$972_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2643' (x??) in module `\top' with constant driver `\rightDetector.nextState [0] = $techmap$techmap\rightDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$971_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3307' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3305 = $auto$rtlil.cc:1696:Or$746'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2668' (x??) in module `\top' with constant driver `\leftDetector.nextState [0] = $techmap$techmap\leftDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$971_Y'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2669' (x??) in module `\top' with constant driver `\leftDetector.nextState [1] = $techmap$techmap\leftDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$972_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3229' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3226 [1] = $techmap\ship1.$logic_and$ship.v:45$461_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3230' (?0) in module `\top' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$3226 [2] = $techmap\ship1.$logic_and$ship.v:43$457_Y'.

7.19. Executing SIMPLEMAP pass (map simple cells to gate primitives).

7.20. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$924 (SB_DFFE): \leftDetector.currentState [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1043 (SB_DFFE): \ship1.posH [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1044 (SB_DFFE): \ship1.posH [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1045 (SB_DFFE): \ship1.posH [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1046 (SB_DFFE): \ship1.posH [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$923 (SB_DFFE): \leftDetector.currentState [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1430 (SB_DFF): \vgaSI1.hc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1424 (SB_DFF): \vgaSI1.hc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1425 (SB_DFFE): \vgaSI1.hc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1426 (SB_DFF): \vgaSI1.hc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1427 (SB_DFF): \vgaSI1.hc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1428 (SB_DFF): \vgaSI1.hc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1431 (SB_DFF): \vgaSI1.hc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1432 (SB_DFF): \vgaSI1.hc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1433 (SB_DFF): \vgaSI1.hc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1434 (SB_DFFE): \vgaSI1.vc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1435 (SB_DFFE): \vgaSI1.vc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1436 (SB_DFFE): \vgaSI1.vc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1437 (SB_DFFE): \vgaSI1.vc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1438 (SB_DFFE): \vgaSI1.vc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1439 (SB_DFFE): \vgaSI1.vc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1440 (SB_DFFE): \vgaSI1.vc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1441 (SB_DFFE): \vgaSI1.vc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1442 (SB_DFFE): \vgaSI1.vc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1443 (SB_DFFE): \vgaSI1.vc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1444 (SB_DFF): \vgaSI1.blue_vga = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1445 (SB_DFF): \vgaSI1.green_vga = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1446 (SB_DFF): \vgaSI1.red_vga = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1447 (SB_DFF): \vgaSI1.X [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1448 (SB_DFF): \vgaSI1.X [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1449 (SB_DFF): \vgaSI1.X [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1450 (SB_DFF): \vgaSI1.X [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1451 (SB_DFF): \vgaSI1.X [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1452 (SB_DFF): \vgaSI1.X [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1453 (SB_DFF): \vgaSI1.X [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1454 (SB_DFF): \vgaSI1.X [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1455 (SB_DFF): \vgaSI1.X [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1456 (SB_DFF): \vgaSI1.X [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1462 (SB_DFF): \vgaSI1.Y [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1463 (SB_DFF): \vgaSI1.Y [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1464 (SB_DFF): \vgaSI1.Y [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1465 (SB_DFF): \vgaSI1.Y [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1548 (SB_DFF): \leftDetector.Timer1.count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1542 (SB_DFF): \leftDetector.Timer1.q = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1543 (SB_DFF): \leftDetector.Timer1.count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1544 (SB_DFFE): \leftDetector.Timer1.count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1545 (SB_DFF): \leftDetector.Timer1.count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1546 (SB_DFF): \leftDetector.Timer1.count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1547 (SB_DFF): \leftDetector.Timer1.count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1550 (SB_DFF): \leftDetector.Timer1.count [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1551 (SB_DFF): \leftDetector.Timer1.count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1552 (SB_DFF): \leftDetector.Timer1.count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1553 (SB_DFF): \leftDetector.Timer1.count [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1554 (SB_DFF): \leftDetector.Timer1.count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1555 (SB_DFF): \leftDetector.Timer1.count [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1556 (SB_DFF): \leftDetector.Timer1.count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1557 (SB_DFF): \leftDetector.Timer1.count [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1558 (SB_DFF): \leftDetector.Timer1.count [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1559 (SB_DFF): \leftDetector.Timer1.count [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1560 (SB_DFF): \leftDetector.Timer1.count [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1561 (SB_DFF): \leftDetector.Timer1.count [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1562 (SB_DFF): \leftDetector.Timer1.count [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1563 (SB_DFF): \leftDetector.Timer1.count [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1637 (SB_DFF): \rightDetector.Timer1.q = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1638 (SB_DFF): \rightDetector.Timer1.count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1639 (SB_DFFE): \rightDetector.Timer1.count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1640 (SB_DFF): \rightDetector.Timer1.count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1641 (SB_DFF): \rightDetector.Timer1.count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1642 (SB_DFF): \rightDetector.Timer1.count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1643 (SB_DFF): \rightDetector.Timer1.count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1644 (SB_DFF): \rightDetector.Timer1.count [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1645 (SB_DFF): \rightDetector.Timer1.count [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1646 (SB_DFF): \rightDetector.Timer1.count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1647 (SB_DFF): \rightDetector.Timer1.count [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1648 (SB_DFF): \rightDetector.Timer1.count [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1649 (SB_DFF): \rightDetector.Timer1.count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1650 (SB_DFF): \rightDetector.Timer1.count [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1651 (SB_DFF): \rightDetector.Timer1.count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1652 (SB_DFF): \rightDetector.Timer1.count [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1653 (SB_DFF): \rightDetector.Timer1.count [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1654 (SB_DFF): \rightDetector.Timer1.count [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1655 (SB_DFF): \rightDetector.Timer1.count [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1656 (SB_DFF): \rightDetector.Timer1.count [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1657 (SB_DFF): \rightDetector.Timer1.count [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1658 (SB_DFF): \rightDetector.Timer1.count [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1429 (SB_DFF): \vgaSI1.hc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1549 (SB_DFF): \leftDetector.Timer1.count [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$984 (SB_DFFE): \rightDetector.currentState [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$985 (SB_DFFE): \rightDetector.currentState [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1042 (SB_DFFE): \ship1.posH [0] = 1

7.21. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$935 (A=1'0, B=$techmap$techmap\leftDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$972_Y, S=\clr) into $auto$simplemap.cc:420:simplemap_dff$924 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1038 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$2930 [1], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1043 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1040 (A=1'0, B=$techmap\ship1.$procmux$523_Y [3], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1045 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1041 (A=1'0, B=$techmap\ship1.$procmux$523_Y [4], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1046 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$934 (A=1'0, B=$techmap$techmap\leftDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$971_Y, S=\clr) into $auto$simplemap.cc:420:simplemap_dff$923 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1473 (A=$auto$wreduce.cc:347:run$710 [6], B=1'0, S=$auto$rtlil.cc:1696:Or$746) into $auto$simplemap.cc:420:simplemap_dff$1430 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1467 (A=$auto$wreduce.cc:347:run$710 [0], B=1'0, S=$auto$rtlil.cc:1696:Or$746) into $auto$simplemap.cc:420:simplemap_dff$1424 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1468 (A=$auto$alumacc.cc:474:replace_alu$738.BB [1], B=1'0, S=$auto$rtlil.cc:1696:Or$746) into $auto$simplemap.cc:420:simplemap_dff$1425 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1469 (A=$auto$wreduce.cc:347:run$710 [2], B=1'0, S=$auto$rtlil.cc:1696:Or$746) into $auto$simplemap.cc:420:simplemap_dff$1426 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1470 (A=$auto$wreduce.cc:347:run$710 [3], B=1'0, S=$auto$rtlil.cc:1696:Or$746) into $auto$simplemap.cc:420:simplemap_dff$1427 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1471 (A=$auto$wreduce.cc:347:run$710 [4], B=1'0, S=$auto$rtlil.cc:1696:Or$746) into $auto$simplemap.cc:420:simplemap_dff$1428 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1474 (A=$auto$wreduce.cc:347:run$710 [7], B=1'0, S=$auto$rtlil.cc:1696:Or$746) into $auto$simplemap.cc:420:simplemap_dff$1431 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1475 (A=$auto$wreduce.cc:347:run$710 [8], B=1'0, S=$auto$rtlil.cc:1696:Or$746) into $auto$simplemap.cc:420:simplemap_dff$1432 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1476 (A=$auto$wreduce.cc:347:run$710 [9], B=1'0, S=$auto$rtlil.cc:1696:Or$746) into $auto$simplemap.cc:420:simplemap_dff$1433 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1487 (A=$auto$wreduce.cc:347:run$711 [0], B=1'0, S=$auto$rtlil.cc:1696:Or$735) into $auto$simplemap.cc:420:simplemap_dff$1434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1488 (A=$auto$alumacc.cc:474:replace_alu$727.BB [1], B=1'0, S=$auto$rtlil.cc:1696:Or$735) into $auto$simplemap.cc:420:simplemap_dff$1435 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1489 (A=$auto$wreduce.cc:347:run$711 [2], B=1'0, S=$auto$rtlil.cc:1696:Or$735) into $auto$simplemap.cc:420:simplemap_dff$1436 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1490 (A=$auto$wreduce.cc:347:run$711 [3], B=1'0, S=$auto$rtlil.cc:1696:Or$735) into $auto$simplemap.cc:420:simplemap_dff$1437 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1491 (A=$auto$wreduce.cc:347:run$711 [4], B=1'0, S=$auto$rtlil.cc:1696:Or$735) into $auto$simplemap.cc:420:simplemap_dff$1438 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1492 (A=$auto$wreduce.cc:347:run$711 [5], B=1'0, S=$auto$rtlil.cc:1696:Or$735) into $auto$simplemap.cc:420:simplemap_dff$1439 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1493 (A=$auto$wreduce.cc:347:run$711 [6], B=1'0, S=$auto$rtlil.cc:1696:Or$735) into $auto$simplemap.cc:420:simplemap_dff$1440 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1494 (A=$auto$wreduce.cc:347:run$711 [7], B=1'0, S=$auto$rtlil.cc:1696:Or$735) into $auto$simplemap.cc:420:simplemap_dff$1441 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1495 (A=$auto$wreduce.cc:347:run$711 [8], B=1'0, S=$auto$rtlil.cc:1696:Or$735) into $auto$simplemap.cc:420:simplemap_dff$1442 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1496 (A=$auto$wreduce.cc:347:run$711 [9], B=1'0, S=$auto$rtlil.cc:1696:Or$735) into $auto$simplemap.cc:420:simplemap_dff$1443 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1519 (A=1'0, B=\vgaSI1.RGB [0], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1444 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1518 (A=1'0, B=\vgaSI1.RGB [1], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1445 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1517 (A=1'0, B=\vgaSI1.RGB [2], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1446 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1507 (A=1'0, B=$auto$maccmap.cc:245:synth$937 [0], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1447 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1508 (A=1'0, B=\vgaSI1.hc [1], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1448 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1509 (A=1'0, B=\vgaSI1.hc [2], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1449 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1510 (A=1'0, B=\vgaSI1.hc [3], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1450 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1511 (A=1'0, B=\vgaSI1.hc [4], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1451 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1512 (A=1'0, B=\vgaSI1.hc [5], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1452 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1513 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$738.BB [6], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1453 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1514 (A=1'0, B=$auto$maccmap.cc:245:synth$937 [7], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1454 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1515 (A=1'0, B=$auto$maccmap.cc:245:synth$937 [8], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1455 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1516 (A=1'0, B=$auto$maccmap.cc:245:synth$937 [9], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1456 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1502 (A=1'0, B=$auto$maccmap.cc:245:synth$998 [5], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1462 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1503 (A=1'0, B=$auto$maccmap.cc:245:synth$998 [6], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1463 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1504 (A=1'0, B=$auto$maccmap.cc:245:synth$998 [7], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1464 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1505 (A=1'0, B=$auto$maccmap.cc:245:synth$998 [8], S=\vgaSI1.activevideo) into $auto$simplemap.cc:420:simplemap_dff$1465 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1569 (A=1'0, B=$auto$wreduce.cc:347:run$705 [5], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1548 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1564 (A=1'0, B=$auto$wreduce.cc:347:run$705 [0], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1543 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1565 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$2892 [1], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1544 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1566 (A=1'0, B=$auto$wreduce.cc:347:run$705 [2], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1545 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1567 (A=1'0, B=$auto$wreduce.cc:347:run$705 [3], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1546 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1568 (A=1'0, B=$auto$wreduce.cc:347:run$705 [4], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1547 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1571 (A=1'0, B=$auto$wreduce.cc:347:run$705 [7], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1550 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1572 (A=1'0, B=$auto$wreduce.cc:347:run$705 [8], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1551 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1573 (A=1'0, B=$auto$wreduce.cc:347:run$705 [9], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1552 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1574 (A=1'0, B=$auto$wreduce.cc:347:run$705 [10], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1553 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1575 (A=1'0, B=$auto$wreduce.cc:347:run$705 [11], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1554 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1576 (A=1'0, B=$auto$wreduce.cc:347:run$705 [12], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1555 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1577 (A=1'0, B=$auto$wreduce.cc:347:run$705 [13], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1556 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1578 (A=1'0, B=$auto$wreduce.cc:347:run$705 [14], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1557 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1579 (A=1'0, B=$auto$wreduce.cc:347:run$705 [15], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1558 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1580 (A=1'0, B=$auto$wreduce.cc:347:run$705 [16], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1559 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1581 (A=1'0, B=$auto$wreduce.cc:347:run$705 [17], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1560 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1582 (A=1'0, B=$auto$wreduce.cc:347:run$705 [18], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1561 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1583 (A=1'0, B=$auto$wreduce.cc:347:run$705 [19], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1562 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1584 (A=1'0, B=$auto$wreduce.cc:347:run$705 [20], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1563 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1659 (A=1'0, B=$auto$wreduce.cc:347:run$707 [0], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1638 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1660 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$2911 [1], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1639 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1661 (A=1'0, B=$auto$wreduce.cc:347:run$707 [2], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1640 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1662 (A=1'0, B=$auto$wreduce.cc:347:run$707 [3], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1641 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1663 (A=1'0, B=$auto$wreduce.cc:347:run$707 [4], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1642 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1664 (A=1'0, B=$auto$wreduce.cc:347:run$707 [5], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1643 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1665 (A=1'0, B=$auto$wreduce.cc:347:run$707 [6], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1644 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1666 (A=1'0, B=$auto$wreduce.cc:347:run$707 [7], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1645 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1667 (A=1'0, B=$auto$wreduce.cc:347:run$707 [8], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1646 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1668 (A=1'0, B=$auto$wreduce.cc:347:run$707 [9], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1647 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1669 (A=1'0, B=$auto$wreduce.cc:347:run$707 [10], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1648 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1670 (A=1'0, B=$auto$wreduce.cc:347:run$707 [11], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1649 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1671 (A=1'0, B=$auto$wreduce.cc:347:run$707 [12], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1650 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1672 (A=1'0, B=$auto$wreduce.cc:347:run$707 [13], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1651 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1673 (A=1'0, B=$auto$wreduce.cc:347:run$707 [14], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1652 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1674 (A=1'0, B=$auto$wreduce.cc:347:run$707 [15], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1653 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1675 (A=1'0, B=$auto$wreduce.cc:347:run$707 [16], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1654 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1676 (A=1'0, B=$auto$wreduce.cc:347:run$707 [17], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1655 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1677 (A=1'0, B=$auto$wreduce.cc:347:run$707 [18], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1656 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1678 (A=1'0, B=$auto$wreduce.cc:347:run$707 [19], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1657 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1679 (A=1'0, B=$auto$wreduce.cc:347:run$707 [20], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1658 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1472 (A=$auto$wreduce.cc:347:run$710 [5], B=1'0, S=$auto$rtlil.cc:1696:Or$746) into $auto$simplemap.cc:420:simplemap_dff$1429 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1570 (A=1'0, B=$auto$wreduce.cc:347:run$705 [6], S=\clr) into $auto$simplemap.cc:420:simplemap_dff$1549 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$995 (A=1'0, B=$techmap$techmap\rightDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$971_Y, S=\clr) into $auto$simplemap.cc:420:simplemap_dff$984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$996 (A=1'0, B=$techmap$techmap\rightDetector.$procmux$488.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$972_Y, S=\clr) into $auto$simplemap.cc:420:simplemap_dff$985 (SB_DFFE).

7.22. Executing ICE40_OPT pass (performing simple optimizations).

7.22.1. Running ICE40 specific optimizations.

7.22.2. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2771' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2711' in module `top' with or-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$2688' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1194' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1519' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1185' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1518' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1517' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1516' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1515' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1514' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1513' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1512' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1511' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1510' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1509' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1508' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1507' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1505' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1504' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1503' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1502' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1501' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1500' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1499' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1498' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1497' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1679' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1678' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1677' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1676' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1675' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1674' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1673' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1672' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1671' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1659' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1670' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1669' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1668' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1667' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1666' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1665' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1664' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1663' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1662' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1661' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1660' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1584' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1583' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1582' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1581' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1580' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1579' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1578' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1577' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1576' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1575' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1574' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1573' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1572' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1571' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1570' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1569' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1568' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1567' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1566' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1565' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1564' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1041' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1040' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1038' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$996' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$995' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$934' in module `top' with and-gate.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$935' in module `top' with and-gate.

7.22.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3611' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3612 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3611' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3609' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3610 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3609' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3607' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3608 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3607' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3605' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3606 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3605' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3603' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3604 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3603' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3601' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3602 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3601' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3599' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3600 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3599' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3597' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3598 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3597' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3595' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3596 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3595' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3593' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3594 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3593' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3591' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3592 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3591' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3589' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3590 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3589' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3587' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3588 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3587' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3585' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3586 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3585' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3583' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3584 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3583' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3581' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3582 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3581' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3579' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3580 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3579' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3577' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3578 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3577' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3575' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3576 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3575' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3573' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3574 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3573' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3571' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3572 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3571' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3569' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3570 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3569' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3567' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3568 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3567' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3565' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3566 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3565' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3563' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3564 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3563' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3561' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3562 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3561' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3559' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3560 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3559' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3557' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3558 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3557' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3555' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3556 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3555' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3553' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3554 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3553' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3551' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3552 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3551' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3549' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3550 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3549' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3547' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3548 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3547' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3545' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3546 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3545' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3543' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3544 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3543' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3541' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3542 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3541' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3539' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3540 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3539' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3537' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3538 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3537' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3535' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3536 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3535' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3533' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3534 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3533' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3531' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3532 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3531' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3529' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3530 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3529' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3527' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3528 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3527' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3523' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3525'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3524 = $auto$rtlil.cc:1802:NotGate$3526
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3523' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3521' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3525'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3522 = $auto$rtlil.cc:1802:NotGate$3526
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3521' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3519' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3525'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3520 = $auto$rtlil.cc:1802:NotGate$3526
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3519' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3517' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3525'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3518 = $auto$rtlil.cc:1802:NotGate$3526
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3517' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3515' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3525'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3516 = $auto$rtlil.cc:1802:NotGate$3526
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3515' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3513' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3525'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3514 = $auto$rtlil.cc:1802:NotGate$3526
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3513' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3511' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3525'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3512 = $auto$rtlil.cc:1802:NotGate$3526
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3511' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3509' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3525'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3510 = $auto$rtlil.cc:1802:NotGate$3526
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3509' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3507' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3525'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3508 = $auto$rtlil.cc:1802:NotGate$3526
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3507' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3505' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3525'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3506 = $auto$rtlil.cc:1802:NotGate$3526
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3505' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3503' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3525'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3504 = $auto$rtlil.cc:1802:NotGate$3526
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3503' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3501' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3525'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3502 = $auto$rtlil.cc:1802:NotGate$3526
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3501' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3499' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3525'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3500 = $auto$rtlil.cc:1802:NotGate$3526
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3499' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3497' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3525'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3498 = $auto$rtlil.cc:1802:NotGate$3526
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3497' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3495' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3525'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3496 = $auto$rtlil.cc:1802:NotGate$3526
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3495' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3493' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3525'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3494 = $auto$rtlil.cc:1802:NotGate$3526
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3493' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3491' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3492 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3491' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3489' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3490 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3489' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3487' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3488 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3487' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3485' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3486 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3485' from module `\top'.
  Cell `$auto$ice40_ffssr.cc:106:execute$3483' is identical to cell `$auto$ice40_ffssr.cc:106:execute$3613'.
    Redirecting output \Y: $auto$rtlil.cc:1802:NotGate$3484 = $auto$rtlil.cc:1802:NotGate$3614
    Removing $_NOT_ cell `$auto$ice40_ffssr.cc:106:execute$3483' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3352' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3174'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3350 [0] = $auto$simplemap.cc:250:simplemap_eqne$3172 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3352' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3160' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3174'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3158 [0] = $auto$simplemap.cc:250:simplemap_eqne$3172 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3160' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3228' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3174'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3226 [0] = $auto$simplemap.cc:250:simplemap_eqne$3172 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3228' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3148' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3174'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3146 [0] = $auto$simplemap.cc:250:simplemap_eqne$3172 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3148' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3186' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3174'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3184 [0] = $auto$simplemap.cc:250:simplemap_eqne$3172 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3186' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3233' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3232 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3233' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3204' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3174'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3202 [0] = $auto$simplemap.cc:250:simplemap_eqne$3172 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3204' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3235' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3155'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3224 = $auto$dff2dffe.cc:158:make_patterns_logic$3144
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3235' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3216' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3174'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3214 [0] = $auto$simplemap.cc:250:simplemap_eqne$3172 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3216' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3361' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3174'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3359 [0] = $auto$simplemap.cc:250:simplemap_eqne$3172 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3361' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3343' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3174'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3341 [0] = $auto$simplemap.cc:250:simplemap_eqne$3172 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3343' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3325' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3174'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3323 [0] = $auto$simplemap.cc:250:simplemap_eqne$3172 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3325' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3334' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3174'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3332 [0] = $auto$simplemap.cc:250:simplemap_eqne$3172 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3334' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3209' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3208 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3209' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3347' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3356'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3339 = $auto$dff2dffe.cc:158:make_patterns_logic$3348
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3347' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$3370' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3174'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$3368 [0] = $auto$simplemap.cc:250:simplemap_eqne$3172 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$3370' from module `\top'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1060' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$3175'.
    Redirecting output \Y: $auto$alumacc.cc:490:replace_alu$805 [0] = $auto$simplemap.cc:250:simplemap_eqne$3172 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1060' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3191' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3190 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3191' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3211' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3155'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3200 = $auto$dff2dffe.cc:158:make_patterns_logic$3144
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3211' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3221' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3153'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$3220 = $auto$simplemap.cc:127:simplemap_reduce$3152
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3221' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3193' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3155'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3182 = $auto$dff2dffe.cc:158:make_patterns_logic$3144
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3193' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3374' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3365'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3366 = $auto$dff2dffe.cc:158:make_patterns_logic$3357
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3374' from module `\top'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$3223' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$3155'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$3212 = $auto$dff2dffe.cc:158:make_patterns_logic$3144
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$3223' from module `\top'.
Removed a total of 87 cells.

7.22.4. Executing OPT_RMDFF pass (remove dff with constant values).

7.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1519'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1518'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1517'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1516'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1515'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1514'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1513'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1512'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1511'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1510'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1509'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1508'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1507'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1505'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1504'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1503'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1502'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1496'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1495'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1494'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1493'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1492'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1491'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1490'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1489'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1488'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1487'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1476'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1475'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1474'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1473'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1472'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1471'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1470'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1469'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1468'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1467'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1679'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1678'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1677'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1676'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1675'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1674'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1673'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1672'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1671'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1659'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1670'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1669'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1668'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1667'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1666'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1665'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1664'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1663'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1662'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1661'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1660'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1584'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1583'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1582'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1581'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1580'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1579'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1578'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1577'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1576'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1575'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1574'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1573'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1572'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1571'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1570'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1569'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1568'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1567'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1566'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1565'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1564'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1041'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1040'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$1038'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$996'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$995'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$934'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:277:simplemap_mux$935'.
  removed 439 unused temporary wires.
Removed 566 unused cells and 859 unused wires.

7.22.6. Rerunning OPT passes. (Removed registers in this run.)

7.22.7. Running ICE40 specific optimizations.

7.22.8. Executing OPT_EXPR pass (perform const folding).

7.22.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.22.10. Executing OPT_RMDFF pass (remove dff with constant values).

7.22.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 566 unused cells and 859 unused wires.

7.22.12. Finished OPT passes. (There is nothing left to do.)

7.23. Executing TECHMAP pass (map to technology primitives).

7.23.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

7.23.2. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping \$_DLATCH_P_.$ternary$/usr/local/bin/../share/yosys/ice40/latches_map.v:10$3617 ($mux).

7.23.3. Executing OPT pass (performing simple optimizations).

7.23.3.1. Executing OPT_EXPR pass (perform const folding).

7.23.3.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\$_DLATCH_P_'.
Removed a total of 0 cells.

7.23.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \$_DLATCH_P_..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.23.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \$_DLATCH_P_.
Performed a total of 0 changes.

7.23.3.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\$_DLATCH_P_'.
Removed a total of 0 cells.

7.23.3.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.23.3.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \$_DLATCH_P_..
  removed 1 unused temporary wires.
Removed 566 unused cells and 860 unused wires.

7.23.3.8. Executing OPT_EXPR pass (perform const folding).

7.23.3.9. Finished OPT passes. (There is nothing left to do.)
Mapping top.$auto$simplemap.cc:517:simplemap_dlatch$986 using \$_DLATCH_P_.
Mapping top.$auto$simplemap.cc:517:simplemap_dlatch$925 using \$_DLATCH_P_.
No more expansions possible.

7.24. Executing ABC pass (technology mapping using ABC).

7.24.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Breaking loop using new signal $abcloop$3620: \leftDetector.detected -> $auto$simplemap.cc:250:simplemap_eqne$3146 [2]
                                              \leftDetector.detected -> \leftDetector.detected
Breaking loop using new signal $abcloop$3621: \rightDetector.detected -> $auto$simplemap.cc:250:simplemap_eqne$3146 [1]
                                              \rightDetector.detected -> \rightDetector.detected
Extracted 417 gates and 627 wires to a netlist network with 208 inputs and 60 outputs.

7.24.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.24.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      356
ABC RESULTS:        internal signals:      359
ABC RESULTS:           input signals:      208
ABC RESULTS:          output signals:       60
Removing temp directory.
Removed 0 unused cells and 340 unused wires.

7.25. Executing TECHMAP pass (map to technology primitives).

7.25.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

7.25.2. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1100111110100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1100111110100000'.

7.25.3. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3777 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.

7.25.4. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111110000001010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111110000001010'.

7.25.5. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3778 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.

7.25.6. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 1
Parameter \LUT = 2'01
Generating RTLIL representation for module `$paramod\$lut\WIDTH=1\LUT=2'01'.

7.25.7. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3757 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3756 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3771 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3755 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3772 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3770 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3781 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.

7.25.8. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000010111110011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000010111110011'.

7.25.9. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3782 using $paramod\$lut\WIDTH=4\LUT=16'0000010111110011.

7.25.10. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011111101010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011111101010000'.

7.25.11. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3785 using $paramod\$lut\WIDTH=4\LUT=16'0011111101010000.

7.25.12. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111001100000101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111001100000101'.

7.25.13. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3786 using $paramod\$lut\WIDTH=4\LUT=16'1111001100000101.

7.25.14. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111110011111010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111110011111010'.

7.25.15. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3783 using $paramod\$lut\WIDTH=4\LUT=16'1111110011111010.

7.25.16. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010110000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010110000000000'.

7.25.17. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3701 using $paramod\$lut\WIDTH=4\LUT=16'1010110000000000.

7.25.18. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000101000001100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000101000001100'.

7.25.19. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3702 using $paramod\$lut\WIDTH=4\LUT=16'0000101000001100.

7.25.20. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1110111100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1110111100000000'.

7.25.21. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3700 using $paramod\$lut\WIDTH=4\LUT=16'1110111100000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3703 using $paramod\$lut\WIDTH=4\LUT=16'1010110000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3704 using $paramod\$lut\WIDTH=4\LUT=16'0000101000001100.

7.25.22. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111000000000'.

7.25.23. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3699 using $paramod\$lut\WIDTH=4\LUT=16'1111111000000000.

7.25.24. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10101100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10101100'.

7.25.25. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3707 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3708 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3706 using $paramod\$lut\WIDTH=4\LUT=16'0000101000001100.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3710 using $paramod\$lut\WIDTH=3\LUT=8'10101100.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3711 using $paramod\$lut\WIDTH=3\LUT=8'10101100.

7.25.26. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1100101000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1100101000000000'.

7.25.27. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3709 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.

7.25.28. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000010100000011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000010100000011'.

7.25.29. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3713 using $paramod\$lut\WIDTH=4\LUT=16'0000010100000011.

7.25.30. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0101001100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0101001100000000'.

7.25.31. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3714 using $paramod\$lut\WIDTH=4\LUT=16'0101001100000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3712 using $paramod\$lut\WIDTH=4\LUT=16'1110111100000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3716 using $paramod\$lut\WIDTH=4\LUT=16'0000010100000011.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3717 using $paramod\$lut\WIDTH=4\LUT=16'0101001100000000.

7.25.32. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000011111110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000011111110'.

7.25.33. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3715 using $paramod\$lut\WIDTH=4\LUT=16'0000000011111110.

7.25.34. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100111101000100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100111101000100'.

7.25.35. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3705 using $paramod\$lut\WIDTH=4\LUT=16'0100111101000100.

7.25.36. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100010011110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100010011110000'.

7.25.37. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3784 using $paramod\$lut\WIDTH=4\LUT=16'0100010011110000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3733 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.

7.25.38. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000110000001010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000110000001010'.

7.25.39. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3734 using $paramod\$lut\WIDTH=4\LUT=16'0000110000001010.

7.25.40. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000011101111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000011101111'.

7.25.41. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3732 using $paramod\$lut\WIDTH=4\LUT=16'0000000011101111.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3735 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3736 using $paramod\$lut\WIDTH=4\LUT=16'0000110000001010.

7.25.42. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000111111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000111111111'.

7.25.43. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3790 using $paramod\$lut\WIDTH=4\LUT=16'0000000111111111.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3789 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3763 using $paramod\$lut\WIDTH=1\LUT=2'01.

7.25.44. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1011000000001011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1011000000001011'.

7.25.45. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3791 using $paramod\$lut\WIDTH=4\LUT=16'1011000000001011.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3794 using $paramod\$lut\WIDTH=4\LUT=16'0000010111110011.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3775 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3764 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3787 using $paramod\$lut\WIDTH=4\LUT=16'1011000000001011.

7.25.46. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0110000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0110000000000000'.

7.25.47. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3788 using $paramod\$lut\WIDTH=4\LUT=16'0110000000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3767 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3752 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3769 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3797 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3765 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3798 using $paramod\$lut\WIDTH=4\LUT=16'0000010111110011.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3754 using $paramod\$lut\WIDTH=1\LUT=2'01.

7.25.48. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1100101011111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1100101011111111'.

7.25.49. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3799 using $paramod\$lut\WIDTH=4\LUT=16'1100101011111111.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3768 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3766 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3753 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3762 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3751 using $paramod\$lut\WIDTH=1\LUT=2'01.

7.25.50. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001000000000000'.

7.25.51. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3624 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.

7.25.52. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0100'.

7.25.53. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3669 using $paramod\$lut\WIDTH=2\LUT=4'0100.

7.25.54. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10110000'.

7.25.55. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3623 using $paramod\$lut\WIDTH=3\LUT=8'10110000.

7.25.56. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011010100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011010100000000'.

7.25.57. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3622 using $paramod\$lut\WIDTH=4\LUT=16'0011010100000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3625 using $paramod\$lut\WIDTH=4\LUT=16'0011010100000000.

7.25.58. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000000000001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000000000001'.

7.25.59. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3630 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.

7.25.60. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00010000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00010000'.

7.25.61. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3629 using $paramod\$lut\WIDTH=3\LUT=8'00010000.

7.25.62. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01000000'.

7.25.63. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3628 using $paramod\$lut\WIDTH=3\LUT=8'01000000.

7.25.64. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1011111100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1011111100000000'.

7.25.65. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3627 using $paramod\$lut\WIDTH=4\LUT=16'1011111100000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3632 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3631 using $paramod\$lut\WIDTH=3\LUT=8'01000000.

7.25.66. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10000000'.

7.25.67. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3634 using $paramod\$lut\WIDTH=3\LUT=8'10000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3633 using $paramod\$lut\WIDTH=2\LUT=4'0100.

7.25.68. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111101110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111101110000'.

7.25.69. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3626 using $paramod\$lut\WIDTH=4\LUT=16'1111111101110000.

7.25.70. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0101111100001100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0101111100001100'.

7.25.71. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3635 using $paramod\$lut\WIDTH=4\LUT=16'0101111100001100.

7.25.72. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1101111111000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1101111111000000'.

7.25.73. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3636 using $paramod\$lut\WIDTH=4\LUT=16'1101111111000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3637 using $paramod\$lut\WIDTH=4\LUT=16'0101111100001100.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3638 using $paramod\$lut\WIDTH=4\LUT=16'1101111111000000.

7.25.74. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100000000000000'.

7.25.75. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3641 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3668 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3640 using $paramod\$lut\WIDTH=3\LUT=8'10110000.

7.25.76. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11101111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11101111'.

7.25.77. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3639 using $paramod\$lut\WIDTH=3\LUT=8'11101111.

7.25.78. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111001100111011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111001100111011'.

7.25.79. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3642 using $paramod\$lut\WIDTH=4\LUT=16'1111001100111011.

7.25.80. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1000000000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1000000000000000'.

7.25.81. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3645 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3646 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3644 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.

7.25.82. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1011'.

7.25.83. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3643 using $paramod\$lut\WIDTH=2\LUT=4'1011.

7.25.84. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'1110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'1110'.

7.25.85. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3647 using $paramod\$lut\WIDTH=2\LUT=4'1110.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3649 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3650 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.

7.25.86. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'10001111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'10001111'.

7.25.87. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3648 using $paramod\$lut\WIDTH=3\LUT=8'10001111.

7.25.88. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11100000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11100000'.

7.25.89. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3651 using $paramod\$lut\WIDTH=3\LUT=8'11100000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3652 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3653 using $paramod\$lut\WIDTH=2\LUT=4'1011.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3656 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3655 using $paramod\$lut\WIDTH=3\LUT=8'00010000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3658 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3657 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3659 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3660 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3654 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3663 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3662 using $paramod\$lut\WIDTH=3\LUT=8'00010000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3665 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3664 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3666 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3667 using $paramod\$lut\WIDTH=4\LUT=16'0000000000000001.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3661 using $paramod\$lut\WIDTH=4\LUT=16'1000000000000000.

7.25.90. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11001010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11001010'.

7.25.91. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3670 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3671 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3676 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3677 using $paramod\$lut\WIDTH=4\LUT=16'0000110000001010.

7.25.92. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1110111011110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1110111011110000'.

7.25.93. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3675 using $paramod\$lut\WIDTH=4\LUT=16'1110111011110000.

7.25.94. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00110101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00110101'.

7.25.95. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3679 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3680 using $paramod\$lut\WIDTH=3\LUT=8'00110101.

7.25.96. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000001100000101
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000001100000101'.

7.25.97. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3678 using $paramod\$lut\WIDTH=4\LUT=16'0000001100000101.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3682 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3683 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3681 using $paramod\$lut\WIDTH=4\LUT=16'0011010100000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3674 using $paramod\$lut\WIDTH=4\LUT=16'1110111011110000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3686 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3687 using $paramod\$lut\WIDTH=4\LUT=16'0000110000001010.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3779 using $paramod\$lut\WIDTH=4\LUT=16'1100111110100000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3780 using $paramod\$lut\WIDTH=4\LUT=16'1111110000001010.

7.25.98. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111000011101110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111000011101110'.

7.25.99. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3685 using $paramod\$lut\WIDTH=4\LUT=16'1111000011101110.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3690 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3691 using $paramod\$lut\WIDTH=3\LUT=8'00110101.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3689 using $paramod\$lut\WIDTH=4\LUT=16'0000101000001100.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3692 using $paramod\$lut\WIDTH=4\LUT=16'0000110000001010.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3693 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3688 using $paramod\$lut\WIDTH=4\LUT=16'0000000011101111.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3684 using $paramod\$lut\WIDTH=3\LUT=8'11001010.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3695 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3696 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3694 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3673 using $paramod\$lut\WIDTH=4\LUT=16'1010110000000000.

7.25.100. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00010100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00010100'.

7.25.101. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3697 using $paramod\$lut\WIDTH=3\LUT=8'00010100.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3672 using $paramod\$lut\WIDTH=2\LUT=4'1110.

7.25.102. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000100000000'.

7.25.103. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3719 using $paramod\$lut\WIDTH=4\LUT=16'0000000100000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3718 using $paramod\$lut\WIDTH=3\LUT=8'01000000.

7.25.104. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111101000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111101000000'.

7.25.105. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3698 using $paramod\$lut\WIDTH=4\LUT=16'1111111101000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3722 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3723 using $paramod\$lut\WIDTH=4\LUT=16'0000110000001010.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3721 using $paramod\$lut\WIDTH=4\LUT=16'1110111100000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3724 using $paramod\$lut\WIDTH=4\LUT=16'0000001100000101.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3725 using $paramod\$lut\WIDTH=4\LUT=16'0011010100000000.

7.25.106. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111000100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111000100000000'.

7.25.107. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3720 using $paramod\$lut\WIDTH=4\LUT=16'1111000100000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3728 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3729 using $paramod\$lut\WIDTH=4\LUT=16'0000110000001010.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3727 using $paramod\$lut\WIDTH=4\LUT=16'0000000011111110.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3730 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3731 using $paramod\$lut\WIDTH=4\LUT=16'0000110000001010.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3726 using $paramod\$lut\WIDTH=4\LUT=16'1110111100000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3737 using $paramod\$lut\WIDTH=4\LUT=16'0100000000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3738 using $paramod\$lut\WIDTH=2\LUT=4'0100.

7.25.108. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01000001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01000001'.

7.25.109. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3739 using $paramod\$lut\WIDTH=3\LUT=8'01000001.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3740 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3741 using $paramod\$lut\WIDTH=2\LUT=4'0100.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3742 using $paramod\$lut\WIDTH=2\LUT=4'0100.

7.25.110. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'00000001
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'00000001'.

7.25.111. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3745 using $paramod\$lut\WIDTH=3\LUT=8'00000001.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3744 using $paramod\$lut\WIDTH=4\LUT=16'1011111100000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3746 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.

7.25.112. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111100011111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111100011111111'.

7.25.113. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3743 using $paramod\$lut\WIDTH=4\LUT=16'1111100011111111.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3749 using $paramod\$lut\WIDTH=4\LUT=16'0001000000000000.

7.25.114. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100111100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100111100000000'.

7.25.115. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3748 using $paramod\$lut\WIDTH=4\LUT=16'0100111100000000.

7.25.116. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0100000011111111
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0100000011111111'.

7.25.117. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3747 using $paramod\$lut\WIDTH=4\LUT=16'0100000011111111.

7.25.118. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0110'.

7.25.119. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3750 using $paramod\$lut\WIDTH=2\LUT=4'0110.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3759 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3760 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3795 using $paramod\$lut\WIDTH=4\LUT=16'1011111100000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3758 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3776 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3774 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3761 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3792 using $paramod\$lut\WIDTH=4\LUT=16'0110000000000000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3793 using $paramod\$lut\WIDTH=4\LUT=16'1110111100000000.

7.25.120. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1111111111111000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1111111111111000'.

7.25.121. Continuing TECHMAP pass.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3796 using $paramod\$lut\WIDTH=4\LUT=16'1111111111111000.
Mapping top.$abc$3619$auto$blifparse.cc:465:parse_blif$3773 using $paramod\$lut\WIDTH=1\LUT=2'01.
No more expansions possible.
Removed 0 unused cells and 356 unused wires.

7.26. Executing HIERARCHY pass (managing design hierarchy).

7.26.1. Analyzing design hierarchy..
Top module:  \top

7.26.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

7.27. Printing statistics.

=== top ===

   Number of wires:                371
   Number of wire bits:            834
   Number of public wires:          66
   Number of public wire bits:     231
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                485
     SB_CARRY                      133
     SB_DFF                          2
     SB_DFFE                         2
     SB_DFFESR                      20
     SB_DFFSR                       66
     SB_LUT4                       255
     SB_PLL40_CORE                   1
     SB_RAM40_4K                     6

7.28. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.formatVGA1.rgb has an unprocessed 'init' attribute.
Warning: Wire top.leftDetector.nextState has an unprocessed 'init' attribute.
Warning: Wire top.rightDetector.nextState has an unprocessed 'init' attribute.
Warning: Wire top.vgaSI1.Y has an unprocessed 'init' attribute.
found and reported 4 problems.

7.29. Executing BLIF backend.

End of script. Logfile hash: 5c90c61eee
CPU: user 6.03s system 0.11s, MEM: 46.94 MB total, 20.06 MB resident
Yosys 0.7+428 (git sha1 9804ebe, gcc 4.9.4-2ubuntu1~14.04.1 -fPIC -Os)
Time spent: 19% 28x opt_expr (1 sec), 16% 24x opt_merge (1 sec), ...
seed: 1
device: 1k
read_chipdb +/share/arachne-pnr/chipdb-1k.bin...
  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100
read_blif top.blif...
prune...
read_pcf vga.pcf...
instantiate_io...
pack...

After packing:
IOs          9 / 96
GBs          0 / 8
  GB_IOs     0 / 8
LCs          356 / 1280
  DFF        36
  CARRY      95
  CARRY, DFF 54
  DFF PASS   9
  CARRY PASS 20
BRAMs        6 / 16
WARMBOOTs    0 / 1
PLLs         1 / 1

place_constraints...
promote_globals...
  promoted dclk$2, 53 / 54
  promoted $abc$3619$n11, 49 / 49
  promoted vgaSI1.clk, 43 / 43
  promoted $abc$3619$n9, 22 / 22
  promoted $abc$3619$n299, 11 / 11
  promoted $abc$3619$n293, 12 / 21
  promoted 6 nets
    4 sr/we
    2 clk
  6 globals
    4 sr/we
    2 clk
realize_constants...
  realized 0, 1
place...
  initial wire length = 3336
  at iteration #50: temp = 6.66193, wire length = 2571
  at iteration #100: temp = 3.41985, wire length = 1680
  at iteration #150: temp = 1.08673, wire length = 1112
  at iteration #200: temp = 0.00210204, wire length = 877
  final wire length = 877

After placement:
PIOs       11 / 96
PLBs       77 / 160
BRAMs      6 / 16

  place time 3.27s
route...
  pass 1, 0 shared.

After routing:
span_4     358 / 6944
span_12    82 / 1440

  route time 1.15s
write_txt top.txt...
init..
cdone: high
reset..
cdone: low
flash ID: 0x20 0xBA 0x16 0x10 0x00 0x00 0x23 0x50 0x81 0x14 0x25 0x00 0x84 0x00 0x47 0x10 0x04 0x15 0xC4 0xD5
file size: 32220
erase 64kB sector at 0x000000..
programming..
reading..
VERIFY OK
cdone: high
Bye.
