DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
instances [
(Instance
name "adc_addr"
duLibraryName "idx_fpga_lib"
duName "adc_v1_addr"
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 downto 0)"
value "BASE_ADDR"
)
]
mwi 0
uid 109,0
)
(Instance
name "U_0"
duLibraryName "idx_fpga_lib"
duName "subbus_io"
elements [
]
mwi 0
uid 193,0
)
(Instance
name "glue"
duLibraryName "idx_fpga_lib"
duName "adc_glue"
elements [
]
mwi 0
uid 261,0
)
(Instance
name "sm"
duLibraryName "idx_fpga_lib"
duName "adc_sm"
elements [
]
mwi 0
uid 480,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\adc_v1\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\adc_v1\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\adc_v1"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\adc_v1"
)
(vvPair
variable "date"
value "04/ 8/2014"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "08"
)
(vvPair
variable "entity_name"
value "adc_v1"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "04/08/14"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "11:09:30"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "adc_v1"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\adc_v1\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\adc_v1\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.3\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:12:59"
)
(vvPair
variable "unit"
value "adc_v1"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,67000,71000,68000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "54200,67000,62800,68000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "71000,63000,75000,64000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "71200,63000,74200,64000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,65000,71000,66000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "54200,65000,64200,66000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "50000,65000,54000,66000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "50200,65000,52300,66000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "71000,64000,91000,68000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "71200,64200,80400,65200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "75000,63000,91000,64000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "75200,63000,78400,64000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "50000,63000,71000,65000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "57150,63500,63850,64500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "50000,66000,54000,67000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "50200,66000,52300,67000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "50000,67000,54000,68000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "50200,67000,52900,68000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "54000,66000,71000,67000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "54200,66000,64000,67000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "50000,63000,91000,68000"
)
oxt "14000,66000,55000,71000"
)
*12 (Blk
uid 109,0
shape (Rectangle
uid 110,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "13000,29000,21000,39000"
)
oxt "16000,22000,24000,32000"
ttg (MlTextGroup
uid 111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 112,0
va (VaSet
font "arial,8,1"
)
xt "14350,32500,19650,33500"
st "idx_fpga_lib"
blo "14350,33300"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 113,0
va (VaSet
font "arial,8,1"
)
xt "14350,33500,19850,34500"
st "adc_v1_addr"
blo "14350,34300"
tm "BlkNameMgr"
)
*15 (Text
uid 114,0
va (VaSet
font "arial,8,1"
)
xt "14350,34500,18150,35500"
st "adc_addr"
blo "14350,35300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 115,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 116,0
text (MLText
uid 117,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "12000,39200,44000,40000"
st "BASE_ADDR = BASE_ADDR    ( std_logic_vector(15 downto 0) )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 downto 0)"
value "BASE_ADDR"
)
]
)
viewicon (ZoomableIcon
uid 118,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "13250,37250,14750,38750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*16 (PortIoIn
uid 119,0
shape (CompositeShape
uid 120,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 121,0
sl 0
ro 270
xt "5000,32625,6500,33375"
)
(Line
uid 122,0
sl 0
ro 270
xt "6500,33000,7000,33000"
pts [
"6500,33000"
"7000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 124,0
va (VaSet
font "arial,8,0"
)
xt "2000,32500,4000,33500"
st "Addr"
ju 2
blo "4000,33300"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 133,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 2,0
)
declText (MLText
uid 134,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,45000,2800"
st "Addr       : std_logic_vector(15 DOWNTO 0)"
)
)
*18 (Net
uid 145,0
decl (Decl
n "BdEn"
t "std_ulogic"
o 2
suid 4,0
)
declText (MLText
uid 146,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,38500,12600"
st "SIGNAL BdEn       : std_ulogic"
)
)
*19 (SaComponent
uid 193,0
optionalChildren [
*20 (CptPort
uid 165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,23625,22750,24375"
)
tg (CPTG
uid 167,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168,0
va (VaSet
)
xt "18800,23500,21000,24500"
st "BdEn"
ju 2
blo "21000,24300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "BdEn"
t "std_ulogic"
o 7
suid 1,0
)
)
)
*21 (CptPort
uid 169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 170,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,22625,14000,23375"
)
tg (CPTG
uid 171,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 172,0
va (VaSet
)
xt "15000,22500,17800,23500"
st "ExpAck"
blo "15000,23300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*22 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,20625,14000,21375"
)
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
)
xt "15000,20500,17600,21500"
st "ExpRd"
blo "15000,21300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "ExpRd"
t "std_ulogic"
o 1
suid 3,0
)
)
)
*23 (CptPort
uid 177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,21625,14000,22375"
)
tg (CPTG
uid 179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 180,0
va (VaSet
)
xt "15000,21500,17600,22500"
st "ExpWr"
blo "15000,22300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "ExpWr"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*24 (CptPort
uid 181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,23625,14000,24375"
)
tg (CPTG
uid 183,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 184,0
va (VaSet
)
xt "15000,23500,17000,24500"
st "F8M"
blo "15000,24300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "F8M"
t "std_ulogic"
o 4
suid 5,0
)
)
)
*25 (CptPort
uid 185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,20625,22750,21375"
)
tg (CPTG
uid 187,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 188,0
va (VaSet
)
xt "18700,20500,21000,21500"
st "RdEn"
ju 2
blo "21000,21300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "RdEn"
t "std_ulogic"
o 5
suid 6,0
)
)
)
*26 (CptPort
uid 189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,21625,22750,22375"
)
tg (CPTG
uid 191,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 192,0
va (VaSet
)
xt "18700,21500,21000,22500"
st "WrEn"
ju 2
blo "21000,22300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "WrEn"
t "std_ulogic"
o 6
suid 7,0
)
)
)
]
shape (Rectangle
uid 194,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,20000,22000,26000"
)
oxt "15000,19000,23000,25000"
ttg (MlTextGroup
uid 195,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 196,0
va (VaSet
font "Arial,8,1"
)
xt "15350,26000,20650,27000"
st "idx_fpga_lib"
blo "15350,26800"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 197,0
va (VaSet
font "Arial,8,1"
)
xt "15350,27000,19650,28000"
st "subbus_io"
blo "15350,27800"
tm "CptNameMgr"
)
*29 (Text
uid 198,0
va (VaSet
font "Arial,8,1"
)
xt "15350,28000,17150,29000"
st "U_0"
blo "15350,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 199,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 200,0
text (MLText
uid 201,0
va (VaSet
font "Courier New,8,0"
)
xt "-3000,10800,-3000,10800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 202,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,24250,15750,25750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*30 (PortIoIn
uid 203,0
shape (CompositeShape
uid 204,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 205,0
sl 0
ro 270
xt "5000,23625,6500,24375"
)
(Line
uid 206,0
sl 0
ro 270
xt "6500,24000,7000,24000"
pts [
"6500,24000"
"7000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 207,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 208,0
va (VaSet
font "arial,8,0"
)
xt "2000,23500,4000,24500"
st "F8M"
ju 2
blo "4000,24300"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 209,0
lang 10
decl (Decl
n "F8M"
t "std_ulogic"
o 4
suid 7,0
)
declText (MLText
uid 210,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,35000,5200"
st "F8M        : std_ulogic"
)
)
*32 (Net
uid 215,0
lang 10
decl (Decl
n "ExpAck"
t "std_ulogic"
o 5
suid 8,0
)
declText (MLText
uid 216,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,35000,8400"
st "ExpAck     : std_ulogic"
)
)
*33 (PortIoOut
uid 223,0
shape (CompositeShape
uid 224,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 225,0
sl 0
ro 90
xt "5000,22625,6500,23375"
)
(Line
uid 226,0
sl 0
ro 90
xt "6500,23000,7000,23000"
pts [
"7000,23000"
"6500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 227,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 228,0
va (VaSet
font "arial,8,0"
)
xt "1200,22500,4000,23500"
st "ExpAck"
ju 2
blo "4000,23300"
tm "WireNameMgr"
)
)
)
*34 (PortIoIn
uid 229,0
shape (CompositeShape
uid 230,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 231,0
sl 0
ro 270
xt "5000,20625,6500,21375"
)
(Line
uid 232,0
sl 0
ro 270
xt "6500,21000,7000,21000"
pts [
"6500,21000"
"7000,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 233,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 234,0
va (VaSet
font "arial,8,0"
)
xt "1400,20500,4000,21500"
st "ExpRd"
ju 2
blo "4000,21300"
tm "WireNameMgr"
)
)
)
*35 (PortIoIn
uid 235,0
shape (CompositeShape
uid 236,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 237,0
sl 0
ro 270
xt "5000,21625,6500,22375"
)
(Line
uid 238,0
sl 0
ro 270
xt "6500,22000,7000,22000"
pts [
"6500,22000"
"7000,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 239,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 240,0
va (VaSet
font "arial,8,0"
)
xt "1400,21500,4000,22500"
st "ExpWr"
ju 2
blo "4000,22300"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 241,0
lang 10
decl (Decl
n "ExpRd"
t "std_ulogic"
o 6
suid 9,0
)
declText (MLText
uid 242,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,35000,3600"
st "ExpRd      : std_ulogic"
)
)
*37 (Net
uid 247,0
lang 10
decl (Decl
n "ExpWr"
t "std_ulogic"
o 7
suid 10,0
)
declText (MLText
uid 248,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,35000,4400"
st "ExpWr      : std_ulogic"
)
)
*38 (Blk
uid 261,0
shape (Rectangle
uid 262,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "33000,19000,41000,30000"
)
oxt "36000,13000,44000,23000"
ttg (MlTextGroup
uid 263,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*39 (Text
uid 264,0
va (VaSet
font "arial,8,1"
)
xt "34350,23500,39650,24500"
st "idx_fpga_lib"
blo "34350,24300"
tm "BdLibraryNameMgr"
)
*40 (Text
uid 265,0
va (VaSet
font "arial,8,1"
)
xt "34350,24500,38050,25500"
st "adc_glue"
blo "34350,25300"
tm "BlkNameMgr"
)
*41 (Text
uid 266,0
va (VaSet
font "arial,8,1"
)
xt "34350,25500,36350,26500"
st "glue"
blo "34350,26300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 267,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 268,0
text (MLText
uid 269,0
va (VaSet
font "Courier New,8,0"
)
xt "34350,33500,34350,33500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 270,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "33250,28250,34750,29750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*42 (Net
uid 291,0
decl (Decl
n "DATA_READY"
t "std_logic"
o 8
suid 12,0
)
declText (MLText
uid 292,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,38000,13400"
st "SIGNAL DATA_READY : std_logic"
)
)
*43 (Net
uid 303,0
decl (Decl
n "Ack"
t "std_logic"
o 9
suid 14,0
)
declText (MLText
uid 304,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,38000,11800"
st "SIGNAL Ack        : std_logic"
)
)
*44 (Net
uid 315,0
decl (Decl
n "INTENSITY"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 10
suid 16,0
)
declText (MLText
uid 316,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,48500,15000"
st "SIGNAL INTENSITY  : std_logic_vector(31 DOWNTO 0)"
)
)
*45 (Net
uid 317,0
lang 10
decl (Decl
n "RdEn"
t "std_ulogic"
o 11
suid 17,0
)
declText (MLText
uid 318,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,38500,15800"
st "SIGNAL RdEn       : std_ulogic"
)
)
*46 (PortIoOut
uid 341,0
shape (CompositeShape
uid 342,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 343,0
sl 0
ro 90
xt "26000,19625,27500,20375"
)
(Line
uid 344,0
sl 0
ro 90
xt "27500,20000,28000,20000"
pts [
"28000,20000"
"27500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 345,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 346,0
va (VaSet
font "arial,8,0"
)
xt "23400,19500,26000,20500"
st "RData"
ju 2
blo "26000,20300"
tm "WireNameMgr"
)
)
)
*47 (Net
uid 347,0
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 19,0
)
declText (MLText
uid 348,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,45000,9200"
st "RData      : std_logic_vector(15 DOWNTO 0)"
)
)
*48 (Net
uid 375,0
decl (Decl
n "rst"
t "std_logic"
o 14
suid 21,0
)
declText (MLText
uid 376,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,34500,6800"
st "rst        : std_logic"
)
)
*49 (PortIoIn
uid 391,0
shape (CompositeShape
uid 392,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 393,0
sl 0
ro 270
xt "28000,32625,29500,33375"
)
(Line
uid 394,0
sl 0
ro 270
xt "29500,33000,30000,33000"
pts [
"29500,33000"
"30000,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 395,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 396,0
va (VaSet
font "arial,8,0"
)
xt "27700,33500,29000,34500"
st "rst"
ju 2
blo "29000,34300"
tm "WireNameMgr"
)
)
)
*50 (SaComponent
uid 480,0
optionalChildren [
*51 (CptPort
uid 448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,22625,49000,23375"
)
tg (CPTG
uid 450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 451,0
va (VaSet
font "arial,8,0"
)
xt "50000,22500,52000,23500"
st "ACK"
blo "50000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "ACK"
t "std_logic"
o 1
suid 38,0
)
)
)
*52 (CptPort
uid 452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 453,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,25625,49000,26375"
)
tg (CPTG
uid 454,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 455,0
va (VaSet
font "arial,8,0"
)
xt "50000,25500,51900,26500"
st "CLK"
blo "50000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_ulogic"
o 2
suid 39,0
)
)
)
*53 (CptPort
uid 456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 457,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,23625,67750,24375"
)
tg (CPTG
uid 458,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 459,0
va (VaSet
font "arial,8,0"
)
xt "63600,23500,66000,24500"
st "CS_B"
ju 2
blo "66000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CS_B"
t "std_logic"
o 5
suid 40,0
)
)
)
*54 (CptPort
uid 460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 461,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,21625,49000,22375"
)
tg (CPTG
uid 462,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 463,0
va (VaSet
font "arial,8,0"
)
xt "50000,21500,56000,22500"
st "DATA_READY"
blo "50000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DATA_READY"
t "std_logic"
o 6
suid 41,0
)
)
)
*55 (CptPort
uid 464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 465,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,23625,49000,24375"
)
tg (CPTG
uid 466,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 467,0
va (VaSet
font "arial,8,0"
)
xt "50000,23500,54500,24500"
st "INTENSITY"
blo "50000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "INTENSITY"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 7
suid 42,0
)
)
)
*56 (CptPort
uid 468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 469,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,24625,67750,25375"
)
tg (CPTG
uid 470,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 471,0
va (VaSet
font "arial,8,0"
)
xt "63600,24500,66000,25500"
st "MISO"
ju 2
blo "66000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "MISO"
t "std_logic"
o 3
suid 43,0
)
)
)
*57 (CptPort
uid 472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 473,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48250,26625,49000,27375"
)
tg (CPTG
uid 474,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 475,0
va (VaSet
font "arial,8,0"
)
xt "50000,26500,51300,27500"
st "rst"
blo "50000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
suid 44,0
)
)
)
*58 (CptPort
uid 476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 477,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,25625,67750,26375"
)
tg (CPTG
uid 478,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 479,0
va (VaSet
font "arial,8,0"
)
xt "63600,25500,66000,26500"
st "SCLK"
ju 2
blo "66000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCLK"
t "std_logic"
o 8
suid 45,0
)
)
)
]
shape (Rectangle
uid 481,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "49000,21000,67000,29000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 482,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*59 (Text
uid 483,0
va (VaSet
font "arial,8,1"
)
xt "56300,23000,61600,24000"
st "idx_fpga_lib"
blo "56300,23800"
tm "BdLibraryNameMgr"
)
*60 (Text
uid 484,0
va (VaSet
font "arial,8,1"
)
xt "56300,24000,59500,25000"
st "adc_sm"
blo "56300,24800"
tm "CptNameMgr"
)
*61 (Text
uid 485,0
va (VaSet
font "arial,8,1"
)
xt "56300,25000,57800,26000"
st "sm"
blo "56300,25800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 486,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 487,0
text (MLText
uid 488,0
va (VaSet
font "Courier New,8,0"
)
xt "34000,22000,34000,22000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 489,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "49250,27250,50750,28750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*62 (PortIoIn
uid 502,0
shape (CompositeShape
uid 503,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 504,0
sl 0
ro 90
xt "75500,24625,77000,25375"
)
(Line
uid 505,0
sl 0
ro 90
xt "75000,25000,75500,25000"
pts [
"75500,25000"
"75000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 506,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 507,0
va (VaSet
font "arial,8,0"
)
xt "78000,24500,80400,25500"
st "MISO"
blo "78000,25300"
tm "WireNameMgr"
)
)
)
*63 (PortIoOut
uid 508,0
shape (CompositeShape
uid 509,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 510,0
sl 0
ro 270
xt "75500,23625,77000,24375"
)
(Line
uid 511,0
sl 0
ro 270
xt "75000,24000,75500,24000"
pts [
"75000,24000"
"75500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 512,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 513,0
va (VaSet
font "arial,8,0"
)
xt "78000,23500,80400,24500"
st "CS_B"
blo "78000,24300"
tm "WireNameMgr"
)
)
)
*64 (PortIoOut
uid 514,0
shape (CompositeShape
uid 515,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 516,0
sl 0
ro 270
xt "75500,25625,77000,26375"
)
(Line
uid 517,0
sl 0
ro 270
xt "75000,26000,75500,26000"
pts [
"75000,26000"
"75500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 518,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 519,0
va (VaSet
font "arial,8,0"
)
xt "78000,25500,80400,26500"
st "SCLK"
blo "78000,26300"
tm "WireNameMgr"
)
)
)
*65 (Net
uid 532,0
decl (Decl
n "CS_B"
t "std_logic"
o 14
suid 24,0
)
declText (MLText
uid 533,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,34500,7600"
st "CS_B       : std_logic"
)
)
*66 (Net
uid 538,0
decl (Decl
n "MISO"
t "std_logic"
o 15
suid 25,0
)
declText (MLText
uid 539,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,34500,6000"
st "MISO       : std_logic"
)
)
*67 (Net
uid 544,0
decl (Decl
n "SCLK"
t "std_logic"
o 16
suid 26,0
)
declText (MLText
uid 545,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,34500,10000"
st "SCLK       : std_logic"
)
)
*68 (Net
uid 559,0
lang 10
decl (Decl
n "WrEn"
t "std_ulogic"
o 17
suid 27,0
)
declText (MLText
uid 560,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,38500,16600"
st "SIGNAL WrEn       : std_ulogic"
)
)
*69 (Net
uid 665,0
decl (Decl
n "HighWord"
t "std_logic"
o 3
suid 28,0
)
declText (MLText
uid 666,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,38000,14200"
st "SIGNAL HighWord   : std_logic"
)
)
*70 (Wire
uid 127,0
shape (OrthoPolyLine
uid 128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,33000,13000,33000"
pts [
"7000,33000"
"13000,33000"
]
)
start &16
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9000,32000,11000,33000"
st "Addr"
blo "9000,32800"
tm "WireNameMgr"
)
)
on &17
)
*71 (Wire
uid 137,0
shape (OrthoPolyLine
uid 138,0
va (VaSet
vasetType 3
)
xt "21000,24000,25000,33000"
pts [
"21000,33000"
"25000,33000"
"25000,24000"
"22750,24000"
]
)
start &12
end &20
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 144,0
va (VaSet
font "arial,8,0"
)
xt "23000,32000,25200,33000"
st "BdEn"
blo "23000,32800"
tm "WireNameMgr"
)
)
on &18
)
*72 (Wire
uid 149,0
shape (OrthoPolyLine
uid 150,0
va (VaSet
vasetType 3
)
xt "21000,24000,33000,35000"
pts [
"21000,35000"
"27000,35000"
"27000,24000"
"33000,24000"
]
)
start &12
end &38
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156,0
va (VaSet
font "arial,8,0"
)
xt "23000,34000,26900,35000"
st "HighWord"
blo "23000,34800"
tm "WireNameMgr"
)
)
on &69
)
*73 (Wire
uid 211,0
optionalChildren [
*74 (BdJunction
uid 355,0
ps "OnConnectorStrategy"
shape (Circle
uid 356,0
va (VaSet
vasetType 1
)
xt "11600,23600,12400,24400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "7000,24000,13250,24000"
pts [
"7000,24000"
"13250,24000"
]
)
start &30
end &24
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 214,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9000,23000,11000,24000"
st "F8M"
blo "9000,23800"
tm "WireNameMgr"
)
)
on &31
)
*75 (Wire
uid 217,0
shape (OrthoPolyLine
uid 218,0
va (VaSet
vasetType 3
)
xt "7000,23000,13250,23000"
pts [
"13250,23000"
"7000,23000"
]
)
start &21
end &33
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 221,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 222,0
va (VaSet
font "arial,8,0"
)
xt "9250,22000,12050,23000"
st "ExpAck"
blo "9250,22800"
tm "WireNameMgr"
)
)
on &32
)
*76 (Wire
uid 243,0
shape (OrthoPolyLine
uid 244,0
va (VaSet
vasetType 3
)
xt "7000,21000,13250,21000"
pts [
"13250,21000"
"7000,21000"
]
)
start &22
end &34
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 246,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9250,20000,11850,21000"
st "ExpRd"
blo "9250,20800"
tm "WireNameMgr"
)
)
on &36
)
*77 (Wire
uid 249,0
shape (OrthoPolyLine
uid 250,0
va (VaSet
vasetType 3
)
xt "7000,22000,13250,22000"
pts [
"13250,22000"
"7000,22000"
]
)
start &23
end &35
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "9250,21000,11850,22000"
st "ExpWr"
blo "9250,21800"
tm "WireNameMgr"
)
)
on &37
)
*78 (Wire
uid 283,0
shape (OrthoPolyLine
uid 284,0
va (VaSet
vasetType 3
)
xt "41000,22000,48250,22000"
pts [
"48250,22000"
"41000,22000"
]
)
start &54
end &38
ss 0
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 289,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 290,0
va (VaSet
font "arial,8,0"
)
xt "41000,21000,47000,22000"
st "DATA_READY"
blo "41000,21800"
tm "WireNameMgr"
)
)
on &42
)
*79 (Wire
uid 295,0
shape (OrthoPolyLine
uid 296,0
va (VaSet
vasetType 3
)
xt "41000,23000,48250,23000"
pts [
"41000,23000"
"48250,23000"
]
)
start &38
end &51
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 302,0
va (VaSet
font "arial,8,0"
)
xt "43000,22000,44600,23000"
st "Ack"
blo "43000,22800"
tm "WireNameMgr"
)
)
on &43
)
*80 (Wire
uid 307,0
shape (OrthoPolyLine
uid 308,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,24000,48250,24000"
pts [
"48250,24000"
"41000,24000"
]
)
start &55
end &38
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 314,0
va (VaSet
font "arial,8,0"
)
xt "41000,23000,48500,24000"
st "INTENSITY : (31:0)"
blo "41000,23800"
tm "WireNameMgr"
)
)
on &44
)
*81 (Wire
uid 319,0
shape (OrthoPolyLine
uid 320,0
va (VaSet
vasetType 3
)
xt "22750,21000,33000,21000"
pts [
"22750,21000"
"33000,21000"
]
)
start &25
end &38
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 324,0
va (VaSet
font "arial,8,0"
)
xt "24750,20000,27050,21000"
st "RdEn"
blo "24750,20800"
tm "WireNameMgr"
)
)
on &45
)
*82 (Wire
uid 327,0
shape (OrthoPolyLine
uid 328,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,20000,33000,20000"
pts [
"33000,20000"
"28000,20000"
]
)
start &38
end &46
es 0
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 333,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 334,0
va (VaSet
font "arial,8,0"
)
xt "27000,19000,32600,20000"
st "RData : (15:0)"
blo "27000,19800"
tm "WireNameMgr"
)
)
on &47
)
*83 (Wire
uid 349,0
optionalChildren [
*84 (BdJunction
uid 494,0
ps "OnConnectorStrategy"
shape (Circle
uid 495,0
va (VaSet
vasetType 1
)
xt "28600,26600,29400,27400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 350,0
va (VaSet
vasetType 3
)
xt "12000,24000,33000,27000"
pts [
"12000,24000"
"12000,27000"
"33000,27000"
]
)
start &74
end &38
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 354,0
va (VaSet
font "arial,8,0"
)
xt "30000,26000,32000,27000"
st "F8M"
blo "30000,26800"
tm "WireNameMgr"
)
)
on &31
)
*85 (Wire
uid 367,0
optionalChildren [
*86 (BdJunction
uid 500,0
ps "OnConnectorStrategy"
shape (Circle
uid 501,0
va (VaSet
vasetType 1
)
xt "29600,31600,30400,32400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 368,0
va (VaSet
vasetType 3
)
xt "30000,29000,33000,33000"
pts [
"30000,33000"
"30000,29000"
"33000,29000"
]
)
start &49
end &38
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 373,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 374,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "29000,31000,30000,32300"
st "rst"
blo "29800,32300"
tm "WireNameMgr"
)
)
on &48
)
*87 (Wire
uid 490,0
shape (OrthoPolyLine
uid 491,0
va (VaSet
vasetType 3
)
xt "29000,26000,48250,31000"
pts [
"29000,27000"
"29000,31000"
"45000,31000"
"45000,26000"
"48250,26000"
]
)
start &84
end &52
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 493,0
va (VaSet
font "arial,8,0"
)
xt "45250,25000,47250,26000"
st "F8M"
blo "45250,25800"
tm "WireNameMgr"
)
)
on &31
)
*88 (Wire
uid 496,0
shape (OrthoPolyLine
uid 497,0
va (VaSet
vasetType 3
)
xt "30000,27000,48250,32000"
pts [
"30000,32000"
"47000,32000"
"47000,27000"
"48250,27000"
]
)
start &86
end &57
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 498,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 499,0
va (VaSet
font "arial,8,0"
)
xt "46250,26000,47550,27000"
st "rst"
blo "46250,26800"
tm "WireNameMgr"
)
)
on &48
)
*89 (Wire
uid 534,0
shape (OrthoPolyLine
uid 535,0
va (VaSet
vasetType 3
)
xt "67750,24000,75000,24000"
pts [
"67750,24000"
"75000,24000"
]
)
start &53
end &63
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 537,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "69750,23000,72150,24000"
st "CS_B"
blo "69750,23800"
tm "WireNameMgr"
)
)
on &65
)
*90 (Wire
uid 540,0
shape (OrthoPolyLine
uid 541,0
va (VaSet
vasetType 3
)
xt "67750,25000,75000,25000"
pts [
"67750,25000"
"75000,25000"
]
)
start &56
end &62
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 543,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "69750,24000,72150,25000"
st "MISO"
blo "69750,24800"
tm "WireNameMgr"
)
)
on &66
)
*91 (Wire
uid 546,0
shape (OrthoPolyLine
uid 547,0
va (VaSet
vasetType 3
)
xt "67750,26000,75000,26000"
pts [
"67750,26000"
"75000,26000"
]
)
start &58
end &64
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 549,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "69750,25000,72150,26000"
st "SCLK"
blo "69750,25800"
tm "WireNameMgr"
)
)
on &67
)
*92 (Wire
uid 561,0
shape (OrthoPolyLine
uid 562,0
va (VaSet
vasetType 3
)
xt "22750,22000,33000,22000"
pts [
"22750,22000"
"33000,22000"
]
)
start &26
end &38
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 566,0
va (VaSet
font "arial,8,0"
)
xt "24750,21000,27050,22000"
st "WrEn"
blo "24750,21800"
tm "WireNameMgr"
)
)
on &68
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *93 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*95 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,12400,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*97 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*98 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*99 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*100 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*101 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*102 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,51,1281,908"
viewArea "-4500,-8400,101864,62711"
cachedDiagramExtent "0,0,91000,68000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 75
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 715,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*104 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*105 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*107 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*108 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*110 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*111 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*113 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*114 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*116 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*117 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*119 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*121 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*123 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,10000,27100,11000"
st "Diagram Signals:"
blo "20000,10800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 28,0
usingSuid 1
emptyRow *124 (LEmptyRow
)
uid 54,0
optionalChildren [
*125 (RefLabelRowHdr
)
*126 (TitleRowHdr
)
*127 (FilterRowHdr
)
*128 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*129 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*130 (GroupColHdr
tm "GroupColHdrMgr"
)
*131 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*132 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*133 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*134 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*135 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*136 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*137 (LeafLogPort
port (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 2,0
)
)
uid 159,0
)
*138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdEn"
t "std_ulogic"
o 2
suid 4,0
)
)
uid 161,0
)
*139 (LeafLogPort
port (LogicalPort
lang 10
decl (Decl
n "F8M"
t "std_ulogic"
o 4
suid 7,0
)
)
uid 253,0
)
*140 (LeafLogPort
port (LogicalPort
lang 10
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 5
suid 8,0
)
)
uid 255,0
)
*141 (LeafLogPort
port (LogicalPort
lang 10
decl (Decl
n "ExpRd"
t "std_ulogic"
o 6
suid 9,0
)
)
uid 257,0
)
*142 (LeafLogPort
port (LogicalPort
lang 10
decl (Decl
n "ExpWr"
t "std_ulogic"
o 7
suid 10,0
)
)
uid 259,0
)
*143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DATA_READY"
t "std_logic"
o 8
suid 12,0
)
)
uid 377,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Ack"
t "std_logic"
o 9
suid 14,0
)
)
uid 379,0
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "INTENSITY"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 10
suid 16,0
)
)
uid 381,0
)
*146 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "RdEn"
t "std_ulogic"
o 11
suid 17,0
)
)
uid 383,0
)
*147 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 19,0
)
)
uid 385,0
)
*148 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 14
suid 21,0
)
)
uid 389,0
)
*149 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "CS_B"
t "std_logic"
o 14
suid 24,0
)
)
uid 550,0
)
*150 (LeafLogPort
port (LogicalPort
decl (Decl
n "MISO"
t "std_logic"
o 15
suid 25,0
)
)
uid 552,0
)
*151 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "SCLK"
t "std_logic"
o 16
suid 26,0
)
)
uid 554,0
)
*152 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "WrEn"
t "std_ulogic"
o 17
suid 27,0
)
)
uid 567,0
)
*153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HighWord"
t "std_logic"
o 3
suid 28,0
)
)
uid 667,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*154 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *155 (MRCItem
litem &124
pos 17
dimension 20
)
uid 69,0
optionalChildren [
*156 (MRCItem
litem &125
pos 0
dimension 20
uid 70,0
)
*157 (MRCItem
litem &126
pos 1
dimension 23
uid 71,0
)
*158 (MRCItem
litem &127
pos 2
hidden 1
dimension 20
uid 72,0
)
*159 (MRCItem
litem &137
pos 0
dimension 20
uid 160,0
)
*160 (MRCItem
litem &138
pos 1
dimension 20
uid 162,0
)
*161 (MRCItem
litem &139
pos 2
dimension 20
uid 254,0
)
*162 (MRCItem
litem &140
pos 3
dimension 20
uid 256,0
)
*163 (MRCItem
litem &141
pos 4
dimension 20
uid 258,0
)
*164 (MRCItem
litem &142
pos 5
dimension 20
uid 260,0
)
*165 (MRCItem
litem &143
pos 6
dimension 20
uid 378,0
)
*166 (MRCItem
litem &144
pos 7
dimension 20
uid 380,0
)
*167 (MRCItem
litem &145
pos 8
dimension 20
uid 382,0
)
*168 (MRCItem
litem &146
pos 9
dimension 20
uid 384,0
)
*169 (MRCItem
litem &147
pos 10
dimension 20
uid 386,0
)
*170 (MRCItem
litem &148
pos 11
dimension 20
uid 390,0
)
*171 (MRCItem
litem &149
pos 12
dimension 20
uid 551,0
)
*172 (MRCItem
litem &150
pos 13
dimension 20
uid 553,0
)
*173 (MRCItem
litem &151
pos 14
dimension 20
uid 555,0
)
*174 (MRCItem
litem &152
pos 15
dimension 20
uid 568,0
)
*175 (MRCItem
litem &153
pos 16
dimension 20
uid 668,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*176 (MRCItem
litem &128
pos 0
dimension 20
uid 74,0
)
*177 (MRCItem
litem &130
pos 1
dimension 50
uid 75,0
)
*178 (MRCItem
litem &131
pos 2
dimension 100
uid 76,0
)
*179 (MRCItem
litem &132
pos 3
dimension 50
uid 77,0
)
*180 (MRCItem
litem &133
pos 4
dimension 100
uid 78,0
)
*181 (MRCItem
litem &134
pos 5
dimension 100
uid 79,0
)
*182 (MRCItem
litem &135
pos 6
dimension 50
uid 80,0
)
*183 (MRCItem
litem &136
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *184 (LEmptyRow
)
uid 83,0
optionalChildren [
*185 (RefLabelRowHdr
)
*186 (TitleRowHdr
)
*187 (FilterRowHdr
)
*188 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*189 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*190 (GroupColHdr
tm "GroupColHdrMgr"
)
*191 (NameColHdr
tm "GenericNameColHdrMgr"
)
*192 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*193 (InitColHdr
tm "GenericValueColHdrMgr"
)
*194 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*195 (EolColHdr
tm "GenericEolColHdrMgr"
)
*196 (LogGeneric
generic (GiElement
name "BASE_ADDR"
type "std_logic_vector"
value "X\"0E80\""
)
uid 616,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*197 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *198 (MRCItem
litem &184
pos 1
dimension 20
)
uid 97,0
optionalChildren [
*199 (MRCItem
litem &185
pos 0
dimension 20
uid 98,0
)
*200 (MRCItem
litem &186
pos 1
dimension 23
uid 99,0
)
*201 (MRCItem
litem &187
pos 2
hidden 1
dimension 20
uid 100,0
)
*202 (MRCItem
litem &196
pos 0
dimension 20
uid 617,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*203 (MRCItem
litem &188
pos 0
dimension 20
uid 102,0
)
*204 (MRCItem
litem &190
pos 1
dimension 50
uid 103,0
)
*205 (MRCItem
litem &191
pos 2
dimension 100
uid 104,0
)
*206 (MRCItem
litem &192
pos 3
dimension 100
uid 105,0
)
*207 (MRCItem
litem &193
pos 4
dimension 50
uid 106,0
)
*208 (MRCItem
litem &194
pos 5
dimension 50
uid 107,0
)
*209 (MRCItem
litem &195
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
