==28487== Cachegrind, a cache and branch-prediction profiler
==28487== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28487== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28487== Command: ./mser .
==28487== 
--28487-- warning: L3 cache found, using its data for the LL simulation.
--28487-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28487-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==28487== 
==28487== Process terminating with default action of signal 15 (SIGTERM)
==28487==    at 0x10D2C3: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28487==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28487== 
==28487== I   refs:      1,722,064,614
==28487== I1  misses:            1,206
==28487== LLi misses:            1,202
==28487== I1  miss rate:          0.00%
==28487== LLi miss rate:          0.00%
==28487== 
==28487== D   refs:        728,943,279  (493,747,695 rd   + 235,195,584 wr)
==28487== D1  misses:        1,564,962  (    419,775 rd   +   1,145,187 wr)
==28487== LLd misses:        1,534,354  (    393,316 rd   +   1,141,038 wr)
==28487== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28487== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28487== 
==28487== LL refs:           1,566,168  (    420,981 rd   +   1,145,187 wr)
==28487== LL misses:         1,535,556  (    394,518 rd   +   1,141,038 wr)
==28487== LL miss rate:            0.1% (        0.0%     +         0.5%  )
