{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625668337870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625668337973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 07 22:32:17 2021 " "Processing started: Wed Jul 07 22:32:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625668337973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625668337973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divider_five -c divider_five " "Command: quartus_map --read_settings_files=on --write_settings_files=off divider_five -c divider_five" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625668337994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625668339072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga-selflearning/divider_five/sim/tb_divider_five.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga-selflearning/divider_five/sim/tb_divider_five.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_divider_five " "Found entity 1: tb_divider_five" {  } { { "../sim/tb_divider_five.v" "" { Text "D:/FPGA-selfLearning/divider_five/sim/tb_divider_five.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625668354254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625668354254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga-selflearning/divider_five/rtl/divider_five.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga-selflearning/divider_five/rtl/divider_five.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_five " "Found entity 1: divider_five" {  } { { "../rtl/divider_five.v" "" { Text "D:/FPGA-selfLearning/divider_five/rtl/divider_five.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625668354270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625668354270 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "clk_flag divider_five.v(20) " "Verilog HDL Procedural Assignment error at divider_five.v(20): object \"clk_flag\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/divider_five.v" "" { Text "D:/FPGA-selfLearning/divider_five/rtl/divider_five.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1625668354288 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "clk_flag divider_five.v(22) " "Verilog HDL Procedural Assignment error at divider_five.v(22): object \"clk_flag\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/divider_five.v" "" { Text "D:/FPGA-selfLearning/divider_five/rtl/divider_five.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1625668354289 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "clk_flag divider_five.v(24) " "Verilog HDL Procedural Assignment error at divider_five.v(24): object \"clk_flag\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/divider_five.v" "" { Text "D:/FPGA-selfLearning/divider_five/rtl/divider_five.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1625668354289 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625668354637 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 07 22:32:34 2021 " "Processing ended: Wed Jul 07 22:32:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625668354637 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625668354637 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625668354637 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625668354637 ""}
