NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v2.sv","mvau_stream_tb_v2.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v2.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[311,0,1,"Module","Module"],[312,0,2,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[313,0,1,"Signals","Signals"],[314,0,3,"rst_n","rst_n"],[315,0,3,"in_v","in_v"],[316,0,3,"weights","weights"],[317,0,3,"in_wgt","in_wgt"],[318,0,3,"in_wgt_um","in_wgt_um"],[319,0,3,"in_mat","in_mat"],[320,0,3,"in_act","in_act"],[321,0,3,"mvau_beh","mvau_beh"],[322,0,3,"out_v","out_v"],[323,0,3,"out","out"],[324,0,3,"out_packed","out_packed"],[325,0,3,"test_count","test_count"],[326,0,3,"do_comp","do_comp"],[327,0,1,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[328,0,0,"CLK_GEN","CLK_GEN"],[329,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[330,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[331,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"]]);