#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jun  6 16:40:54 2024
# Process ID: 9236
# Current directory: D:/Verilog/CompArch/RV32I_Pipelined
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3748 D:\Verilog\CompArch\RV32I_Pipelined\RV32I_Pipelined.xpr
# Log file: D:/Verilog/CompArch/RV32I_Pipelined/vivado.log
# Journal file: D:/Verilog/CompArch/RV32I_Pipelined\vivado.jou
# Running On: DESKTOP-K6E9EK3, OS: Windows, CPU Frequency: 1896 MHz, CPU Physical cores: 4, Host memory: 25595 MB
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.xpr
close [ open D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v w ]
add_files D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/BrSelect.v
close [ open D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM_MUX_E.v w ]
add_files D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM_MUX_E.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top BrSelect [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PCplusIMM_MUX_E [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
export_ip_user_files -of_objects  [get_files D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM_MUX_E.v] -no_script -reset -force -quiet
remove_files  D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM_MUX_E.v
file delete -force D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM_MUX_E.v
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top pipelineProcessor [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
close [ open D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v w ]
add_files D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/PCplusIMM.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PCplusIMM [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
refresh_design
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top pipelineProcessor [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
refresh_design
refresh_design
refresh_design
refresh_design
refresh_design
launch_simulation
source pipeline_tb.tcl
close_sim
launch_simulation
source pipeline_tb.tcl
run 1000 ns
close_sim
launch_simulation
source pipeline_tb.tcl
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
close_sim
launch_simulation
source pipeline_tb.tcl
refresh_design
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
close_sim
launch_simulation
source pipeline_tb.tcl
close_sim
launch_simulation
source pipeline_tb.tcl
close_sim
launch_simulation
source pipeline_tb.tcl
close_sim
launch_simulation
source pipeline_tb.tcl
close_sim
launch_simulation
source pipeline_tb.tcl
run 1000 ns
close_sim
launch_simulation
source pipeline_tb.tcl
close_sim
launch_simulation
source pipeline_tb.tcl
close_sim
launch_simulation
source pipeline_tb.tcl
close_sim
launch_simulation
source pipeline_tb.tcl
close_sim
launch_simulation
refresh_design
launch_simulation
launch_simulation
source pipeline_tb.tcl
close_sim
launch_simulation
source pipeline_tb.tcl
close_sim
launch_simulation
source pipeline_tb.tcl
close [ open D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v w ]
add_files D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sources_1/new/JumpDes_MUX.v
close_sim
launch_simulation
source pipeline_tb.tcl
close_sim
launch_simulation
source pipeline_tb.tcl
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
run 1000 ns
run 1000 ns
run 1000 ns
refresh_design
refresh_design
write_schematic -format pdf -orientation portrait D:/Verilog/CompArch/RV32I_Pipelined/schematic.pdf
