<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p21" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_21{left:83px;bottom:1080px;letter-spacing:0.08px;word-spacing:0.05px;}
#t2_21{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t3_21{left:837px;bottom:81px;letter-spacing:-0.15px;}
#t4_21{left:83px;bottom:1014px;letter-spacing:-0.3px;word-spacing:0.04px;}
#t5_21{left:138px;bottom:918px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t6_21{left:756px;bottom:918px;letter-spacing:0.09px;}
#t7_21{left:138px;bottom:900px;letter-spacing:0.1px;word-spacing:0.01px;}
#t8_21{left:138px;bottom:881px;letter-spacing:0.09px;word-spacing:-0.38px;}
#t9_21{left:138px;bottom:863px;letter-spacing:0.1px;word-spacing:0.03px;}
#ta_21{left:138px;bottom:826px;letter-spacing:0.1px;word-spacing:-0.06px;}
#tb_21{left:137px;bottom:808px;letter-spacing:0.1px;word-spacing:0.01px;}
#tc_21{left:137px;bottom:790px;letter-spacing:0.12px;word-spacing:-0.4px;}
#td_21{left:137px;bottom:771px;letter-spacing:0.1px;}
#te_21{left:83px;bottom:725px;letter-spacing:0.17px;}
#tf_21{left:123px;bottom:725px;letter-spacing:0.12px;word-spacing:0.07px;}
#tg_21{left:138px;bottom:683px;letter-spacing:0.1px;}
#th_21{left:138px;bottom:664px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ti_21{left:138px;bottom:646px;letter-spacing:0.1px;}
#tj_21{left:138px;bottom:628px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tk_21{left:138px;bottom:609px;letter-spacing:0.09px;word-spacing:0.02px;}
#tl_21{left:138px;bottom:591px;letter-spacing:0.1px;}
#tm_21{left:138px;bottom:573px;letter-spacing:0.1px;}
#tn_21{left:138px;bottom:554px;letter-spacing:0.1px;word-spacing:0.02px;}
#to_21{left:138px;bottom:536px;letter-spacing:0.1px;word-spacing:0.01px;}
#tp_21{left:138px;bottom:499px;letter-spacing:0.1px;}
#tq_21{left:138px;bottom:481px;letter-spacing:0.09px;word-spacing:0.02px;}
#tr_21{left:138px;bottom:463px;letter-spacing:0.09px;word-spacing:0.03px;}
#ts_21{left:138px;bottom:444px;letter-spacing:0.09px;word-spacing:0.01px;}
#tt_21{left:137px;bottom:426px;letter-spacing:0.09px;word-spacing:0.01px;}
#tu_21{left:137px;bottom:408px;letter-spacing:0.09px;word-spacing:-0.35px;}
#tv_21{left:137px;bottom:389px;letter-spacing:0.09px;word-spacing:0.03px;}
#tw_21{left:137px;bottom:353px;letter-spacing:0.1px;}
#tx_21{left:137px;bottom:334px;letter-spacing:0.08px;word-spacing:0.02px;}
#ty_21{left:137px;bottom:316px;letter-spacing:0.1px;}
#tz_21{left:137px;bottom:298px;letter-spacing:0.1px;}
#t10_21{left:137px;bottom:279px;letter-spacing:0.05px;word-spacing:0.06px;}
#t11_21{left:137px;bottom:243px;letter-spacing:0.1px;word-spacing:0.01px;}
#t12_21{left:137px;bottom:224px;letter-spacing:0.11px;word-spacing:-0.39px;}
#t13_21{left:137px;bottom:206px;letter-spacing:0.07px;word-spacing:-0.03px;}
#t14_21{left:137px;bottom:188px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t15_21{left:137px;bottom:169px;letter-spacing:0.09px;word-spacing:0.01px;}
#t16_21{left:137px;bottom:151px;letter-spacing:0.11px;word-spacing:0.01px;}

.s1_21{font-size:18px;font-family:Times-Italic_b3;color:#000;}
.s2_21{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_21{font-size:28px;font-family:Helvetica-Bold_7hj;color:#000;}
.s4_21{font-size:15px;font-family:Times-Roman_az;color:#000;}
.s5_21{font-size:15px;font-family:TimesNewRoman_7om;color:#000;}
.s6_21{font-size:21px;font-family:Helvetica-Bold_7hj;color:#000;}
.t.v0_21{transform:scaleX(0.905);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts21" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_b3;
	src: url("fonts/Times-Italic_b3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_7om;
	src: url("fonts/TimesNewRoman_7om.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg21Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg21" style="-webkit-user-select: none;"><object width="935" height="1210" data="21/21.svg" type="image/svg+xml" id="pdf21" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_21" class="t v0_21 s1_21">Chapter 2 </span>
<span id="t2_21" class="t s2_21">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture Revision 6.01 </span><span id="t3_21" class="t s2_21">21 </span>
<span id="t4_21" class="t s3_21">Overview of the MIPS® Architecture </span>
<span id="t5_21" class="t s4_21">MIPS32® and MIPS64® architectures are high performance, industry-standard architectures that pro</span><span id="t6_21" class="t s5_21">vide a </span>
<span id="t7_21" class="t s4_21">robust and streamlined instruction set, with scalability from 32-bits to 64-bits, and are supported by a broad </span>
<span id="t8_21" class="t s4_21">array of hardware and software development tools, including compilers, debuggers, in-circuit emulators, middleware, </span>
<span id="t9_21" class="t s4_21">application platforms, and reference designs. </span>
<span id="ta_21" class="t s4_21">The MIPS architecture is based on a fixed-length, regularly encoded instruction set and uses a load/store data model, </span>
<span id="tb_21" class="t s4_21">in which all operations are performed on operands in processor registers, and main memory is accessed only by load </span>
<span id="tc_21" class="t s4_21">and store instructions. The load/store model reduces the number of memory accesses, thus easing memory bandwidth </span>
<span id="td_21" class="t s4_21">requirements, simplifies the instruction set, and makes it easier for compilers to optimize register allocation. </span>
<span id="te_21" class="t s6_21">2.1 </span><span id="tf_21" class="t s6_21">Historical Perspective </span>
<span id="tg_21" class="t s4_21">The MIPS Architecture has evolved over time from the original MIPS I™, through the MIPS V™, to the current </span>
<span id="th_21" class="t s4_21">MIPS32, MIPS64, and microMIPS™ architectures. Throughout the evolution of the architecture, each new ISA has </span>
<span id="ti_21" class="t s4_21">been backward-compatible with previous ISAs. In the MIPS III™ ISA, 64-bit integers and addresses were added to </span>
<span id="tj_21" class="t s4_21">the instruction set. The MIPS IV™ and MIPS V™ ISAs added improved floating-point operations and a new set of </span>
<span id="tk_21" class="t s4_21">instructions that improved the efficiency of generated code and of data movement. Because of the strict backward- </span>
<span id="tl_21" class="t s4_21">compatible requirement of ISAs, such changes were unavailable to 32-bit implementations of the ISA that were, by </span>
<span id="tm_21" class="t s4_21">definition, MIPS I™ or MIPS II™ implementations. The MIPS32 Release 6 ISA maintains backward-compatibility, </span>
<span id="tn_21" class="t s4_21">with the exception of a few rarely used instructions, though the use of trap-and-emulate or trap-and-patch; all pre- </span>
<span id="to_21" class="t s4_21">Release 6 binaries can execute under binary translation. </span>
<span id="tp_21" class="t s4_21">While the user-mode ISA was always backward-compatible, the PRA and the privileged-mode ISA were allowed to </span>
<span id="tq_21" class="t s4_21">change on a per-implementation basis. As a result, the R3000® privileged environment was different from the </span>
<span id="tr_21" class="t s4_21">R4000® privileged environment, and subsequent implementations, while similar to the R4000 privileged environ- </span>
<span id="ts_21" class="t s4_21">ment, included subtle differences. Because the privileged environment was never part of the MIPS ISA, an imple- </span>
<span id="tt_21" class="t s4_21">mentation had the flexibility to make changes to suit that particular implementation. Unfortunately, this required </span>
<span id="tu_21" class="t s4_21">kernel software changes to every operating system or kernel environment on which that implementation was intended </span>
<span id="tv_21" class="t s4_21">to run. </span>
<span id="tw_21" class="t s4_21">Many of the original MIPS implementations were targeted at computer-like applications such as workstations and </span>
<span id="tx_21" class="t s4_21">servers. In recent years MIPS implementations have had significant success in embedded applications. Today, most </span>
<span id="ty_21" class="t s4_21">of the MIPS parts that are shipped go into some sort of embedded application. Such applications tend to have differ- </span>
<span id="tz_21" class="t s4_21">ent trade-offs than computer-like applications including a focus on cost of implementation, and performance as a </span>
<span id="t10_21" class="t s4_21">function of cost and power. </span>
<span id="t11_21" class="t s4_21">The MIPS32 and MIPS64 Architectures are intended to address the need for a high-performance but cost-sensitive </span>
<span id="t12_21" class="t s4_21">MIPS instruction set. The MIPS32 Architecture is based on the MIPS II ISA, adding selected instructions from MIPS </span>
<span id="t13_21" class="t s4_21">III, MIPS IV, and MIPS V to improve the efficiency of generated code and of data movement. The MIPS64 Architec- </span>
<span id="t14_21" class="t s4_21">ture is based on the MIPS V ISA and is backward compatible with the MIPS32 Architecture. Both the MIPS32 and </span>
<span id="t15_21" class="t s4_21">MIPS64 Architectures bring the privileged environment into the Architecture definition to address the needs of oper- </span>
<span id="t16_21" class="t s4_21">ating systems and other kernel software. Both also include provision for adding optional components—Modules of </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
